3 3 45 27 9


module {
  func @graph(%arg0: memref<5x7x7xf32>, %arg1: memref<3x5x7x3xf32>) {
    %0 = "equeue.create_proc"() {name = "proc0,0", type = "AIEngine"} : () -> i32
    %1 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem0,0", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %2 = "equeue.create_comp"(%1, %0) {name = "pe_0,0"} : (i32, i32) -> i32
    %3 = "equeue.create_proc"() {name = "proc0,1", type = "AIEngine"} : () -> i32
    %4 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem0,1", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %5 = "equeue.create_comp"(%4, %3, %2) {name = "pe_0,1"} : (i32, i32, i32) -> i32
    %6 = "equeue.create_proc"() {name = "proc0,2", type = "AIEngine"} : () -> i32
    %7 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem0,2", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %8 = "equeue.create_comp"(%7, %6, %5) {name = "pe_0,2"} : (i32, i32, i32) -> i32
    %9 = "equeue.create_proc"() {name = "proc0,3", type = "AIEngine"} : () -> i32
    %10 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem0,3", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %11 = "equeue.create_comp"(%10, %9, %8) {name = "pe_0,3"} : (i32, i32, i32) -> i32
    %12 = "equeue.create_proc"() {name = "proc0,4", type = "AIEngine"} : () -> i32
    %13 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem0,4", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %14 = "equeue.create_comp"(%13, %12, %11) {name = "pe_0,4"} : (i32, i32, i32) -> i32
    %15 = "equeue.create_proc"() {name = "proc1,0", type = "AIEngine"} : () -> i32
    %16 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem1,0", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %17 = "equeue.create_comp"(%16, %15, %14) {name = "pe_1,0"} : (i32, i32, i32) -> i32
    %18 = "equeue.create_proc"() {name = "proc1,1", type = "AIEngine"} : () -> i32
    %19 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem1,1", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %20 = "equeue.create_comp"(%19, %18, %17) {name = "pe_1,1"} : (i32, i32, i32) -> i32
    %21 = "equeue.create_proc"() {name = "proc1,2", type = "AIEngine"} : () -> i32
    %22 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem1,2", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %23 = "equeue.create_comp"(%22, %21, %20) {name = "pe_1,2"} : (i32, i32, i32) -> i32
    %24 = "equeue.create_proc"() {name = "proc1,3", type = "AIEngine"} : () -> i32
    %25 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem1,3", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %26 = "equeue.create_comp"(%25, %24, %23) {name = "pe_1,3"} : (i32, i32, i32) -> i32
    %27 = "equeue.create_proc"() {name = "proc1,4", type = "AIEngine"} : () -> i32
    %28 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem1,4", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %29 = "equeue.create_comp"(%28, %27, %26) {name = "pe_1,4"} : (i32, i32, i32) -> i32
    %30 = "equeue.create_proc"() {name = "proc2,0", type = "AIEngine"} : () -> i32
    %31 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem2,0", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %32 = "equeue.create_comp"(%31, %30, %29) {name = "pe_2,0"} : (i32, i32, i32) -> i32
    %33 = "equeue.create_proc"() {name = "proc2,1", type = "AIEngine"} : () -> i32
    %34 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem2,1", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %35 = "equeue.create_comp"(%34, %33, %32) {name = "pe_2,1"} : (i32, i32, i32) -> i32
    %36 = "equeue.create_proc"() {name = "proc2,2", type = "AIEngine"} : () -> i32
    %37 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem2,2", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %38 = "equeue.create_comp"(%37, %36, %35) {name = "pe_2,2"} : (i32, i32, i32) -> i32
    %39 = "equeue.create_proc"() {name = "proc2,3", type = "AIEngine"} : () -> i32
    %40 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem2,3", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %41 = "equeue.create_comp"(%40, %39, %38) {name = "pe_2,3"} : (i32, i32, i32) -> i32
    %42 = "equeue.create_proc"() {name = "proc2,4", type = "AIEngine"} : () -> i32
    %43 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem2,4", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %44 = "equeue.create_comp"(%43, %42, %41) {name = "pe_2,4"} : (i32, i32, i32) -> i32
    %45 = "equeue.create_proc"() {name = "proc3,0", type = "AIEngine"} : () -> i32
    %46 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem3,0", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %47 = "equeue.create_comp"(%46, %45, %44) {name = "pe_3,0"} : (i32, i32, i32) -> i32
    %48 = "equeue.create_proc"() {name = "proc3,1", type = "AIEngine"} : () -> i32
    %49 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem3,1", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %50 = "equeue.create_comp"(%49, %48, %47) {name = "pe_3,1"} : (i32, i32, i32) -> i32
    %51 = "equeue.create_proc"() {name = "proc3,2", type = "AIEngine"} : () -> i32
    %52 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem3,2", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %53 = "equeue.create_comp"(%52, %51, %50) {name = "pe_3,2"} : (i32, i32, i32) -> i32
    %54 = "equeue.create_proc"() {name = "proc3,3", type = "AIEngine"} : () -> i32
    %55 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem3,3", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %56 = "equeue.create_comp"(%55, %54, %53) {name = "pe_3,3"} : (i32, i32, i32) -> i32
    %57 = "equeue.create_proc"() {name = "proc3,4", type = "AIEngine"} : () -> i32
    %58 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem3,4", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %59 = "equeue.create_comp"(%58, %57, %56) {name = "pe_3,4"} : (i32, i32, i32) -> i32
    %60 = "equeue.create_proc"() {name = "proc4,0", type = "AIEngine"} : () -> i32
    %61 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem4,0", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %62 = "equeue.create_comp"(%61, %60, %59) {name = "pe_4,0"} : (i32, i32, i32) -> i32
    %63 = "equeue.create_proc"() {name = "proc4,1", type = "AIEngine"} : () -> i32
    %64 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem4,1", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %65 = "equeue.create_comp"(%64, %63, %62) {name = "pe_4,1"} : (i32, i32, i32) -> i32
    %66 = "equeue.create_proc"() {name = "proc4,2", type = "AIEngine"} : () -> i32
    %67 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem4,2", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %68 = "equeue.create_comp"(%67, %66, %65) {name = "pe_4,2"} : (i32, i32, i32) -> i32
    %69 = "equeue.create_proc"() {name = "proc4,3", type = "AIEngine"} : () -> i32
    %70 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem4,3", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %71 = "equeue.create_comp"(%70, %69, %68) {name = "pe_4,3"} : (i32, i32, i32) -> i32
    %72 = "equeue.create_proc"() {name = "proc4,4", type = "AIEngine"} : () -> i32
    %73 = "equeue.create_mem"() {banks = 3 : i64, data = "f32", name = "mem4,4", shape = dense<3> : tensor<1xi64>, type = "RegisterFile"} : () -> i32
    %74 = "equeue.create_comp"(%73, %72, %71) {name = "pe_4,4"} : (i32, i32, i32) -> i32
    %75 = "equeue.create_mem"() {banks = 10 : i64, data = "f32", name = "mem", shape = dense<110592> : tensor<1xi64>, type = "SRAM"} : () -> i32
    %76 = "equeue.create_dma"() {name = "dma0"} : () -> i32
    %77 = "equeue.create_comp"(%76) {name = "dma_col"} : (i32) -> i32
    %78 = "equeue.create_dma"() {name = "dma1"} : () -> i32
    %79 = "equeue.create_comp"(%78, %77) {name = "dma_col"} : (i32, i32) -> i32
    %80 = "equeue.create_dma"() {name = "dma2"} : () -> i32
    %81 = "equeue.create_comp"(%80, %79) {name = "dma_col"} : (i32, i32) -> i32
    %82 = "equeue.create_dma"() {name = "dma3"} : () -> i32
    %83 = "equeue.create_comp"(%82, %81) {name = "dma_col"} : (i32, i32) -> i32
    %84 = "equeue.create_dma"() {name = "dma4"} : () -> i32
    %85 = "equeue.create_comp"(%84, %83) {name = "dma_col"} : (i32, i32) -> i32
    %86 = "equeue.create_dma"() {name = "dma0"} : () -> i32
    %87 = "equeue.create_comp"(%86) {name = "dma_row"} : (i32) -> i32
    %88 = "equeue.create_dma"() {name = "dma1"} : () -> i32
    %89 = "equeue.create_comp"(%88, %87) {name = "dma_row"} : (i32, i32) -> i32
    %90 = "equeue.create_dma"() {name = "dma2"} : () -> i32
    %91 = "equeue.create_comp"(%90, %89) {name = "dma_row"} : (i32, i32) -> i32
    %92 = "equeue.create_dma"() {name = "dma3"} : () -> i32
    %93 = "equeue.create_comp"(%92, %91) {name = "dma_row"} : (i32, i32) -> i32
    %94 = "equeue.create_dma"() {name = "dma4"} : () -> i32
    %95 = "equeue.create_comp"(%94, %93) {name = "dma_row"} : (i32, i32) -> i32
    %96 = "equeue.create_proc"() {name = "proc", type = "MicroPlate"} : () -> i32
    %97 = "equeue.create_comp"(%74, %96, %75, %95, %85) {name = "accel"} : (i32, i32, i32, i32, i32) -> i32
    %98 = "equeue.control_start"() : () -> !equeue.signal
    %done = "equeue.launch"(%98, %96, %97, %arg0, %arg1) ( {
    ^bb0(%arg2: i32, %arg3: memref<5x7x7xf32>, %arg4: memref<3x5x7x3xf32>):  // no predecessors
      %99 = "equeue.get_comp"(%arg2) {name = "proc"} : (i32) -> i32
      %100 = "equeue.get_comp"(%arg2) {name = "dma_row"} : (i32) -> i32
      %101 = "equeue.get_comp"(%arg2) {name = "dma_col"} : (i32) -> i32
      %102 = "equeue.get_comp"(%100) {name = "dma4"} : (i32) -> i32
      %103 = "equeue.get_comp"(%100) {name = "dma_row"} : (i32) -> i32
      %104 = "equeue.get_comp"(%103) {name = "dma3"} : (i32) -> i32
      %105 = "equeue.get_comp"(%103) {name = "dma_row"} : (i32) -> i32
      %106 = "equeue.get_comp"(%105) {name = "dma2"} : (i32) -> i32
      %107 = "equeue.get_comp"(%105) {name = "dma_row"} : (i32) -> i32
      %108 = "equeue.get_comp"(%107) {name = "dma1"} : (i32) -> i32
      %109 = "equeue.get_comp"(%107) {name = "dma_row"} : (i32) -> i32
      %110 = "equeue.get_comp"(%109) {name = "dma0"} : (i32) -> i32
      %111 = "equeue.get_comp"(%101) {name = "dma4"} : (i32) -> i32
      %112 = "equeue.get_comp"(%101) {name = "dma_col"} : (i32) -> i32
      %113 = "equeue.get_comp"(%112) {name = "dma3"} : (i32) -> i32
      %114 = "equeue.get_comp"(%112) {name = "dma_col"} : (i32) -> i32
      %115 = "equeue.get_comp"(%114) {name = "dma2"} : (i32) -> i32
      %116 = "equeue.get_comp"(%114) {name = "dma_col"} : (i32) -> i32
      %117 = "equeue.get_comp"(%116) {name = "dma1"} : (i32) -> i32
      %118 = "equeue.get_comp"(%116) {name = "dma_col"} : (i32) -> i32
      %119 = "equeue.get_comp"(%118) {name = "dma0"} : (i32) -> i32
      %120 = "equeue.get_comp"(%arg2) {name = "mem"} : (i32) -> i32
      %121 = "equeue.alloc"(%120) {data = "f32", shape = dense<[5, 7, 7]> : tensor<3xi64>} : (i32) -> memref<5x7x7xf32>
      %122 = "equeue.alloc"(%120) {data = "f32", shape = dense<[3, 5, 7, 3]> : tensor<4xi64>} : (i32) -> memref<3x5x7x3xf32>
      %123 = "equeue.alloc"(%120) {data = "f32", shape = dense<3> : tensor<3xi64>} : (i32) -> memref<3x3x3xf32>
      %124 = "equeue.get_comp"(%arg2) {name = "pe_4,4"} : (i32) -> i32
      %125 = "equeue.get_comp"(%124) {name = "mem4,4"} : (i32) -> i32
      %126 = "equeue.get_comp"(%124) {name = "proc4,4"} : (i32) -> i32
      %127 = "equeue.alloc"(%125) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %128 = "equeue.alloc"(%125) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %129 = "equeue.alloc"(%125) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %130 = "equeue.get_comp"(%124) {name = "pe_4,3"} : (i32) -> i32
      %131 = "equeue.get_comp"(%130) {name = "mem4,3"} : (i32) -> i32
      %132 = "equeue.get_comp"(%130) {name = "proc4,3"} : (i32) -> i32
      %133 = "equeue.alloc"(%131) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %134 = "equeue.alloc"(%131) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %135 = "equeue.alloc"(%131) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %136 = "equeue.get_comp"(%130) {name = "pe_4,2"} : (i32) -> i32
      %137 = "equeue.get_comp"(%136) {name = "mem4,2"} : (i32) -> i32
      %138 = "equeue.get_comp"(%136) {name = "proc4,2"} : (i32) -> i32
      %139 = "equeue.alloc"(%137) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %140 = "equeue.alloc"(%137) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %141 = "equeue.alloc"(%137) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %142 = "equeue.get_comp"(%136) {name = "pe_4,1"} : (i32) -> i32
      %143 = "equeue.get_comp"(%142) {name = "mem4,1"} : (i32) -> i32
      %144 = "equeue.get_comp"(%142) {name = "proc4,1"} : (i32) -> i32
      %145 = "equeue.alloc"(%143) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %146 = "equeue.alloc"(%143) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %147 = "equeue.alloc"(%143) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %148 = "equeue.get_comp"(%142) {name = "pe_4,0"} : (i32) -> i32
      %149 = "equeue.get_comp"(%148) {name = "mem4,0"} : (i32) -> i32
      %150 = "equeue.get_comp"(%148) {name = "proc4,0"} : (i32) -> i32
      %151 = "equeue.alloc"(%149) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %152 = "equeue.alloc"(%149) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %153 = "equeue.alloc"(%149) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %154 = "equeue.get_comp"(%148) {name = "pe_3,4"} : (i32) -> i32
      %155 = "equeue.get_comp"(%154) {name = "mem3,4"} : (i32) -> i32
      %156 = "equeue.get_comp"(%154) {name = "proc3,4"} : (i32) -> i32
      %157 = "equeue.alloc"(%155) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %158 = "equeue.alloc"(%155) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %159 = "equeue.alloc"(%155) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %160 = "equeue.get_comp"(%154) {name = "pe_3,3"} : (i32) -> i32
      %161 = "equeue.get_comp"(%160) {name = "mem3,3"} : (i32) -> i32
      %162 = "equeue.get_comp"(%160) {name = "proc3,3"} : (i32) -> i32
      %163 = "equeue.alloc"(%161) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %164 = "equeue.alloc"(%161) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %165 = "equeue.alloc"(%161) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %166 = "equeue.get_comp"(%160) {name = "pe_3,2"} : (i32) -> i32
      %167 = "equeue.get_comp"(%166) {name = "mem3,2"} : (i32) -> i32
      %168 = "equeue.get_comp"(%166) {name = "proc3,2"} : (i32) -> i32
      %169 = "equeue.alloc"(%167) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %170 = "equeue.alloc"(%167) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %171 = "equeue.alloc"(%167) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %172 = "equeue.get_comp"(%166) {name = "pe_3,1"} : (i32) -> i32
      %173 = "equeue.get_comp"(%172) {name = "mem3,1"} : (i32) -> i32
      %174 = "equeue.get_comp"(%172) {name = "proc3,1"} : (i32) -> i32
      %175 = "equeue.alloc"(%173) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %176 = "equeue.alloc"(%173) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %177 = "equeue.alloc"(%173) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %178 = "equeue.get_comp"(%172) {name = "pe_3,0"} : (i32) -> i32
      %179 = "equeue.get_comp"(%178) {name = "mem3,0"} : (i32) -> i32
      %180 = "equeue.get_comp"(%178) {name = "proc3,0"} : (i32) -> i32
      %181 = "equeue.alloc"(%179) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %182 = "equeue.alloc"(%179) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %183 = "equeue.alloc"(%179) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %184 = "equeue.get_comp"(%178) {name = "pe_2,4"} : (i32) -> i32
      %185 = "equeue.get_comp"(%184) {name = "mem2,4"} : (i32) -> i32
      %186 = "equeue.get_comp"(%184) {name = "proc2,4"} : (i32) -> i32
      %187 = "equeue.alloc"(%185) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %188 = "equeue.alloc"(%185) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %189 = "equeue.alloc"(%185) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %190 = "equeue.get_comp"(%184) {name = "pe_2,3"} : (i32) -> i32
      %191 = "equeue.get_comp"(%190) {name = "mem2,3"} : (i32) -> i32
      %192 = "equeue.get_comp"(%190) {name = "proc2,3"} : (i32) -> i32
      %193 = "equeue.alloc"(%191) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %194 = "equeue.alloc"(%191) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %195 = "equeue.alloc"(%191) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %196 = "equeue.get_comp"(%190) {name = "pe_2,2"} : (i32) -> i32
      %197 = "equeue.get_comp"(%196) {name = "mem2,2"} : (i32) -> i32
      %198 = "equeue.get_comp"(%196) {name = "proc2,2"} : (i32) -> i32
      %199 = "equeue.alloc"(%197) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %200 = "equeue.alloc"(%197) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %201 = "equeue.alloc"(%197) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %202 = "equeue.get_comp"(%196) {name = "pe_2,1"} : (i32) -> i32
      %203 = "equeue.get_comp"(%202) {name = "mem2,1"} : (i32) -> i32
      %204 = "equeue.get_comp"(%202) {name = "proc2,1"} : (i32) -> i32
      %205 = "equeue.alloc"(%203) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %206 = "equeue.alloc"(%203) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %207 = "equeue.alloc"(%203) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %208 = "equeue.get_comp"(%202) {name = "pe_2,0"} : (i32) -> i32
      %209 = "equeue.get_comp"(%208) {name = "mem2,0"} : (i32) -> i32
      %210 = "equeue.get_comp"(%208) {name = "proc2,0"} : (i32) -> i32
      %211 = "equeue.alloc"(%209) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %212 = "equeue.alloc"(%209) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %213 = "equeue.alloc"(%209) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %214 = "equeue.get_comp"(%208) {name = "pe_1,4"} : (i32) -> i32
      %215 = "equeue.get_comp"(%214) {name = "mem1,4"} : (i32) -> i32
      %216 = "equeue.get_comp"(%214) {name = "proc1,4"} : (i32) -> i32
      %217 = "equeue.alloc"(%215) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %218 = "equeue.alloc"(%215) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %219 = "equeue.alloc"(%215) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %220 = "equeue.get_comp"(%214) {name = "pe_1,3"} : (i32) -> i32
      %221 = "equeue.get_comp"(%220) {name = "mem1,3"} : (i32) -> i32
      %222 = "equeue.get_comp"(%220) {name = "proc1,3"} : (i32) -> i32
      %223 = "equeue.alloc"(%221) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %224 = "equeue.alloc"(%221) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %225 = "equeue.alloc"(%221) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %226 = "equeue.get_comp"(%220) {name = "pe_1,2"} : (i32) -> i32
      %227 = "equeue.get_comp"(%226) {name = "mem1,2"} : (i32) -> i32
      %228 = "equeue.get_comp"(%226) {name = "proc1,2"} : (i32) -> i32
      %229 = "equeue.alloc"(%227) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %230 = "equeue.alloc"(%227) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %231 = "equeue.alloc"(%227) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %232 = "equeue.get_comp"(%226) {name = "pe_1,1"} : (i32) -> i32
      %233 = "equeue.get_comp"(%232) {name = "mem1,1"} : (i32) -> i32
      %234 = "equeue.get_comp"(%232) {name = "proc1,1"} : (i32) -> i32
      %235 = "equeue.alloc"(%233) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %236 = "equeue.alloc"(%233) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %237 = "equeue.alloc"(%233) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %238 = "equeue.get_comp"(%232) {name = "pe_1,0"} : (i32) -> i32
      %239 = "equeue.get_comp"(%238) {name = "mem1,0"} : (i32) -> i32
      %240 = "equeue.get_comp"(%238) {name = "proc1,0"} : (i32) -> i32
      %241 = "equeue.alloc"(%239) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %242 = "equeue.alloc"(%239) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %243 = "equeue.alloc"(%239) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %244 = "equeue.get_comp"(%238) {name = "pe_0,4"} : (i32) -> i32
      %245 = "equeue.get_comp"(%244) {name = "mem0,4"} : (i32) -> i32
      %246 = "equeue.get_comp"(%244) {name = "proc0,4"} : (i32) -> i32
      %247 = "equeue.alloc"(%245) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %248 = "equeue.alloc"(%245) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %249 = "equeue.alloc"(%245) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %250 = "equeue.get_comp"(%244) {name = "pe_0,3"} : (i32) -> i32
      %251 = "equeue.get_comp"(%250) {name = "mem0,3"} : (i32) -> i32
      %252 = "equeue.get_comp"(%250) {name = "proc0,3"} : (i32) -> i32
      %253 = "equeue.alloc"(%251) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %254 = "equeue.alloc"(%251) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %255 = "equeue.alloc"(%251) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %256 = "equeue.get_comp"(%250) {name = "pe_0,2"} : (i32) -> i32
      %257 = "equeue.get_comp"(%256) {name = "mem0,2"} : (i32) -> i32
      %258 = "equeue.get_comp"(%256) {name = "proc0,2"} : (i32) -> i32
      %259 = "equeue.alloc"(%257) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %260 = "equeue.alloc"(%257) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %261 = "equeue.alloc"(%257) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %262 = "equeue.get_comp"(%256) {name = "pe_0,1"} : (i32) -> i32
      %263 = "equeue.get_comp"(%262) {name = "mem0,1"} : (i32) -> i32
      %264 = "equeue.get_comp"(%262) {name = "proc0,1"} : (i32) -> i32
      %265 = "equeue.alloc"(%263) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %266 = "equeue.alloc"(%263) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %267 = "equeue.alloc"(%263) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %268 = "equeue.get_comp"(%262) {name = "pe_0,0"} : (i32) -> i32
      %269 = "equeue.get_comp"(%268) {name = "mem0,0"} : (i32) -> i32
      %270 = "equeue.get_comp"(%268) {name = "proc0,0"} : (i32) -> i32
      %271 = "equeue.alloc"(%269) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %272 = "equeue.alloc"(%269) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %273 = "equeue.alloc"(%269) {data = "f32", shape = dense<1> : tensor<1xi64>} : (i32) -> memref<1xf32>
      %c0 = constant 0 : index
      %274 = "equeue.control_start"() : () -> !equeue.signal
      %275 = "equeue.memcpy"(%274, %122, %127, %111, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_0 = "equeue.launch"(%275, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1 = "equeue.launch"(%275, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2 = "equeue.launch"(%275, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_3 = "equeue.launch"(%275, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %276 = "equeue.control_and"(%done_3, %275) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %277 = "equeue.memcpy"(%274, %122, %133, %113, %c0) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_4 = "equeue.launch"(%277, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_5 = "equeue.launch"(%277, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_6 = "equeue.launch"(%277, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_7 = "equeue.launch"(%277, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %278 = "equeue.control_and"(%277, %276, %done_7) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %279 = "equeue.memcpy"(%274, %122, %139, %115, %c0) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_8 = "equeue.launch"(%279, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_9 = "equeue.launch"(%279, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_10 = "equeue.launch"(%279, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_11 = "equeue.launch"(%279, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %280 = "equeue.control_and"(%279, %278, %done_11) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%280) : (!equeue.signal) -> ()
      %281 = "equeue.control_start"() : () -> !equeue.signal
      %282 = "equeue.memcpy"(%281, %122, %127, %111, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_12 = "equeue.launch"(%282, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_13 = "equeue.launch"(%282, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_14 = "equeue.launch"(%282, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_15 = "equeue.launch"(%282, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %283 = "equeue.control_and"(%done_15, %282) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %284 = "equeue.memcpy"(%281, %122, %133, %113, %c0) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_16 = "equeue.launch"(%284, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_17 = "equeue.launch"(%284, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_18 = "equeue.launch"(%284, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_19 = "equeue.launch"(%284, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %285 = "equeue.control_and"(%284, %283, %done_19) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %286 = "equeue.memcpy"(%281, %122, %139, %115, %c0) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_20 = "equeue.launch"(%286, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_21 = "equeue.launch"(%286, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_22 = "equeue.launch"(%286, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_23 = "equeue.launch"(%286, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %287 = "equeue.control_and"(%286, %285, %done_23) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%287) : (!equeue.signal) -> ()
      %288 = "equeue.control_start"() : () -> !equeue.signal
      %289 = "equeue.memcpy"(%288, %122, %127, %111, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_24 = "equeue.launch"(%289, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_25 = "equeue.launch"(%289, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_26 = "equeue.launch"(%289, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_27 = "equeue.launch"(%289, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %290 = "equeue.control_and"(%done_27, %289) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %291 = "equeue.memcpy"(%288, %122, %133, %113, %c0) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_28 = "equeue.launch"(%291, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_29 = "equeue.launch"(%291, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_30 = "equeue.launch"(%291, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_31 = "equeue.launch"(%291, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %292 = "equeue.control_and"(%291, %290, %done_31) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %293 = "equeue.memcpy"(%288, %122, %139, %115, %c0) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_32 = "equeue.launch"(%293, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_33 = "equeue.launch"(%293, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_34 = "equeue.launch"(%293, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_35 = "equeue.launch"(%293, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %294 = "equeue.control_and"(%293, %292, %done_35) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%294) : (!equeue.signal) -> ()
      %295 = "equeue.control_start"() : () -> !equeue.signal
      %296 = "equeue.memcpy"(%295, %122, %127, %111, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_36 = "equeue.launch"(%296, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_37 = "equeue.launch"(%296, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_38 = "equeue.launch"(%296, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_39 = "equeue.launch"(%296, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %297 = "equeue.control_and"(%done_39, %296) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %298 = "equeue.memcpy"(%295, %122, %133, %113, %c0) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_40 = "equeue.launch"(%298, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_41 = "equeue.launch"(%298, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_42 = "equeue.launch"(%298, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_43 = "equeue.launch"(%298, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %299 = "equeue.control_and"(%298, %297, %done_43) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %300 = "equeue.memcpy"(%295, %122, %139, %115, %c0) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_44 = "equeue.launch"(%300, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_45 = "equeue.launch"(%300, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_46 = "equeue.launch"(%300, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_47 = "equeue.launch"(%300, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %301 = "equeue.control_and"(%300, %299, %done_47) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%301) : (!equeue.signal) -> ()
      %302 = "equeue.control_start"() : () -> !equeue.signal
      %303 = "equeue.memcpy"(%302, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %304 = "equeue.memcpy"(%302, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %305 = "equeue.control_and"(%303, %304) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %306 = "equeue.memcpy"(%302, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %307 = "equeue.control_and"(%305, %306) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %308 = "equeue.memcpy"(%302, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %309 = "equeue.control_and"(%307, %308) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %310 = "equeue.memcpy"(%302, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %311 = "equeue.control_and"(%309, %310) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%311) : (!equeue.signal) -> ()
      %312 = "equeue.control_start"() : () -> !equeue.signal
      %done_48 = "equeue.launch"(%312, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_49 = "equeue.launch"(%312, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %313 = "equeue.control_and"(%done_48, %done_49) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_50 = "equeue.launch"(%312, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %314 = "equeue.control_and"(%313, %done_50) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_51 = "equeue.launch"(%312, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %315 = "equeue.control_and"(%314, %done_51) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_52 = "equeue.launch"(%312, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %316 = "equeue.control_and"(%315, %done_52) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_53 = "equeue.launch"(%312, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %317 = "equeue.control_and"(%316, %done_53) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_54 = "equeue.launch"(%312, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %318 = "equeue.control_and"(%317, %done_54) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_55 = "equeue.launch"(%312, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %319 = "equeue.control_and"(%318, %done_55) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_56 = "equeue.launch"(%312, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %320 = "equeue.control_and"(%319, %done_56) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_57 = "equeue.launch"(%312, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %321 = "equeue.control_and"(%320, %done_57) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_58 = "equeue.launch"(%312, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %322 = "equeue.control_and"(%321, %done_58) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_59 = "equeue.launch"(%312, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %323 = "equeue.control_and"(%322, %done_59) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_60 = "equeue.launch"(%312, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %324 = "equeue.control_and"(%323, %done_60) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_61 = "equeue.launch"(%312, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %325 = "equeue.control_and"(%324, %done_61) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_62 = "equeue.launch"(%312, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %326 = "equeue.control_and"(%325, %done_62) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%326) : (!equeue.signal) -> ()
      %327 = "equeue.control_start"() : () -> !equeue.signal
      %328 = "equeue.memcpy"(%327, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%328) : (!equeue.signal) -> ()
      %329 = "equeue.control_start"() : () -> !equeue.signal
      %done_63 = "equeue.launch"(%329, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_64 = "equeue.launch"(%329, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %330 = "equeue.control_and"(%done_63, %done_64) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_65 = "equeue.launch"(%329, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %331 = "equeue.control_and"(%330, %done_65) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_66 = "equeue.launch"(%329, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %332 = "equeue.control_and"(%331, %done_66) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_67 = "equeue.launch"(%329, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %333 = "equeue.control_and"(%332, %done_67) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_68 = "equeue.launch"(%329, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %334 = "equeue.control_and"(%333, %done_68) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_69 = "equeue.launch"(%329, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %335 = "equeue.control_and"(%334, %done_69) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_70 = "equeue.launch"(%329, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %336 = "equeue.control_and"(%335, %done_70) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_71 = "equeue.launch"(%329, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %337 = "equeue.control_and"(%336, %done_71) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_72 = "equeue.launch"(%329, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %338 = "equeue.control_and"(%337, %done_72) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_73 = "equeue.launch"(%329, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %339 = "equeue.control_and"(%338, %done_73) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_74 = "equeue.launch"(%329, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %340 = "equeue.control_and"(%339, %done_74) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_75 = "equeue.launch"(%329, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %341 = "equeue.control_and"(%340, %done_75) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_76 = "equeue.launch"(%329, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %342 = "equeue.control_and"(%341, %done_76) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_77 = "equeue.launch"(%329, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %343 = "equeue.control_and"(%342, %done_77) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%343) : (!equeue.signal) -> ()
      %344 = "equeue.control_start"() : () -> !equeue.signal
      %345 = "equeue.memcpy"(%344, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%345) : (!equeue.signal) -> ()
      %346 = "equeue.control_start"() : () -> !equeue.signal
      %done_78 = "equeue.launch"(%346, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_79 = "equeue.launch"(%346, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %347 = "equeue.control_and"(%done_78, %done_79) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_80 = "equeue.launch"(%346, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %348 = "equeue.control_and"(%347, %done_80) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_81 = "equeue.launch"(%346, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %349 = "equeue.control_and"(%348, %done_81) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_82 = "equeue.launch"(%346, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %350 = "equeue.control_and"(%349, %done_82) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_83 = "equeue.launch"(%346, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %351 = "equeue.control_and"(%350, %done_83) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_84 = "equeue.launch"(%346, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %352 = "equeue.control_and"(%351, %done_84) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_85 = "equeue.launch"(%346, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %353 = "equeue.control_and"(%352, %done_85) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_86 = "equeue.launch"(%346, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %354 = "equeue.control_and"(%353, %done_86) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_87 = "equeue.launch"(%346, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %355 = "equeue.control_and"(%354, %done_87) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_88 = "equeue.launch"(%346, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %356 = "equeue.control_and"(%355, %done_88) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_89 = "equeue.launch"(%346, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %357 = "equeue.control_and"(%356, %done_89) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_90 = "equeue.launch"(%346, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %358 = "equeue.control_and"(%357, %done_90) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_91 = "equeue.launch"(%346, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %359 = "equeue.control_and"(%358, %done_91) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_92 = "equeue.launch"(%346, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %360 = "equeue.control_and"(%359, %done_92) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%360) : (!equeue.signal) -> ()
      %361 = "equeue.control_start"() : () -> !equeue.signal
      %362 = "equeue.memcpy"(%361, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%362) : (!equeue.signal) -> ()
      %363 = "equeue.control_start"() : () -> !equeue.signal
      %done_93 = "equeue.launch"(%363, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_94 = "equeue.launch"(%363, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %364 = "equeue.control_and"(%done_93, %done_94) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_95 = "equeue.launch"(%363, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %365 = "equeue.control_and"(%364, %done_95) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_96 = "equeue.launch"(%363, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %366 = "equeue.control_and"(%365, %done_96) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_97 = "equeue.launch"(%363, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %367 = "equeue.control_and"(%366, %done_97) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_98 = "equeue.launch"(%363, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %368 = "equeue.control_and"(%367, %done_98) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_99 = "equeue.launch"(%363, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %369 = "equeue.control_and"(%368, %done_99) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_100 = "equeue.launch"(%363, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %370 = "equeue.control_and"(%369, %done_100) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_101 = "equeue.launch"(%363, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %371 = "equeue.control_and"(%370, %done_101) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_102 = "equeue.launch"(%363, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %372 = "equeue.control_and"(%371, %done_102) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_103 = "equeue.launch"(%363, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %373 = "equeue.control_and"(%372, %done_103) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_104 = "equeue.launch"(%363, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %374 = "equeue.control_and"(%373, %done_104) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_105 = "equeue.launch"(%363, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %375 = "equeue.control_and"(%374, %done_105) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_106 = "equeue.launch"(%363, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %376 = "equeue.control_and"(%375, %done_106) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_107 = "equeue.launch"(%363, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %377 = "equeue.control_and"(%376, %done_107) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%377) : (!equeue.signal) -> ()
      %378 = "equeue.control_start"() : () -> !equeue.signal
      %379 = "equeue.memcpy"(%378, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%379) : (!equeue.signal) -> ()
      %380 = "equeue.control_start"() : () -> !equeue.signal
      %done_108 = "equeue.launch"(%380, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_109 = "equeue.launch"(%380, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %381 = "equeue.control_and"(%done_108, %done_109) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_110 = "equeue.launch"(%380, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %382 = "equeue.control_and"(%381, %done_110) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_111 = "equeue.launch"(%380, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %383 = "equeue.control_and"(%382, %done_111) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_112 = "equeue.launch"(%380, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %384 = "equeue.control_and"(%383, %done_112) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_113 = "equeue.launch"(%380, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %385 = "equeue.control_and"(%384, %done_113) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_114 = "equeue.launch"(%380, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %386 = "equeue.control_and"(%385, %done_114) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_115 = "equeue.launch"(%380, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %387 = "equeue.control_and"(%386, %done_115) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_116 = "equeue.launch"(%380, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %388 = "equeue.control_and"(%387, %done_116) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_117 = "equeue.launch"(%380, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %389 = "equeue.control_and"(%388, %done_117) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_118 = "equeue.launch"(%380, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %390 = "equeue.control_and"(%389, %done_118) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_119 = "equeue.launch"(%380, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %391 = "equeue.control_and"(%390, %done_119) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_120 = "equeue.launch"(%380, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %392 = "equeue.control_and"(%391, %done_120) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_121 = "equeue.launch"(%380, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %393 = "equeue.control_and"(%392, %done_121) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_122 = "equeue.launch"(%380, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %394 = "equeue.control_and"(%393, %done_122) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%394) : (!equeue.signal) -> ()
      %395 = "equeue.control_start"() : () -> !equeue.signal
      %396 = "equeue.memcpy"(%395, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%396) : (!equeue.signal) -> ()
      %397 = "equeue.control_start"() : () -> !equeue.signal
      %done_123 = "equeue.launch"(%397, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_124 = "equeue.launch"(%397, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %398 = "equeue.control_and"(%done_123, %done_124) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_125 = "equeue.launch"(%397, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %399 = "equeue.control_and"(%398, %done_125) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_126 = "equeue.launch"(%397, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %400 = "equeue.control_and"(%399, %done_126) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_127 = "equeue.launch"(%397, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %401 = "equeue.control_and"(%400, %done_127) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_128 = "equeue.launch"(%397, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %402 = "equeue.control_and"(%401, %done_128) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_129 = "equeue.launch"(%397, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %403 = "equeue.control_and"(%402, %done_129) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_130 = "equeue.launch"(%397, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %404 = "equeue.control_and"(%403, %done_130) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_131 = "equeue.launch"(%397, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %405 = "equeue.control_and"(%404, %done_131) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_132 = "equeue.launch"(%397, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %406 = "equeue.control_and"(%405, %done_132) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_133 = "equeue.launch"(%397, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %407 = "equeue.control_and"(%406, %done_133) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_134 = "equeue.launch"(%397, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %408 = "equeue.control_and"(%407, %done_134) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_135 = "equeue.launch"(%397, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %409 = "equeue.control_and"(%408, %done_135) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_136 = "equeue.launch"(%397, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %410 = "equeue.control_and"(%409, %done_136) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_137 = "equeue.launch"(%397, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %411 = "equeue.control_and"(%410, %done_137) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%411) : (!equeue.signal) -> ()
      %412 = "equeue.control_start"() : () -> !equeue.signal
      %413 = "equeue.memcpy"(%412, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%413) : (!equeue.signal) -> ()
      %414 = "equeue.control_start"() : () -> !equeue.signal
      %done_138 = "equeue.launch"(%414, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_139 = "equeue.launch"(%414, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %415 = "equeue.control_and"(%done_138, %done_139) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_140 = "equeue.launch"(%414, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %416 = "equeue.control_and"(%415, %done_140) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_141 = "equeue.launch"(%414, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %417 = "equeue.control_and"(%416, %done_141) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_142 = "equeue.launch"(%414, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %418 = "equeue.control_and"(%417, %done_142) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_143 = "equeue.launch"(%414, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %419 = "equeue.control_and"(%418, %done_143) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_144 = "equeue.launch"(%414, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %420 = "equeue.control_and"(%419, %done_144) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_145 = "equeue.launch"(%414, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %421 = "equeue.control_and"(%420, %done_145) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_146 = "equeue.launch"(%414, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %422 = "equeue.control_and"(%421, %done_146) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_147 = "equeue.launch"(%414, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %423 = "equeue.control_and"(%422, %done_147) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_148 = "equeue.launch"(%414, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %424 = "equeue.control_and"(%423, %done_148) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_149 = "equeue.launch"(%414, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %425 = "equeue.control_and"(%424, %done_149) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_150 = "equeue.launch"(%414, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %426 = "equeue.control_and"(%425, %done_150) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_151 = "equeue.launch"(%414, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %427 = "equeue.control_and"(%426, %done_151) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_152 = "equeue.launch"(%414, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %428 = "equeue.control_and"(%427, %done_152) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%428) : (!equeue.signal) -> ()
      %429 = "equeue.control_start"() : () -> !equeue.signal
      %430 = "equeue.memcpy"(%429, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%430) : (!equeue.signal) -> ()
      %431 = "equeue.control_start"() : () -> !equeue.signal
      %done_153 = "equeue.launch"(%431, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_154 = "equeue.launch"(%431, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %432 = "equeue.control_and"(%done_153, %done_154) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_155 = "equeue.launch"(%431, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %433 = "equeue.control_and"(%432, %done_155) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_156 = "equeue.launch"(%431, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %434 = "equeue.control_and"(%433, %done_156) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_157 = "equeue.launch"(%431, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %435 = "equeue.control_and"(%434, %done_157) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_158 = "equeue.launch"(%431, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %436 = "equeue.control_and"(%435, %done_158) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_159 = "equeue.launch"(%431, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %437 = "equeue.control_and"(%436, %done_159) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_160 = "equeue.launch"(%431, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %438 = "equeue.control_and"(%437, %done_160) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_161 = "equeue.launch"(%431, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %439 = "equeue.control_and"(%438, %done_161) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_162 = "equeue.launch"(%431, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %440 = "equeue.control_and"(%439, %done_162) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_163 = "equeue.launch"(%431, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %441 = "equeue.control_and"(%440, %done_163) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_164 = "equeue.launch"(%431, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %442 = "equeue.control_and"(%441, %done_164) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_165 = "equeue.launch"(%431, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %443 = "equeue.control_and"(%442, %done_165) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_166 = "equeue.launch"(%431, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %444 = "equeue.control_and"(%443, %done_166) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_167 = "equeue.launch"(%431, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %445 = "equeue.control_and"(%444, %done_167) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%445) : (!equeue.signal) -> ()
      %446 = "equeue.control_start"() : () -> !equeue.signal
      %447 = "equeue.memcpy"(%446, %121, %129, %102, %c0) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%447) : (!equeue.signal) -> ()
      %448 = "equeue.control_start"() : () -> !equeue.signal
      %done_168 = "equeue.launch"(%448, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_169 = "equeue.launch"(%448, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %449 = "equeue.control_and"(%done_168, %done_169) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_170 = "equeue.launch"(%448, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %450 = "equeue.control_and"(%449, %done_170) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_171 = "equeue.launch"(%448, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %451 = "equeue.control_and"(%450, %done_171) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_172 = "equeue.launch"(%448, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %452 = "equeue.control_and"(%451, %done_172) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_173 = "equeue.launch"(%448, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %453 = "equeue.control_and"(%452, %done_173) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_174 = "equeue.launch"(%448, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %454 = "equeue.control_and"(%453, %done_174) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_175 = "equeue.launch"(%448, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %455 = "equeue.control_and"(%454, %done_175) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_176 = "equeue.launch"(%448, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %456 = "equeue.control_and"(%455, %done_176) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_177 = "equeue.launch"(%448, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %457 = "equeue.control_and"(%456, %done_177) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_178 = "equeue.launch"(%448, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %458 = "equeue.control_and"(%457, %done_178) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_179 = "equeue.launch"(%448, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %459 = "equeue.control_and"(%458, %done_179) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_180 = "equeue.launch"(%448, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %460 = "equeue.control_and"(%459, %done_180) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_181 = "equeue.launch"(%448, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %461 = "equeue.control_and"(%460, %done_181) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_182 = "equeue.launch"(%448, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %462 = "equeue.control_and"(%461, %done_182) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%462) : (!equeue.signal) -> ()
      %463 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%463) : (!equeue.signal) -> ()
      %464 = "equeue.control_start"() : () -> !equeue.signal
      %done_183 = "equeue.launch"(%464, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_184 = "equeue.launch"(%464, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %465 = "equeue.control_and"(%done_183, %done_184) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_185 = "equeue.launch"(%464, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %466 = "equeue.control_and"(%465, %done_185) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_186 = "equeue.launch"(%464, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %467 = "equeue.control_and"(%466, %done_186) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_187 = "equeue.launch"(%464, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %468 = "equeue.control_and"(%467, %done_187) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_188 = "equeue.launch"(%464, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %469 = "equeue.control_and"(%468, %done_188) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_189 = "equeue.launch"(%464, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %470 = "equeue.control_and"(%469, %done_189) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_190 = "equeue.launch"(%464, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %471 = "equeue.control_and"(%470, %done_190) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_191 = "equeue.launch"(%464, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %472 = "equeue.control_and"(%471, %done_191) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_192 = "equeue.launch"(%464, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %473 = "equeue.control_and"(%472, %done_192) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_193 = "equeue.launch"(%464, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %474 = "equeue.control_and"(%473, %done_193) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_194 = "equeue.launch"(%464, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %475 = "equeue.control_and"(%474, %done_194) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_195 = "equeue.launch"(%464, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %476 = "equeue.control_and"(%475, %done_195) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_196 = "equeue.launch"(%464, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %477 = "equeue.control_and"(%476, %done_196) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_197 = "equeue.launch"(%464, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %478 = "equeue.control_and"(%477, %done_197) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%478) : (!equeue.signal) -> ()
      %479 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%479) : (!equeue.signal) -> ()
      %480 = "equeue.control_start"() : () -> !equeue.signal
      %done_198 = "equeue.launch"(%480, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_199 = "equeue.launch"(%480, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %481 = "equeue.control_and"(%done_198, %done_199) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_200 = "equeue.launch"(%480, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %482 = "equeue.control_and"(%481, %done_200) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_201 = "equeue.launch"(%480, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %483 = "equeue.control_and"(%482, %done_201) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_202 = "equeue.launch"(%480, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %484 = "equeue.control_and"(%483, %done_202) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_203 = "equeue.launch"(%480, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %485 = "equeue.control_and"(%484, %done_203) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_204 = "equeue.launch"(%480, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %486 = "equeue.control_and"(%485, %done_204) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_205 = "equeue.launch"(%480, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %487 = "equeue.control_and"(%486, %done_205) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_206 = "equeue.launch"(%480, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %488 = "equeue.control_and"(%487, %done_206) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_207 = "equeue.launch"(%480, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %489 = "equeue.control_and"(%488, %done_207) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_208 = "equeue.launch"(%480, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %490 = "equeue.control_and"(%489, %done_208) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_209 = "equeue.launch"(%480, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %491 = "equeue.control_and"(%490, %done_209) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_210 = "equeue.launch"(%480, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %492 = "equeue.control_and"(%491, %done_210) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_211 = "equeue.launch"(%480, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %493 = "equeue.control_and"(%492, %done_211) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_212 = "equeue.launch"(%480, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %494 = "equeue.control_and"(%493, %done_212) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%494) : (!equeue.signal) -> ()
      %495 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%495) : (!equeue.signal) -> ()
      %496 = "equeue.control_start"() : () -> !equeue.signal
      %done_213 = "equeue.launch"(%496, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_214 = "equeue.launch"(%496, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %497 = "equeue.control_and"(%done_213, %done_214) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_215 = "equeue.launch"(%496, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %498 = "equeue.control_and"(%497, %done_215) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_216 = "equeue.launch"(%496, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %499 = "equeue.control_and"(%498, %done_216) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_217 = "equeue.launch"(%496, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %500 = "equeue.control_and"(%499, %done_217) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_218 = "equeue.launch"(%496, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %501 = "equeue.control_and"(%500, %done_218) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_219 = "equeue.launch"(%496, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %502 = "equeue.control_and"(%501, %done_219) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_220 = "equeue.launch"(%496, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %503 = "equeue.control_and"(%502, %done_220) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_221 = "equeue.launch"(%496, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %504 = "equeue.control_and"(%503, %done_221) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_222 = "equeue.launch"(%496, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %505 = "equeue.control_and"(%504, %done_222) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_223 = "equeue.launch"(%496, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %506 = "equeue.control_and"(%505, %done_223) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_224 = "equeue.launch"(%496, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %507 = "equeue.control_and"(%506, %done_224) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_225 = "equeue.launch"(%496, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %508 = "equeue.control_and"(%507, %done_225) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_226 = "equeue.launch"(%496, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %509 = "equeue.control_and"(%508, %done_226) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_227 = "equeue.launch"(%496, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %510 = "equeue.control_and"(%509, %done_227) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%510) : (!equeue.signal) -> ()
      %511 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%511) : (!equeue.signal) -> ()
      %512 = "equeue.control_start"() : () -> !equeue.signal
      %done_228 = "equeue.launch"(%512, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_229 = "equeue.launch"(%512, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %513 = "equeue.control_and"(%done_228, %done_229) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_230 = "equeue.launch"(%512, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %514 = "equeue.control_and"(%513, %done_230) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_231 = "equeue.launch"(%512, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %515 = "equeue.control_and"(%514, %done_231) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_232 = "equeue.launch"(%512, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %516 = "equeue.control_and"(%515, %done_232) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_233 = "equeue.launch"(%512, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %517 = "equeue.control_and"(%516, %done_233) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_234 = "equeue.launch"(%512, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %518 = "equeue.control_and"(%517, %done_234) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_235 = "equeue.launch"(%512, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %519 = "equeue.control_and"(%518, %done_235) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_236 = "equeue.launch"(%512, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %520 = "equeue.control_and"(%519, %done_236) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_237 = "equeue.launch"(%512, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %521 = "equeue.control_and"(%520, %done_237) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_238 = "equeue.launch"(%512, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %522 = "equeue.control_and"(%521, %done_238) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_239 = "equeue.launch"(%512, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %523 = "equeue.control_and"(%522, %done_239) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_240 = "equeue.launch"(%512, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %524 = "equeue.control_and"(%523, %done_240) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_241 = "equeue.launch"(%512, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %525 = "equeue.control_and"(%524, %done_241) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_242 = "equeue.launch"(%512, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %526 = "equeue.control_and"(%525, %done_242) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%526) : (!equeue.signal) -> ()
      %527 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%527) : (!equeue.signal) -> ()
      %528 = "equeue.control_start"() : () -> !equeue.signal
      %done_243 = "equeue.launch"(%528, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_244 = "equeue.launch"(%528, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %529 = "equeue.control_and"(%done_243, %done_244) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_245 = "equeue.launch"(%528, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %530 = "equeue.control_and"(%529, %done_245) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_246 = "equeue.launch"(%528, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %531 = "equeue.control_and"(%530, %done_246) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_247 = "equeue.launch"(%528, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %532 = "equeue.control_and"(%531, %done_247) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_248 = "equeue.launch"(%528, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %533 = "equeue.control_and"(%532, %done_248) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_249 = "equeue.launch"(%528, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %534 = "equeue.control_and"(%533, %done_249) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_250 = "equeue.launch"(%528, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %535 = "equeue.control_and"(%534, %done_250) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_251 = "equeue.launch"(%528, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %536 = "equeue.control_and"(%535, %done_251) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_252 = "equeue.launch"(%528, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %537 = "equeue.control_and"(%536, %done_252) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_253 = "equeue.launch"(%528, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %538 = "equeue.control_and"(%537, %done_253) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_254 = "equeue.launch"(%528, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %539 = "equeue.control_and"(%538, %done_254) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_255 = "equeue.launch"(%528, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %540 = "equeue.control_and"(%539, %done_255) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_256 = "equeue.launch"(%528, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %541 = "equeue.control_and"(%540, %done_256) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_257 = "equeue.launch"(%528, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %542 = "equeue.control_and"(%541, %done_257) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%542) : (!equeue.signal) -> ()
      %543 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%543) : (!equeue.signal) -> ()
      %544 = "equeue.control_start"() : () -> !equeue.signal
      %done_258 = "equeue.launch"(%544, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_259 = "equeue.launch"(%544, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %545 = "equeue.control_and"(%done_258, %done_259) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_260 = "equeue.launch"(%544, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %546 = "equeue.control_and"(%545, %done_260) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_261 = "equeue.launch"(%544, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %547 = "equeue.control_and"(%546, %done_261) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_262 = "equeue.launch"(%544, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %548 = "equeue.control_and"(%547, %done_262) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_263 = "equeue.launch"(%544, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %549 = "equeue.control_and"(%548, %done_263) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_264 = "equeue.launch"(%544, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %550 = "equeue.control_and"(%549, %done_264) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_265 = "equeue.launch"(%544, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %551 = "equeue.control_and"(%550, %done_265) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_266 = "equeue.launch"(%544, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %552 = "equeue.control_and"(%551, %done_266) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_267 = "equeue.launch"(%544, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %553 = "equeue.control_and"(%552, %done_267) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_268 = "equeue.launch"(%544, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %554 = "equeue.control_and"(%553, %done_268) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_269 = "equeue.launch"(%544, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %555 = "equeue.control_and"(%554, %done_269) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_270 = "equeue.launch"(%544, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %556 = "equeue.control_and"(%555, %done_270) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_271 = "equeue.launch"(%544, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %557 = "equeue.control_and"(%556, %done_271) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_272 = "equeue.launch"(%544, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %558 = "equeue.control_and"(%557, %done_272) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%558) : (!equeue.signal) -> ()
      %559 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%559) : (!equeue.signal) -> ()
      %560 = "equeue.control_start"() : () -> !equeue.signal
      %done_273 = "equeue.launch"(%560, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_274 = "equeue.launch"(%560, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %561 = "equeue.control_and"(%done_273, %done_274) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_275 = "equeue.launch"(%560, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %562 = "equeue.control_and"(%561, %done_275) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_276 = "equeue.launch"(%560, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %563 = "equeue.control_and"(%562, %done_276) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_277 = "equeue.launch"(%560, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %564 = "equeue.control_and"(%563, %done_277) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_278 = "equeue.launch"(%560, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %565 = "equeue.control_and"(%564, %done_278) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_279 = "equeue.launch"(%560, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %566 = "equeue.control_and"(%565, %done_279) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_280 = "equeue.launch"(%560, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %567 = "equeue.control_and"(%566, %done_280) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_281 = "equeue.launch"(%560, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %568 = "equeue.control_and"(%567, %done_281) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_282 = "equeue.launch"(%560, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %569 = "equeue.control_and"(%568, %done_282) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_283 = "equeue.launch"(%560, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %570 = "equeue.control_and"(%569, %done_283) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_284 = "equeue.launch"(%560, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %571 = "equeue.control_and"(%570, %done_284) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_285 = "equeue.launch"(%560, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %572 = "equeue.control_and"(%571, %done_285) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_286 = "equeue.launch"(%560, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %573 = "equeue.control_and"(%572, %done_286) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_287 = "equeue.launch"(%560, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %574 = "equeue.control_and"(%573, %done_287) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%574) : (!equeue.signal) -> ()
      %575 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%575) : (!equeue.signal) -> ()
      %576 = "equeue.control_start"() : () -> !equeue.signal
      %done_288 = "equeue.launch"(%576, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_289 = "equeue.launch"(%576, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %577 = "equeue.control_and"(%done_288, %done_289) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_290 = "equeue.launch"(%576, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %578 = "equeue.control_and"(%577, %done_290) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_291 = "equeue.launch"(%576, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %579 = "equeue.control_and"(%578, %done_291) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_292 = "equeue.launch"(%576, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %580 = "equeue.control_and"(%579, %done_292) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_293 = "equeue.launch"(%576, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %581 = "equeue.control_and"(%580, %done_293) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_294 = "equeue.launch"(%576, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %582 = "equeue.control_and"(%581, %done_294) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_295 = "equeue.launch"(%576, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %583 = "equeue.control_and"(%582, %done_295) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_296 = "equeue.launch"(%576, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %584 = "equeue.control_and"(%583, %done_296) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_297 = "equeue.launch"(%576, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %585 = "equeue.control_and"(%584, %done_297) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_298 = "equeue.launch"(%576, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %586 = "equeue.control_and"(%585, %done_298) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_299 = "equeue.launch"(%576, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %587 = "equeue.control_and"(%586, %done_299) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_300 = "equeue.launch"(%576, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %588 = "equeue.control_and"(%587, %done_300) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_301 = "equeue.launch"(%576, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %589 = "equeue.control_and"(%588, %done_301) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_302 = "equeue.launch"(%576, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %590 = "equeue.control_and"(%589, %done_302) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%590) : (!equeue.signal) -> ()
      %c0_303 = constant 0 : index
      %591 = "equeue.control_start"() : () -> !equeue.signal
      %592 = "equeue.memcpy"(%591, %122, %127, %111, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_304 = "equeue.launch"(%592, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_305 = "equeue.launch"(%592, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_306 = "equeue.launch"(%592, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_307 = "equeue.launch"(%592, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %593 = "equeue.control_and"(%done_307, %592) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %594 = "equeue.memcpy"(%591, %122, %133, %113, %c0_303) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_308 = "equeue.launch"(%594, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_309 = "equeue.launch"(%594, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_310 = "equeue.launch"(%594, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_311 = "equeue.launch"(%594, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %595 = "equeue.control_and"(%594, %593, %done_311) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %596 = "equeue.memcpy"(%591, %122, %139, %115, %c0_303) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_312 = "equeue.launch"(%596, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_313 = "equeue.launch"(%596, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_314 = "equeue.launch"(%596, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_315 = "equeue.launch"(%596, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %597 = "equeue.control_and"(%596, %595, %done_315) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%597) : (!equeue.signal) -> ()
      %598 = "equeue.control_start"() : () -> !equeue.signal
      %599 = "equeue.memcpy"(%598, %122, %127, %111, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_316 = "equeue.launch"(%599, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_317 = "equeue.launch"(%599, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_318 = "equeue.launch"(%599, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_319 = "equeue.launch"(%599, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %600 = "equeue.control_and"(%done_319, %599) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %601 = "equeue.memcpy"(%598, %122, %133, %113, %c0_303) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_320 = "equeue.launch"(%601, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_321 = "equeue.launch"(%601, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_322 = "equeue.launch"(%601, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_323 = "equeue.launch"(%601, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %602 = "equeue.control_and"(%601, %600, %done_323) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %603 = "equeue.memcpy"(%598, %122, %139, %115, %c0_303) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_324 = "equeue.launch"(%603, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_325 = "equeue.launch"(%603, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_326 = "equeue.launch"(%603, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_327 = "equeue.launch"(%603, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %604 = "equeue.control_and"(%603, %602, %done_327) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%604) : (!equeue.signal) -> ()
      %605 = "equeue.control_start"() : () -> !equeue.signal
      %606 = "equeue.memcpy"(%605, %122, %127, %111, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_328 = "equeue.launch"(%606, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_329 = "equeue.launch"(%606, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_330 = "equeue.launch"(%606, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_331 = "equeue.launch"(%606, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %607 = "equeue.control_and"(%done_331, %606) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %608 = "equeue.memcpy"(%605, %122, %133, %113, %c0_303) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_332 = "equeue.launch"(%608, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_333 = "equeue.launch"(%608, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_334 = "equeue.launch"(%608, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_335 = "equeue.launch"(%608, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %609 = "equeue.control_and"(%608, %607, %done_335) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %610 = "equeue.memcpy"(%605, %122, %139, %115, %c0_303) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_336 = "equeue.launch"(%610, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_337 = "equeue.launch"(%610, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_338 = "equeue.launch"(%610, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_339 = "equeue.launch"(%610, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %611 = "equeue.control_and"(%610, %609, %done_339) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%611) : (!equeue.signal) -> ()
      %612 = "equeue.control_start"() : () -> !equeue.signal
      %613 = "equeue.memcpy"(%612, %122, %127, %111, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_340 = "equeue.launch"(%613, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_341 = "equeue.launch"(%613, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_342 = "equeue.launch"(%613, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_343 = "equeue.launch"(%613, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %614 = "equeue.control_and"(%done_343, %613) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %615 = "equeue.memcpy"(%612, %122, %133, %113, %c0_303) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_344 = "equeue.launch"(%615, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_345 = "equeue.launch"(%615, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_346 = "equeue.launch"(%615, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_347 = "equeue.launch"(%615, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %616 = "equeue.control_and"(%615, %614, %done_347) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %617 = "equeue.memcpy"(%612, %122, %139, %115, %c0_303) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_348 = "equeue.launch"(%617, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_349 = "equeue.launch"(%617, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_350 = "equeue.launch"(%617, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_351 = "equeue.launch"(%617, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %618 = "equeue.control_and"(%617, %616, %done_351) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%618) : (!equeue.signal) -> ()
      %619 = "equeue.control_start"() : () -> !equeue.signal
      %620 = "equeue.memcpy"(%619, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %621 = "equeue.memcpy"(%619, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %622 = "equeue.control_and"(%620, %621) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %623 = "equeue.memcpy"(%619, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %624 = "equeue.control_and"(%622, %623) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %625 = "equeue.memcpy"(%619, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %626 = "equeue.control_and"(%624, %625) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %627 = "equeue.memcpy"(%619, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %628 = "equeue.control_and"(%626, %627) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%628) : (!equeue.signal) -> ()
      %629 = "equeue.control_start"() : () -> !equeue.signal
      %done_352 = "equeue.launch"(%629, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_353 = "equeue.launch"(%629, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %630 = "equeue.control_and"(%done_352, %done_353) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_354 = "equeue.launch"(%629, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %631 = "equeue.control_and"(%630, %done_354) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_355 = "equeue.launch"(%629, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %632 = "equeue.control_and"(%631, %done_355) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_356 = "equeue.launch"(%629, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %633 = "equeue.control_and"(%632, %done_356) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_357 = "equeue.launch"(%629, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %634 = "equeue.control_and"(%633, %done_357) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_358 = "equeue.launch"(%629, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %635 = "equeue.control_and"(%634, %done_358) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_359 = "equeue.launch"(%629, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %636 = "equeue.control_and"(%635, %done_359) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_360 = "equeue.launch"(%629, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %637 = "equeue.control_and"(%636, %done_360) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_361 = "equeue.launch"(%629, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %638 = "equeue.control_and"(%637, %done_361) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_362 = "equeue.launch"(%629, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %639 = "equeue.control_and"(%638, %done_362) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_363 = "equeue.launch"(%629, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %640 = "equeue.control_and"(%639, %done_363) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_364 = "equeue.launch"(%629, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %641 = "equeue.control_and"(%640, %done_364) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_365 = "equeue.launch"(%629, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %642 = "equeue.control_and"(%641, %done_365) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_366 = "equeue.launch"(%629, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %643 = "equeue.control_and"(%642, %done_366) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%643) : (!equeue.signal) -> ()
      %644 = "equeue.control_start"() : () -> !equeue.signal
      %645 = "equeue.memcpy"(%644, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%645) : (!equeue.signal) -> ()
      %646 = "equeue.control_start"() : () -> !equeue.signal
      %done_367 = "equeue.launch"(%646, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_368 = "equeue.launch"(%646, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %647 = "equeue.control_and"(%done_367, %done_368) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_369 = "equeue.launch"(%646, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %648 = "equeue.control_and"(%647, %done_369) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_370 = "equeue.launch"(%646, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %649 = "equeue.control_and"(%648, %done_370) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_371 = "equeue.launch"(%646, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %650 = "equeue.control_and"(%649, %done_371) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_372 = "equeue.launch"(%646, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %651 = "equeue.control_and"(%650, %done_372) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_373 = "equeue.launch"(%646, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %652 = "equeue.control_and"(%651, %done_373) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_374 = "equeue.launch"(%646, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %653 = "equeue.control_and"(%652, %done_374) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_375 = "equeue.launch"(%646, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %654 = "equeue.control_and"(%653, %done_375) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_376 = "equeue.launch"(%646, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %655 = "equeue.control_and"(%654, %done_376) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_377 = "equeue.launch"(%646, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %656 = "equeue.control_and"(%655, %done_377) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_378 = "equeue.launch"(%646, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %657 = "equeue.control_and"(%656, %done_378) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_379 = "equeue.launch"(%646, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %658 = "equeue.control_and"(%657, %done_379) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_380 = "equeue.launch"(%646, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %659 = "equeue.control_and"(%658, %done_380) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_381 = "equeue.launch"(%646, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %660 = "equeue.control_and"(%659, %done_381) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%660) : (!equeue.signal) -> ()
      %661 = "equeue.control_start"() : () -> !equeue.signal
      %662 = "equeue.memcpy"(%661, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%662) : (!equeue.signal) -> ()
      %663 = "equeue.control_start"() : () -> !equeue.signal
      %done_382 = "equeue.launch"(%663, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_383 = "equeue.launch"(%663, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %664 = "equeue.control_and"(%done_382, %done_383) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_384 = "equeue.launch"(%663, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %665 = "equeue.control_and"(%664, %done_384) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_385 = "equeue.launch"(%663, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %666 = "equeue.control_and"(%665, %done_385) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_386 = "equeue.launch"(%663, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %667 = "equeue.control_and"(%666, %done_386) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_387 = "equeue.launch"(%663, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %668 = "equeue.control_and"(%667, %done_387) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_388 = "equeue.launch"(%663, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %669 = "equeue.control_and"(%668, %done_388) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_389 = "equeue.launch"(%663, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %670 = "equeue.control_and"(%669, %done_389) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_390 = "equeue.launch"(%663, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %671 = "equeue.control_and"(%670, %done_390) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_391 = "equeue.launch"(%663, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %672 = "equeue.control_and"(%671, %done_391) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_392 = "equeue.launch"(%663, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %673 = "equeue.control_and"(%672, %done_392) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_393 = "equeue.launch"(%663, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %674 = "equeue.control_and"(%673, %done_393) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_394 = "equeue.launch"(%663, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %675 = "equeue.control_and"(%674, %done_394) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_395 = "equeue.launch"(%663, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %676 = "equeue.control_and"(%675, %done_395) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_396 = "equeue.launch"(%663, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %677 = "equeue.control_and"(%676, %done_396) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%677) : (!equeue.signal) -> ()
      %678 = "equeue.control_start"() : () -> !equeue.signal
      %679 = "equeue.memcpy"(%678, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%679) : (!equeue.signal) -> ()
      %680 = "equeue.control_start"() : () -> !equeue.signal
      %done_397 = "equeue.launch"(%680, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_398 = "equeue.launch"(%680, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %681 = "equeue.control_and"(%done_397, %done_398) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_399 = "equeue.launch"(%680, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %682 = "equeue.control_and"(%681, %done_399) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_400 = "equeue.launch"(%680, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %683 = "equeue.control_and"(%682, %done_400) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_401 = "equeue.launch"(%680, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %684 = "equeue.control_and"(%683, %done_401) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_402 = "equeue.launch"(%680, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %685 = "equeue.control_and"(%684, %done_402) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_403 = "equeue.launch"(%680, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %686 = "equeue.control_and"(%685, %done_403) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_404 = "equeue.launch"(%680, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %687 = "equeue.control_and"(%686, %done_404) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_405 = "equeue.launch"(%680, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %688 = "equeue.control_and"(%687, %done_405) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_406 = "equeue.launch"(%680, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %689 = "equeue.control_and"(%688, %done_406) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_407 = "equeue.launch"(%680, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %690 = "equeue.control_and"(%689, %done_407) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_408 = "equeue.launch"(%680, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %691 = "equeue.control_and"(%690, %done_408) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_409 = "equeue.launch"(%680, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %692 = "equeue.control_and"(%691, %done_409) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_410 = "equeue.launch"(%680, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %693 = "equeue.control_and"(%692, %done_410) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_411 = "equeue.launch"(%680, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %694 = "equeue.control_and"(%693, %done_411) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%694) : (!equeue.signal) -> ()
      %695 = "equeue.control_start"() : () -> !equeue.signal
      %696 = "equeue.memcpy"(%695, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%696) : (!equeue.signal) -> ()
      %697 = "equeue.control_start"() : () -> !equeue.signal
      %done_412 = "equeue.launch"(%697, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_413 = "equeue.launch"(%697, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %698 = "equeue.control_and"(%done_412, %done_413) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_414 = "equeue.launch"(%697, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %699 = "equeue.control_and"(%698, %done_414) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_415 = "equeue.launch"(%697, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %700 = "equeue.control_and"(%699, %done_415) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_416 = "equeue.launch"(%697, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %701 = "equeue.control_and"(%700, %done_416) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_417 = "equeue.launch"(%697, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %702 = "equeue.control_and"(%701, %done_417) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_418 = "equeue.launch"(%697, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %703 = "equeue.control_and"(%702, %done_418) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_419 = "equeue.launch"(%697, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %704 = "equeue.control_and"(%703, %done_419) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_420 = "equeue.launch"(%697, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %705 = "equeue.control_and"(%704, %done_420) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_421 = "equeue.launch"(%697, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %706 = "equeue.control_and"(%705, %done_421) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_422 = "equeue.launch"(%697, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %707 = "equeue.control_and"(%706, %done_422) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_423 = "equeue.launch"(%697, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %708 = "equeue.control_and"(%707, %done_423) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_424 = "equeue.launch"(%697, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %709 = "equeue.control_and"(%708, %done_424) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_425 = "equeue.launch"(%697, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %710 = "equeue.control_and"(%709, %done_425) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_426 = "equeue.launch"(%697, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %711 = "equeue.control_and"(%710, %done_426) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%711) : (!equeue.signal) -> ()
      %712 = "equeue.control_start"() : () -> !equeue.signal
      %713 = "equeue.memcpy"(%712, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%713) : (!equeue.signal) -> ()
      %714 = "equeue.control_start"() : () -> !equeue.signal
      %done_427 = "equeue.launch"(%714, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_428 = "equeue.launch"(%714, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %715 = "equeue.control_and"(%done_427, %done_428) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_429 = "equeue.launch"(%714, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %716 = "equeue.control_and"(%715, %done_429) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_430 = "equeue.launch"(%714, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %717 = "equeue.control_and"(%716, %done_430) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_431 = "equeue.launch"(%714, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %718 = "equeue.control_and"(%717, %done_431) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_432 = "equeue.launch"(%714, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %719 = "equeue.control_and"(%718, %done_432) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_433 = "equeue.launch"(%714, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %720 = "equeue.control_and"(%719, %done_433) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_434 = "equeue.launch"(%714, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %721 = "equeue.control_and"(%720, %done_434) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_435 = "equeue.launch"(%714, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %722 = "equeue.control_and"(%721, %done_435) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_436 = "equeue.launch"(%714, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %723 = "equeue.control_and"(%722, %done_436) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_437 = "equeue.launch"(%714, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %724 = "equeue.control_and"(%723, %done_437) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_438 = "equeue.launch"(%714, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %725 = "equeue.control_and"(%724, %done_438) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_439 = "equeue.launch"(%714, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %726 = "equeue.control_and"(%725, %done_439) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_440 = "equeue.launch"(%714, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %727 = "equeue.control_and"(%726, %done_440) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_441 = "equeue.launch"(%714, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %728 = "equeue.control_and"(%727, %done_441) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%728) : (!equeue.signal) -> ()
      %729 = "equeue.control_start"() : () -> !equeue.signal
      %730 = "equeue.memcpy"(%729, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%730) : (!equeue.signal) -> ()
      %731 = "equeue.control_start"() : () -> !equeue.signal
      %done_442 = "equeue.launch"(%731, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_443 = "equeue.launch"(%731, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %732 = "equeue.control_and"(%done_442, %done_443) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_444 = "equeue.launch"(%731, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %733 = "equeue.control_and"(%732, %done_444) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_445 = "equeue.launch"(%731, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %734 = "equeue.control_and"(%733, %done_445) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_446 = "equeue.launch"(%731, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %735 = "equeue.control_and"(%734, %done_446) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_447 = "equeue.launch"(%731, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %736 = "equeue.control_and"(%735, %done_447) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_448 = "equeue.launch"(%731, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %737 = "equeue.control_and"(%736, %done_448) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_449 = "equeue.launch"(%731, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %738 = "equeue.control_and"(%737, %done_449) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_450 = "equeue.launch"(%731, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %739 = "equeue.control_and"(%738, %done_450) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_451 = "equeue.launch"(%731, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %740 = "equeue.control_and"(%739, %done_451) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_452 = "equeue.launch"(%731, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %741 = "equeue.control_and"(%740, %done_452) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_453 = "equeue.launch"(%731, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %742 = "equeue.control_and"(%741, %done_453) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_454 = "equeue.launch"(%731, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %743 = "equeue.control_and"(%742, %done_454) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_455 = "equeue.launch"(%731, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %744 = "equeue.control_and"(%743, %done_455) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_456 = "equeue.launch"(%731, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %745 = "equeue.control_and"(%744, %done_456) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%745) : (!equeue.signal) -> ()
      %746 = "equeue.control_start"() : () -> !equeue.signal
      %747 = "equeue.memcpy"(%746, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%747) : (!equeue.signal) -> ()
      %748 = "equeue.control_start"() : () -> !equeue.signal
      %done_457 = "equeue.launch"(%748, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_458 = "equeue.launch"(%748, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %749 = "equeue.control_and"(%done_457, %done_458) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_459 = "equeue.launch"(%748, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %750 = "equeue.control_and"(%749, %done_459) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_460 = "equeue.launch"(%748, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %751 = "equeue.control_and"(%750, %done_460) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_461 = "equeue.launch"(%748, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %752 = "equeue.control_and"(%751, %done_461) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_462 = "equeue.launch"(%748, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %753 = "equeue.control_and"(%752, %done_462) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_463 = "equeue.launch"(%748, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %754 = "equeue.control_and"(%753, %done_463) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_464 = "equeue.launch"(%748, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %755 = "equeue.control_and"(%754, %done_464) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_465 = "equeue.launch"(%748, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %756 = "equeue.control_and"(%755, %done_465) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_466 = "equeue.launch"(%748, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %757 = "equeue.control_and"(%756, %done_466) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_467 = "equeue.launch"(%748, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %758 = "equeue.control_and"(%757, %done_467) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_468 = "equeue.launch"(%748, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %759 = "equeue.control_and"(%758, %done_468) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_469 = "equeue.launch"(%748, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %760 = "equeue.control_and"(%759, %done_469) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_470 = "equeue.launch"(%748, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %761 = "equeue.control_and"(%760, %done_470) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_471 = "equeue.launch"(%748, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %762 = "equeue.control_and"(%761, %done_471) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%762) : (!equeue.signal) -> ()
      %763 = "equeue.control_start"() : () -> !equeue.signal
      %764 = "equeue.memcpy"(%763, %121, %129, %102, %c0_303) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%764) : (!equeue.signal) -> ()
      %765 = "equeue.control_start"() : () -> !equeue.signal
      %done_472 = "equeue.launch"(%765, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_473 = "equeue.launch"(%765, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %766 = "equeue.control_and"(%done_472, %done_473) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_474 = "equeue.launch"(%765, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %767 = "equeue.control_and"(%766, %done_474) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_475 = "equeue.launch"(%765, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %768 = "equeue.control_and"(%767, %done_475) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_476 = "equeue.launch"(%765, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %769 = "equeue.control_and"(%768, %done_476) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_477 = "equeue.launch"(%765, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %770 = "equeue.control_and"(%769, %done_477) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_478 = "equeue.launch"(%765, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %771 = "equeue.control_and"(%770, %done_478) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_479 = "equeue.launch"(%765, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %772 = "equeue.control_and"(%771, %done_479) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_480 = "equeue.launch"(%765, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %773 = "equeue.control_and"(%772, %done_480) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_481 = "equeue.launch"(%765, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %774 = "equeue.control_and"(%773, %done_481) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_482 = "equeue.launch"(%765, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %775 = "equeue.control_and"(%774, %done_482) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_483 = "equeue.launch"(%765, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %776 = "equeue.control_and"(%775, %done_483) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_484 = "equeue.launch"(%765, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %777 = "equeue.control_and"(%776, %done_484) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_485 = "equeue.launch"(%765, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %778 = "equeue.control_and"(%777, %done_485) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_486 = "equeue.launch"(%765, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %779 = "equeue.control_and"(%778, %done_486) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%779) : (!equeue.signal) -> ()
      %780 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%780) : (!equeue.signal) -> ()
      %781 = "equeue.control_start"() : () -> !equeue.signal
      %done_487 = "equeue.launch"(%781, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_488 = "equeue.launch"(%781, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %782 = "equeue.control_and"(%done_487, %done_488) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_489 = "equeue.launch"(%781, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %783 = "equeue.control_and"(%782, %done_489) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_490 = "equeue.launch"(%781, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %784 = "equeue.control_and"(%783, %done_490) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_491 = "equeue.launch"(%781, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %785 = "equeue.control_and"(%784, %done_491) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_492 = "equeue.launch"(%781, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %786 = "equeue.control_and"(%785, %done_492) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_493 = "equeue.launch"(%781, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %787 = "equeue.control_and"(%786, %done_493) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_494 = "equeue.launch"(%781, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %788 = "equeue.control_and"(%787, %done_494) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_495 = "equeue.launch"(%781, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %789 = "equeue.control_and"(%788, %done_495) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_496 = "equeue.launch"(%781, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %790 = "equeue.control_and"(%789, %done_496) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_497 = "equeue.launch"(%781, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %791 = "equeue.control_and"(%790, %done_497) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_498 = "equeue.launch"(%781, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %792 = "equeue.control_and"(%791, %done_498) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_499 = "equeue.launch"(%781, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %793 = "equeue.control_and"(%792, %done_499) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_500 = "equeue.launch"(%781, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %794 = "equeue.control_and"(%793, %done_500) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_501 = "equeue.launch"(%781, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %795 = "equeue.control_and"(%794, %done_501) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%795) : (!equeue.signal) -> ()
      %796 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%796) : (!equeue.signal) -> ()
      %797 = "equeue.control_start"() : () -> !equeue.signal
      %done_502 = "equeue.launch"(%797, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_503 = "equeue.launch"(%797, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %798 = "equeue.control_and"(%done_502, %done_503) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_504 = "equeue.launch"(%797, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %799 = "equeue.control_and"(%798, %done_504) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_505 = "equeue.launch"(%797, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %800 = "equeue.control_and"(%799, %done_505) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_506 = "equeue.launch"(%797, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %801 = "equeue.control_and"(%800, %done_506) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_507 = "equeue.launch"(%797, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %802 = "equeue.control_and"(%801, %done_507) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_508 = "equeue.launch"(%797, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %803 = "equeue.control_and"(%802, %done_508) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_509 = "equeue.launch"(%797, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %804 = "equeue.control_and"(%803, %done_509) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_510 = "equeue.launch"(%797, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %805 = "equeue.control_and"(%804, %done_510) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_511 = "equeue.launch"(%797, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %806 = "equeue.control_and"(%805, %done_511) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_512 = "equeue.launch"(%797, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %807 = "equeue.control_and"(%806, %done_512) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_513 = "equeue.launch"(%797, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %808 = "equeue.control_and"(%807, %done_513) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_514 = "equeue.launch"(%797, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %809 = "equeue.control_and"(%808, %done_514) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_515 = "equeue.launch"(%797, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %810 = "equeue.control_and"(%809, %done_515) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_516 = "equeue.launch"(%797, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %811 = "equeue.control_and"(%810, %done_516) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%811) : (!equeue.signal) -> ()
      %812 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%812) : (!equeue.signal) -> ()
      %813 = "equeue.control_start"() : () -> !equeue.signal
      %done_517 = "equeue.launch"(%813, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_518 = "equeue.launch"(%813, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %814 = "equeue.control_and"(%done_517, %done_518) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_519 = "equeue.launch"(%813, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %815 = "equeue.control_and"(%814, %done_519) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_520 = "equeue.launch"(%813, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %816 = "equeue.control_and"(%815, %done_520) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_521 = "equeue.launch"(%813, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %817 = "equeue.control_and"(%816, %done_521) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_522 = "equeue.launch"(%813, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %818 = "equeue.control_and"(%817, %done_522) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_523 = "equeue.launch"(%813, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %819 = "equeue.control_and"(%818, %done_523) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_524 = "equeue.launch"(%813, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %820 = "equeue.control_and"(%819, %done_524) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_525 = "equeue.launch"(%813, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %821 = "equeue.control_and"(%820, %done_525) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_526 = "equeue.launch"(%813, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %822 = "equeue.control_and"(%821, %done_526) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_527 = "equeue.launch"(%813, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %823 = "equeue.control_and"(%822, %done_527) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_528 = "equeue.launch"(%813, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %824 = "equeue.control_and"(%823, %done_528) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_529 = "equeue.launch"(%813, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %825 = "equeue.control_and"(%824, %done_529) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_530 = "equeue.launch"(%813, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %826 = "equeue.control_and"(%825, %done_530) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_531 = "equeue.launch"(%813, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %827 = "equeue.control_and"(%826, %done_531) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%827) : (!equeue.signal) -> ()
      %828 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%828) : (!equeue.signal) -> ()
      %829 = "equeue.control_start"() : () -> !equeue.signal
      %done_532 = "equeue.launch"(%829, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_533 = "equeue.launch"(%829, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %830 = "equeue.control_and"(%done_532, %done_533) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_534 = "equeue.launch"(%829, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %831 = "equeue.control_and"(%830, %done_534) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_535 = "equeue.launch"(%829, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %832 = "equeue.control_and"(%831, %done_535) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_536 = "equeue.launch"(%829, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %833 = "equeue.control_and"(%832, %done_536) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_537 = "equeue.launch"(%829, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %834 = "equeue.control_and"(%833, %done_537) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_538 = "equeue.launch"(%829, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %835 = "equeue.control_and"(%834, %done_538) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_539 = "equeue.launch"(%829, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %836 = "equeue.control_and"(%835, %done_539) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_540 = "equeue.launch"(%829, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %837 = "equeue.control_and"(%836, %done_540) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_541 = "equeue.launch"(%829, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %838 = "equeue.control_and"(%837, %done_541) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_542 = "equeue.launch"(%829, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %839 = "equeue.control_and"(%838, %done_542) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_543 = "equeue.launch"(%829, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %840 = "equeue.control_and"(%839, %done_543) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_544 = "equeue.launch"(%829, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %841 = "equeue.control_and"(%840, %done_544) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_545 = "equeue.launch"(%829, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %842 = "equeue.control_and"(%841, %done_545) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_546 = "equeue.launch"(%829, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %843 = "equeue.control_and"(%842, %done_546) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%843) : (!equeue.signal) -> ()
      %844 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%844) : (!equeue.signal) -> ()
      %845 = "equeue.control_start"() : () -> !equeue.signal
      %done_547 = "equeue.launch"(%845, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_548 = "equeue.launch"(%845, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %846 = "equeue.control_and"(%done_547, %done_548) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_549 = "equeue.launch"(%845, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %847 = "equeue.control_and"(%846, %done_549) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_550 = "equeue.launch"(%845, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %848 = "equeue.control_and"(%847, %done_550) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_551 = "equeue.launch"(%845, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %849 = "equeue.control_and"(%848, %done_551) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_552 = "equeue.launch"(%845, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %850 = "equeue.control_and"(%849, %done_552) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_553 = "equeue.launch"(%845, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %851 = "equeue.control_and"(%850, %done_553) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_554 = "equeue.launch"(%845, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %852 = "equeue.control_and"(%851, %done_554) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_555 = "equeue.launch"(%845, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %853 = "equeue.control_and"(%852, %done_555) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_556 = "equeue.launch"(%845, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %854 = "equeue.control_and"(%853, %done_556) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_557 = "equeue.launch"(%845, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %855 = "equeue.control_and"(%854, %done_557) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_558 = "equeue.launch"(%845, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %856 = "equeue.control_and"(%855, %done_558) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_559 = "equeue.launch"(%845, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %857 = "equeue.control_and"(%856, %done_559) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_560 = "equeue.launch"(%845, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %858 = "equeue.control_and"(%857, %done_560) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_561 = "equeue.launch"(%845, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %859 = "equeue.control_and"(%858, %done_561) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%859) : (!equeue.signal) -> ()
      %860 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%860) : (!equeue.signal) -> ()
      %861 = "equeue.control_start"() : () -> !equeue.signal
      %done_562 = "equeue.launch"(%861, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_563 = "equeue.launch"(%861, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %862 = "equeue.control_and"(%done_562, %done_563) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_564 = "equeue.launch"(%861, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %863 = "equeue.control_and"(%862, %done_564) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_565 = "equeue.launch"(%861, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %864 = "equeue.control_and"(%863, %done_565) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_566 = "equeue.launch"(%861, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %865 = "equeue.control_and"(%864, %done_566) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_567 = "equeue.launch"(%861, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %866 = "equeue.control_and"(%865, %done_567) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_568 = "equeue.launch"(%861, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %867 = "equeue.control_and"(%866, %done_568) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_569 = "equeue.launch"(%861, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %868 = "equeue.control_and"(%867, %done_569) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_570 = "equeue.launch"(%861, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %869 = "equeue.control_and"(%868, %done_570) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_571 = "equeue.launch"(%861, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %870 = "equeue.control_and"(%869, %done_571) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_572 = "equeue.launch"(%861, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %871 = "equeue.control_and"(%870, %done_572) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_573 = "equeue.launch"(%861, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %872 = "equeue.control_and"(%871, %done_573) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_574 = "equeue.launch"(%861, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %873 = "equeue.control_and"(%872, %done_574) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_575 = "equeue.launch"(%861, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %874 = "equeue.control_and"(%873, %done_575) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_576 = "equeue.launch"(%861, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %875 = "equeue.control_and"(%874, %done_576) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%875) : (!equeue.signal) -> ()
      %876 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%876) : (!equeue.signal) -> ()
      %877 = "equeue.control_start"() : () -> !equeue.signal
      %done_577 = "equeue.launch"(%877, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_578 = "equeue.launch"(%877, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %878 = "equeue.control_and"(%done_577, %done_578) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_579 = "equeue.launch"(%877, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %879 = "equeue.control_and"(%878, %done_579) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_580 = "equeue.launch"(%877, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %880 = "equeue.control_and"(%879, %done_580) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_581 = "equeue.launch"(%877, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %881 = "equeue.control_and"(%880, %done_581) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_582 = "equeue.launch"(%877, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %882 = "equeue.control_and"(%881, %done_582) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_583 = "equeue.launch"(%877, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %883 = "equeue.control_and"(%882, %done_583) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_584 = "equeue.launch"(%877, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %884 = "equeue.control_and"(%883, %done_584) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_585 = "equeue.launch"(%877, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %885 = "equeue.control_and"(%884, %done_585) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_586 = "equeue.launch"(%877, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %886 = "equeue.control_and"(%885, %done_586) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_587 = "equeue.launch"(%877, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %887 = "equeue.control_and"(%886, %done_587) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_588 = "equeue.launch"(%877, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %888 = "equeue.control_and"(%887, %done_588) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_589 = "equeue.launch"(%877, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %889 = "equeue.control_and"(%888, %done_589) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_590 = "equeue.launch"(%877, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %890 = "equeue.control_and"(%889, %done_590) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_591 = "equeue.launch"(%877, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %891 = "equeue.control_and"(%890, %done_591) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%891) : (!equeue.signal) -> ()
      %892 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%892) : (!equeue.signal) -> ()
      %893 = "equeue.control_start"() : () -> !equeue.signal
      %done_592 = "equeue.launch"(%893, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_593 = "equeue.launch"(%893, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %894 = "equeue.control_and"(%done_592, %done_593) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_594 = "equeue.launch"(%893, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %895 = "equeue.control_and"(%894, %done_594) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_595 = "equeue.launch"(%893, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %896 = "equeue.control_and"(%895, %done_595) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_596 = "equeue.launch"(%893, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %897 = "equeue.control_and"(%896, %done_596) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_597 = "equeue.launch"(%893, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %898 = "equeue.control_and"(%897, %done_597) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_598 = "equeue.launch"(%893, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %899 = "equeue.control_and"(%898, %done_598) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_599 = "equeue.launch"(%893, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %900 = "equeue.control_and"(%899, %done_599) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_600 = "equeue.launch"(%893, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %901 = "equeue.control_and"(%900, %done_600) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_601 = "equeue.launch"(%893, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %902 = "equeue.control_and"(%901, %done_601) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_602 = "equeue.launch"(%893, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %903 = "equeue.control_and"(%902, %done_602) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_603 = "equeue.launch"(%893, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %904 = "equeue.control_and"(%903, %done_603) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_604 = "equeue.launch"(%893, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %905 = "equeue.control_and"(%904, %done_604) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_605 = "equeue.launch"(%893, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %906 = "equeue.control_and"(%905, %done_605) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_606 = "equeue.launch"(%893, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %907 = "equeue.control_and"(%906, %done_606) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%907) : (!equeue.signal) -> ()
      %c0_607 = constant 0 : index
      %908 = "equeue.control_start"() : () -> !equeue.signal
      %909 = "equeue.memcpy"(%908, %122, %127, %111, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_608 = "equeue.launch"(%909, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_609 = "equeue.launch"(%909, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_610 = "equeue.launch"(%909, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_611 = "equeue.launch"(%909, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %910 = "equeue.control_and"(%done_611, %909) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %911 = "equeue.memcpy"(%908, %122, %133, %113, %c0_607) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_612 = "equeue.launch"(%911, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_613 = "equeue.launch"(%911, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_614 = "equeue.launch"(%911, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_615 = "equeue.launch"(%911, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %912 = "equeue.control_and"(%911, %910, %done_615) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %913 = "equeue.memcpy"(%908, %122, %139, %115, %c0_607) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_616 = "equeue.launch"(%913, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_617 = "equeue.launch"(%913, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_618 = "equeue.launch"(%913, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_619 = "equeue.launch"(%913, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %914 = "equeue.control_and"(%913, %912, %done_619) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%914) : (!equeue.signal) -> ()
      %915 = "equeue.control_start"() : () -> !equeue.signal
      %916 = "equeue.memcpy"(%915, %122, %127, %111, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_620 = "equeue.launch"(%916, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_621 = "equeue.launch"(%916, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_622 = "equeue.launch"(%916, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_623 = "equeue.launch"(%916, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %917 = "equeue.control_and"(%done_623, %916) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %918 = "equeue.memcpy"(%915, %122, %133, %113, %c0_607) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_624 = "equeue.launch"(%918, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_625 = "equeue.launch"(%918, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_626 = "equeue.launch"(%918, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_627 = "equeue.launch"(%918, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %919 = "equeue.control_and"(%918, %917, %done_627) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %920 = "equeue.memcpy"(%915, %122, %139, %115, %c0_607) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_628 = "equeue.launch"(%920, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_629 = "equeue.launch"(%920, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_630 = "equeue.launch"(%920, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_631 = "equeue.launch"(%920, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %921 = "equeue.control_and"(%920, %919, %done_631) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%921) : (!equeue.signal) -> ()
      %922 = "equeue.control_start"() : () -> !equeue.signal
      %923 = "equeue.memcpy"(%922, %122, %127, %111, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_632 = "equeue.launch"(%923, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_633 = "equeue.launch"(%923, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_634 = "equeue.launch"(%923, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_635 = "equeue.launch"(%923, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %924 = "equeue.control_and"(%done_635, %923) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %925 = "equeue.memcpy"(%922, %122, %133, %113, %c0_607) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_636 = "equeue.launch"(%925, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_637 = "equeue.launch"(%925, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_638 = "equeue.launch"(%925, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_639 = "equeue.launch"(%925, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %926 = "equeue.control_and"(%925, %924, %done_639) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %927 = "equeue.memcpy"(%922, %122, %139, %115, %c0_607) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_640 = "equeue.launch"(%927, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_641 = "equeue.launch"(%927, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_642 = "equeue.launch"(%927, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_643 = "equeue.launch"(%927, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %928 = "equeue.control_and"(%927, %926, %done_643) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%928) : (!equeue.signal) -> ()
      %929 = "equeue.control_start"() : () -> !equeue.signal
      %930 = "equeue.memcpy"(%929, %122, %127, %111, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_644 = "equeue.launch"(%930, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_645 = "equeue.launch"(%930, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_646 = "equeue.launch"(%930, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_647 = "equeue.launch"(%930, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %931 = "equeue.control_and"(%done_647, %930) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %932 = "equeue.memcpy"(%929, %122, %133, %113, %c0_607) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_648 = "equeue.launch"(%932, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_649 = "equeue.launch"(%932, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_650 = "equeue.launch"(%932, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_651 = "equeue.launch"(%932, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %933 = "equeue.control_and"(%932, %931, %done_651) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %934 = "equeue.memcpy"(%929, %122, %139, %115, %c0_607) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_652 = "equeue.launch"(%934, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_653 = "equeue.launch"(%934, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_654 = "equeue.launch"(%934, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_655 = "equeue.launch"(%934, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %935 = "equeue.control_and"(%934, %933, %done_655) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%935) : (!equeue.signal) -> ()
      %936 = "equeue.control_start"() : () -> !equeue.signal
      %937 = "equeue.memcpy"(%936, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %938 = "equeue.memcpy"(%936, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %939 = "equeue.control_and"(%937, %938) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %940 = "equeue.memcpy"(%936, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %941 = "equeue.control_and"(%939, %940) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %942 = "equeue.memcpy"(%936, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %943 = "equeue.control_and"(%941, %942) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %944 = "equeue.memcpy"(%936, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %945 = "equeue.control_and"(%943, %944) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%945) : (!equeue.signal) -> ()
      %946 = "equeue.control_start"() : () -> !equeue.signal
      %done_656 = "equeue.launch"(%946, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_657 = "equeue.launch"(%946, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %947 = "equeue.control_and"(%done_656, %done_657) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_658 = "equeue.launch"(%946, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %948 = "equeue.control_and"(%947, %done_658) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_659 = "equeue.launch"(%946, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %949 = "equeue.control_and"(%948, %done_659) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_660 = "equeue.launch"(%946, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %950 = "equeue.control_and"(%949, %done_660) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_661 = "equeue.launch"(%946, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %951 = "equeue.control_and"(%950, %done_661) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_662 = "equeue.launch"(%946, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %952 = "equeue.control_and"(%951, %done_662) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_663 = "equeue.launch"(%946, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %953 = "equeue.control_and"(%952, %done_663) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_664 = "equeue.launch"(%946, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %954 = "equeue.control_and"(%953, %done_664) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_665 = "equeue.launch"(%946, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %955 = "equeue.control_and"(%954, %done_665) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_666 = "equeue.launch"(%946, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %956 = "equeue.control_and"(%955, %done_666) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_667 = "equeue.launch"(%946, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %957 = "equeue.control_and"(%956, %done_667) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_668 = "equeue.launch"(%946, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %958 = "equeue.control_and"(%957, %done_668) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_669 = "equeue.launch"(%946, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %959 = "equeue.control_and"(%958, %done_669) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_670 = "equeue.launch"(%946, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %960 = "equeue.control_and"(%959, %done_670) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%960) : (!equeue.signal) -> ()
      %961 = "equeue.control_start"() : () -> !equeue.signal
      %962 = "equeue.memcpy"(%961, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%962) : (!equeue.signal) -> ()
      %963 = "equeue.control_start"() : () -> !equeue.signal
      %done_671 = "equeue.launch"(%963, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_672 = "equeue.launch"(%963, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %964 = "equeue.control_and"(%done_671, %done_672) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_673 = "equeue.launch"(%963, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %965 = "equeue.control_and"(%964, %done_673) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_674 = "equeue.launch"(%963, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %966 = "equeue.control_and"(%965, %done_674) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_675 = "equeue.launch"(%963, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %967 = "equeue.control_and"(%966, %done_675) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_676 = "equeue.launch"(%963, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %968 = "equeue.control_and"(%967, %done_676) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_677 = "equeue.launch"(%963, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %969 = "equeue.control_and"(%968, %done_677) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_678 = "equeue.launch"(%963, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %970 = "equeue.control_and"(%969, %done_678) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_679 = "equeue.launch"(%963, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %971 = "equeue.control_and"(%970, %done_679) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_680 = "equeue.launch"(%963, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %972 = "equeue.control_and"(%971, %done_680) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_681 = "equeue.launch"(%963, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %973 = "equeue.control_and"(%972, %done_681) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_682 = "equeue.launch"(%963, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %974 = "equeue.control_and"(%973, %done_682) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_683 = "equeue.launch"(%963, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %975 = "equeue.control_and"(%974, %done_683) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_684 = "equeue.launch"(%963, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %976 = "equeue.control_and"(%975, %done_684) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_685 = "equeue.launch"(%963, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %977 = "equeue.control_and"(%976, %done_685) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%977) : (!equeue.signal) -> ()
      %978 = "equeue.control_start"() : () -> !equeue.signal
      %979 = "equeue.memcpy"(%978, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%979) : (!equeue.signal) -> ()
      %980 = "equeue.control_start"() : () -> !equeue.signal
      %done_686 = "equeue.launch"(%980, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_687 = "equeue.launch"(%980, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %981 = "equeue.control_and"(%done_686, %done_687) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_688 = "equeue.launch"(%980, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %982 = "equeue.control_and"(%981, %done_688) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_689 = "equeue.launch"(%980, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %983 = "equeue.control_and"(%982, %done_689) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_690 = "equeue.launch"(%980, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %984 = "equeue.control_and"(%983, %done_690) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_691 = "equeue.launch"(%980, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %985 = "equeue.control_and"(%984, %done_691) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_692 = "equeue.launch"(%980, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %986 = "equeue.control_and"(%985, %done_692) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_693 = "equeue.launch"(%980, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %987 = "equeue.control_and"(%986, %done_693) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_694 = "equeue.launch"(%980, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %988 = "equeue.control_and"(%987, %done_694) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_695 = "equeue.launch"(%980, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %989 = "equeue.control_and"(%988, %done_695) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_696 = "equeue.launch"(%980, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %990 = "equeue.control_and"(%989, %done_696) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_697 = "equeue.launch"(%980, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %991 = "equeue.control_and"(%990, %done_697) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_698 = "equeue.launch"(%980, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %992 = "equeue.control_and"(%991, %done_698) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_699 = "equeue.launch"(%980, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %993 = "equeue.control_and"(%992, %done_699) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_700 = "equeue.launch"(%980, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %994 = "equeue.control_and"(%993, %done_700) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%994) : (!equeue.signal) -> ()
      %995 = "equeue.control_start"() : () -> !equeue.signal
      %996 = "equeue.memcpy"(%995, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%996) : (!equeue.signal) -> ()
      %997 = "equeue.control_start"() : () -> !equeue.signal
      %done_701 = "equeue.launch"(%997, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_702 = "equeue.launch"(%997, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %998 = "equeue.control_and"(%done_701, %done_702) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_703 = "equeue.launch"(%997, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %999 = "equeue.control_and"(%998, %done_703) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_704 = "equeue.launch"(%997, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1000 = "equeue.control_and"(%999, %done_704) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_705 = "equeue.launch"(%997, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1001 = "equeue.control_and"(%1000, %done_705) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_706 = "equeue.launch"(%997, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1002 = "equeue.control_and"(%1001, %done_706) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_707 = "equeue.launch"(%997, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1003 = "equeue.control_and"(%1002, %done_707) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_708 = "equeue.launch"(%997, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1004 = "equeue.control_and"(%1003, %done_708) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_709 = "equeue.launch"(%997, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1005 = "equeue.control_and"(%1004, %done_709) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_710 = "equeue.launch"(%997, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1006 = "equeue.control_and"(%1005, %done_710) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_711 = "equeue.launch"(%997, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1007 = "equeue.control_and"(%1006, %done_711) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_712 = "equeue.launch"(%997, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1008 = "equeue.control_and"(%1007, %done_712) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_713 = "equeue.launch"(%997, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1009 = "equeue.control_and"(%1008, %done_713) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_714 = "equeue.launch"(%997, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1010 = "equeue.control_and"(%1009, %done_714) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_715 = "equeue.launch"(%997, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1011 = "equeue.control_and"(%1010, %done_715) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1011) : (!equeue.signal) -> ()
      %1012 = "equeue.control_start"() : () -> !equeue.signal
      %1013 = "equeue.memcpy"(%1012, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1013) : (!equeue.signal) -> ()
      %1014 = "equeue.control_start"() : () -> !equeue.signal
      %done_716 = "equeue.launch"(%1014, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_717 = "equeue.launch"(%1014, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1015 = "equeue.control_and"(%done_716, %done_717) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_718 = "equeue.launch"(%1014, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1016 = "equeue.control_and"(%1015, %done_718) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_719 = "equeue.launch"(%1014, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1017 = "equeue.control_and"(%1016, %done_719) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_720 = "equeue.launch"(%1014, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1018 = "equeue.control_and"(%1017, %done_720) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_721 = "equeue.launch"(%1014, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1019 = "equeue.control_and"(%1018, %done_721) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_722 = "equeue.launch"(%1014, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1020 = "equeue.control_and"(%1019, %done_722) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_723 = "equeue.launch"(%1014, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1021 = "equeue.control_and"(%1020, %done_723) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_724 = "equeue.launch"(%1014, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1022 = "equeue.control_and"(%1021, %done_724) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_725 = "equeue.launch"(%1014, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1023 = "equeue.control_and"(%1022, %done_725) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_726 = "equeue.launch"(%1014, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1024 = "equeue.control_and"(%1023, %done_726) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_727 = "equeue.launch"(%1014, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1025 = "equeue.control_and"(%1024, %done_727) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_728 = "equeue.launch"(%1014, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1026 = "equeue.control_and"(%1025, %done_728) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_729 = "equeue.launch"(%1014, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1027 = "equeue.control_and"(%1026, %done_729) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_730 = "equeue.launch"(%1014, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1028 = "equeue.control_and"(%1027, %done_730) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1028) : (!equeue.signal) -> ()
      %1029 = "equeue.control_start"() : () -> !equeue.signal
      %1030 = "equeue.memcpy"(%1029, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1030) : (!equeue.signal) -> ()
      %1031 = "equeue.control_start"() : () -> !equeue.signal
      %done_731 = "equeue.launch"(%1031, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_732 = "equeue.launch"(%1031, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1032 = "equeue.control_and"(%done_731, %done_732) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_733 = "equeue.launch"(%1031, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1033 = "equeue.control_and"(%1032, %done_733) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_734 = "equeue.launch"(%1031, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1034 = "equeue.control_and"(%1033, %done_734) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_735 = "equeue.launch"(%1031, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1035 = "equeue.control_and"(%1034, %done_735) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_736 = "equeue.launch"(%1031, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1036 = "equeue.control_and"(%1035, %done_736) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_737 = "equeue.launch"(%1031, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1037 = "equeue.control_and"(%1036, %done_737) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_738 = "equeue.launch"(%1031, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1038 = "equeue.control_and"(%1037, %done_738) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_739 = "equeue.launch"(%1031, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1039 = "equeue.control_and"(%1038, %done_739) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_740 = "equeue.launch"(%1031, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1040 = "equeue.control_and"(%1039, %done_740) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_741 = "equeue.launch"(%1031, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1041 = "equeue.control_and"(%1040, %done_741) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_742 = "equeue.launch"(%1031, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1042 = "equeue.control_and"(%1041, %done_742) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_743 = "equeue.launch"(%1031, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1043 = "equeue.control_and"(%1042, %done_743) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_744 = "equeue.launch"(%1031, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1044 = "equeue.control_and"(%1043, %done_744) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_745 = "equeue.launch"(%1031, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1045 = "equeue.control_and"(%1044, %done_745) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1045) : (!equeue.signal) -> ()
      %1046 = "equeue.control_start"() : () -> !equeue.signal
      %1047 = "equeue.memcpy"(%1046, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1047) : (!equeue.signal) -> ()
      %1048 = "equeue.control_start"() : () -> !equeue.signal
      %done_746 = "equeue.launch"(%1048, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_747 = "equeue.launch"(%1048, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1049 = "equeue.control_and"(%done_746, %done_747) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_748 = "equeue.launch"(%1048, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1050 = "equeue.control_and"(%1049, %done_748) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_749 = "equeue.launch"(%1048, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1051 = "equeue.control_and"(%1050, %done_749) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_750 = "equeue.launch"(%1048, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1052 = "equeue.control_and"(%1051, %done_750) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_751 = "equeue.launch"(%1048, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1053 = "equeue.control_and"(%1052, %done_751) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_752 = "equeue.launch"(%1048, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1054 = "equeue.control_and"(%1053, %done_752) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_753 = "equeue.launch"(%1048, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1055 = "equeue.control_and"(%1054, %done_753) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_754 = "equeue.launch"(%1048, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1056 = "equeue.control_and"(%1055, %done_754) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_755 = "equeue.launch"(%1048, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1057 = "equeue.control_and"(%1056, %done_755) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_756 = "equeue.launch"(%1048, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1058 = "equeue.control_and"(%1057, %done_756) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_757 = "equeue.launch"(%1048, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1059 = "equeue.control_and"(%1058, %done_757) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_758 = "equeue.launch"(%1048, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1060 = "equeue.control_and"(%1059, %done_758) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_759 = "equeue.launch"(%1048, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1061 = "equeue.control_and"(%1060, %done_759) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_760 = "equeue.launch"(%1048, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1062 = "equeue.control_and"(%1061, %done_760) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1062) : (!equeue.signal) -> ()
      %1063 = "equeue.control_start"() : () -> !equeue.signal
      %1064 = "equeue.memcpy"(%1063, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1064) : (!equeue.signal) -> ()
      %1065 = "equeue.control_start"() : () -> !equeue.signal
      %done_761 = "equeue.launch"(%1065, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_762 = "equeue.launch"(%1065, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1066 = "equeue.control_and"(%done_761, %done_762) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_763 = "equeue.launch"(%1065, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1067 = "equeue.control_and"(%1066, %done_763) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_764 = "equeue.launch"(%1065, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1068 = "equeue.control_and"(%1067, %done_764) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_765 = "equeue.launch"(%1065, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1069 = "equeue.control_and"(%1068, %done_765) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_766 = "equeue.launch"(%1065, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1070 = "equeue.control_and"(%1069, %done_766) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_767 = "equeue.launch"(%1065, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1071 = "equeue.control_and"(%1070, %done_767) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_768 = "equeue.launch"(%1065, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1072 = "equeue.control_and"(%1071, %done_768) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_769 = "equeue.launch"(%1065, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1073 = "equeue.control_and"(%1072, %done_769) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_770 = "equeue.launch"(%1065, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1074 = "equeue.control_and"(%1073, %done_770) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_771 = "equeue.launch"(%1065, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1075 = "equeue.control_and"(%1074, %done_771) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_772 = "equeue.launch"(%1065, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1076 = "equeue.control_and"(%1075, %done_772) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_773 = "equeue.launch"(%1065, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1077 = "equeue.control_and"(%1076, %done_773) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_774 = "equeue.launch"(%1065, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1078 = "equeue.control_and"(%1077, %done_774) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_775 = "equeue.launch"(%1065, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1079 = "equeue.control_and"(%1078, %done_775) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1079) : (!equeue.signal) -> ()
      %1080 = "equeue.control_start"() : () -> !equeue.signal
      %1081 = "equeue.memcpy"(%1080, %121, %129, %102, %c0_607) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1081) : (!equeue.signal) -> ()
      %1082 = "equeue.control_start"() : () -> !equeue.signal
      %done_776 = "equeue.launch"(%1082, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_777 = "equeue.launch"(%1082, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1083 = "equeue.control_and"(%done_776, %done_777) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_778 = "equeue.launch"(%1082, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1084 = "equeue.control_and"(%1083, %done_778) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_779 = "equeue.launch"(%1082, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1085 = "equeue.control_and"(%1084, %done_779) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_780 = "equeue.launch"(%1082, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1086 = "equeue.control_and"(%1085, %done_780) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_781 = "equeue.launch"(%1082, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1087 = "equeue.control_and"(%1086, %done_781) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_782 = "equeue.launch"(%1082, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1088 = "equeue.control_and"(%1087, %done_782) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_783 = "equeue.launch"(%1082, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1089 = "equeue.control_and"(%1088, %done_783) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_784 = "equeue.launch"(%1082, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1090 = "equeue.control_and"(%1089, %done_784) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_785 = "equeue.launch"(%1082, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1091 = "equeue.control_and"(%1090, %done_785) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_786 = "equeue.launch"(%1082, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1092 = "equeue.control_and"(%1091, %done_786) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_787 = "equeue.launch"(%1082, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1093 = "equeue.control_and"(%1092, %done_787) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_788 = "equeue.launch"(%1082, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1094 = "equeue.control_and"(%1093, %done_788) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_789 = "equeue.launch"(%1082, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1095 = "equeue.control_and"(%1094, %done_789) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_790 = "equeue.launch"(%1082, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1096 = "equeue.control_and"(%1095, %done_790) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1096) : (!equeue.signal) -> ()
      %1097 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1097) : (!equeue.signal) -> ()
      %1098 = "equeue.control_start"() : () -> !equeue.signal
      %done_791 = "equeue.launch"(%1098, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_792 = "equeue.launch"(%1098, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1099 = "equeue.control_and"(%done_791, %done_792) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_793 = "equeue.launch"(%1098, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1100 = "equeue.control_and"(%1099, %done_793) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_794 = "equeue.launch"(%1098, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1101 = "equeue.control_and"(%1100, %done_794) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_795 = "equeue.launch"(%1098, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1102 = "equeue.control_and"(%1101, %done_795) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_796 = "equeue.launch"(%1098, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1103 = "equeue.control_and"(%1102, %done_796) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_797 = "equeue.launch"(%1098, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1104 = "equeue.control_and"(%1103, %done_797) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_798 = "equeue.launch"(%1098, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1105 = "equeue.control_and"(%1104, %done_798) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_799 = "equeue.launch"(%1098, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1106 = "equeue.control_and"(%1105, %done_799) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_800 = "equeue.launch"(%1098, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1107 = "equeue.control_and"(%1106, %done_800) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_801 = "equeue.launch"(%1098, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1108 = "equeue.control_and"(%1107, %done_801) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_802 = "equeue.launch"(%1098, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1109 = "equeue.control_and"(%1108, %done_802) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_803 = "equeue.launch"(%1098, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1110 = "equeue.control_and"(%1109, %done_803) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_804 = "equeue.launch"(%1098, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1111 = "equeue.control_and"(%1110, %done_804) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_805 = "equeue.launch"(%1098, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1112 = "equeue.control_and"(%1111, %done_805) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1112) : (!equeue.signal) -> ()
      %1113 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1113) : (!equeue.signal) -> ()
      %1114 = "equeue.control_start"() : () -> !equeue.signal
      %done_806 = "equeue.launch"(%1114, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_807 = "equeue.launch"(%1114, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1115 = "equeue.control_and"(%done_806, %done_807) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_808 = "equeue.launch"(%1114, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1116 = "equeue.control_and"(%1115, %done_808) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_809 = "equeue.launch"(%1114, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1117 = "equeue.control_and"(%1116, %done_809) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_810 = "equeue.launch"(%1114, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1118 = "equeue.control_and"(%1117, %done_810) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_811 = "equeue.launch"(%1114, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1119 = "equeue.control_and"(%1118, %done_811) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_812 = "equeue.launch"(%1114, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1120 = "equeue.control_and"(%1119, %done_812) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_813 = "equeue.launch"(%1114, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1121 = "equeue.control_and"(%1120, %done_813) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_814 = "equeue.launch"(%1114, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1122 = "equeue.control_and"(%1121, %done_814) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_815 = "equeue.launch"(%1114, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1123 = "equeue.control_and"(%1122, %done_815) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_816 = "equeue.launch"(%1114, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1124 = "equeue.control_and"(%1123, %done_816) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_817 = "equeue.launch"(%1114, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1125 = "equeue.control_and"(%1124, %done_817) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_818 = "equeue.launch"(%1114, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1126 = "equeue.control_and"(%1125, %done_818) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_819 = "equeue.launch"(%1114, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1127 = "equeue.control_and"(%1126, %done_819) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_820 = "equeue.launch"(%1114, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1128 = "equeue.control_and"(%1127, %done_820) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1128) : (!equeue.signal) -> ()
      %1129 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1129) : (!equeue.signal) -> ()
      %1130 = "equeue.control_start"() : () -> !equeue.signal
      %done_821 = "equeue.launch"(%1130, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_822 = "equeue.launch"(%1130, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1131 = "equeue.control_and"(%done_821, %done_822) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_823 = "equeue.launch"(%1130, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1132 = "equeue.control_and"(%1131, %done_823) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_824 = "equeue.launch"(%1130, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1133 = "equeue.control_and"(%1132, %done_824) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_825 = "equeue.launch"(%1130, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1134 = "equeue.control_and"(%1133, %done_825) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_826 = "equeue.launch"(%1130, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1135 = "equeue.control_and"(%1134, %done_826) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_827 = "equeue.launch"(%1130, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1136 = "equeue.control_and"(%1135, %done_827) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_828 = "equeue.launch"(%1130, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1137 = "equeue.control_and"(%1136, %done_828) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_829 = "equeue.launch"(%1130, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1138 = "equeue.control_and"(%1137, %done_829) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_830 = "equeue.launch"(%1130, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1139 = "equeue.control_and"(%1138, %done_830) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_831 = "equeue.launch"(%1130, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1140 = "equeue.control_and"(%1139, %done_831) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_832 = "equeue.launch"(%1130, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1141 = "equeue.control_and"(%1140, %done_832) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_833 = "equeue.launch"(%1130, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1142 = "equeue.control_and"(%1141, %done_833) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_834 = "equeue.launch"(%1130, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1143 = "equeue.control_and"(%1142, %done_834) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_835 = "equeue.launch"(%1130, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1144 = "equeue.control_and"(%1143, %done_835) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1144) : (!equeue.signal) -> ()
      %1145 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1145) : (!equeue.signal) -> ()
      %1146 = "equeue.control_start"() : () -> !equeue.signal
      %done_836 = "equeue.launch"(%1146, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_837 = "equeue.launch"(%1146, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1147 = "equeue.control_and"(%done_836, %done_837) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_838 = "equeue.launch"(%1146, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1148 = "equeue.control_and"(%1147, %done_838) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_839 = "equeue.launch"(%1146, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1149 = "equeue.control_and"(%1148, %done_839) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_840 = "equeue.launch"(%1146, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1150 = "equeue.control_and"(%1149, %done_840) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_841 = "equeue.launch"(%1146, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1151 = "equeue.control_and"(%1150, %done_841) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_842 = "equeue.launch"(%1146, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1152 = "equeue.control_and"(%1151, %done_842) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_843 = "equeue.launch"(%1146, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1153 = "equeue.control_and"(%1152, %done_843) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_844 = "equeue.launch"(%1146, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1154 = "equeue.control_and"(%1153, %done_844) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_845 = "equeue.launch"(%1146, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1155 = "equeue.control_and"(%1154, %done_845) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_846 = "equeue.launch"(%1146, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1156 = "equeue.control_and"(%1155, %done_846) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_847 = "equeue.launch"(%1146, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1157 = "equeue.control_and"(%1156, %done_847) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_848 = "equeue.launch"(%1146, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1158 = "equeue.control_and"(%1157, %done_848) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_849 = "equeue.launch"(%1146, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1159 = "equeue.control_and"(%1158, %done_849) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_850 = "equeue.launch"(%1146, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1160 = "equeue.control_and"(%1159, %done_850) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1160) : (!equeue.signal) -> ()
      %1161 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1161) : (!equeue.signal) -> ()
      %1162 = "equeue.control_start"() : () -> !equeue.signal
      %done_851 = "equeue.launch"(%1162, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_852 = "equeue.launch"(%1162, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1163 = "equeue.control_and"(%done_851, %done_852) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_853 = "equeue.launch"(%1162, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1164 = "equeue.control_and"(%1163, %done_853) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_854 = "equeue.launch"(%1162, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1165 = "equeue.control_and"(%1164, %done_854) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_855 = "equeue.launch"(%1162, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1166 = "equeue.control_and"(%1165, %done_855) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_856 = "equeue.launch"(%1162, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1167 = "equeue.control_and"(%1166, %done_856) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_857 = "equeue.launch"(%1162, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1168 = "equeue.control_and"(%1167, %done_857) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_858 = "equeue.launch"(%1162, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1169 = "equeue.control_and"(%1168, %done_858) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_859 = "equeue.launch"(%1162, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1170 = "equeue.control_and"(%1169, %done_859) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_860 = "equeue.launch"(%1162, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1171 = "equeue.control_and"(%1170, %done_860) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_861 = "equeue.launch"(%1162, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1172 = "equeue.control_and"(%1171, %done_861) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_862 = "equeue.launch"(%1162, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1173 = "equeue.control_and"(%1172, %done_862) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_863 = "equeue.launch"(%1162, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1174 = "equeue.control_and"(%1173, %done_863) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_864 = "equeue.launch"(%1162, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1175 = "equeue.control_and"(%1174, %done_864) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_865 = "equeue.launch"(%1162, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1176 = "equeue.control_and"(%1175, %done_865) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1176) : (!equeue.signal) -> ()
      %1177 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1177) : (!equeue.signal) -> ()
      %1178 = "equeue.control_start"() : () -> !equeue.signal
      %done_866 = "equeue.launch"(%1178, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_867 = "equeue.launch"(%1178, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1179 = "equeue.control_and"(%done_866, %done_867) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_868 = "equeue.launch"(%1178, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1180 = "equeue.control_and"(%1179, %done_868) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_869 = "equeue.launch"(%1178, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1181 = "equeue.control_and"(%1180, %done_869) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_870 = "equeue.launch"(%1178, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1182 = "equeue.control_and"(%1181, %done_870) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_871 = "equeue.launch"(%1178, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1183 = "equeue.control_and"(%1182, %done_871) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_872 = "equeue.launch"(%1178, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1184 = "equeue.control_and"(%1183, %done_872) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_873 = "equeue.launch"(%1178, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1185 = "equeue.control_and"(%1184, %done_873) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_874 = "equeue.launch"(%1178, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1186 = "equeue.control_and"(%1185, %done_874) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_875 = "equeue.launch"(%1178, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1187 = "equeue.control_and"(%1186, %done_875) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_876 = "equeue.launch"(%1178, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1188 = "equeue.control_and"(%1187, %done_876) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_877 = "equeue.launch"(%1178, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1189 = "equeue.control_and"(%1188, %done_877) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_878 = "equeue.launch"(%1178, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1190 = "equeue.control_and"(%1189, %done_878) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_879 = "equeue.launch"(%1178, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1191 = "equeue.control_and"(%1190, %done_879) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_880 = "equeue.launch"(%1178, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1192 = "equeue.control_and"(%1191, %done_880) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1192) : (!equeue.signal) -> ()
      %1193 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1193) : (!equeue.signal) -> ()
      %1194 = "equeue.control_start"() : () -> !equeue.signal
      %done_881 = "equeue.launch"(%1194, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_882 = "equeue.launch"(%1194, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1195 = "equeue.control_and"(%done_881, %done_882) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_883 = "equeue.launch"(%1194, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1196 = "equeue.control_and"(%1195, %done_883) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_884 = "equeue.launch"(%1194, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1197 = "equeue.control_and"(%1196, %done_884) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_885 = "equeue.launch"(%1194, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1198 = "equeue.control_and"(%1197, %done_885) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_886 = "equeue.launch"(%1194, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1199 = "equeue.control_and"(%1198, %done_886) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_887 = "equeue.launch"(%1194, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1200 = "equeue.control_and"(%1199, %done_887) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_888 = "equeue.launch"(%1194, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1201 = "equeue.control_and"(%1200, %done_888) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_889 = "equeue.launch"(%1194, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1202 = "equeue.control_and"(%1201, %done_889) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_890 = "equeue.launch"(%1194, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1203 = "equeue.control_and"(%1202, %done_890) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_891 = "equeue.launch"(%1194, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1204 = "equeue.control_and"(%1203, %done_891) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_892 = "equeue.launch"(%1194, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1205 = "equeue.control_and"(%1204, %done_892) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_893 = "equeue.launch"(%1194, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1206 = "equeue.control_and"(%1205, %done_893) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_894 = "equeue.launch"(%1194, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1207 = "equeue.control_and"(%1206, %done_894) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_895 = "equeue.launch"(%1194, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1208 = "equeue.control_and"(%1207, %done_895) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1208) : (!equeue.signal) -> ()
      %1209 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1209) : (!equeue.signal) -> ()
      %1210 = "equeue.control_start"() : () -> !equeue.signal
      %done_896 = "equeue.launch"(%1210, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_897 = "equeue.launch"(%1210, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1211 = "equeue.control_and"(%done_896, %done_897) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_898 = "equeue.launch"(%1210, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1212 = "equeue.control_and"(%1211, %done_898) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_899 = "equeue.launch"(%1210, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1213 = "equeue.control_and"(%1212, %done_899) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_900 = "equeue.launch"(%1210, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1214 = "equeue.control_and"(%1213, %done_900) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_901 = "equeue.launch"(%1210, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1215 = "equeue.control_and"(%1214, %done_901) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_902 = "equeue.launch"(%1210, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1216 = "equeue.control_and"(%1215, %done_902) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_903 = "equeue.launch"(%1210, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1217 = "equeue.control_and"(%1216, %done_903) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_904 = "equeue.launch"(%1210, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1218 = "equeue.control_and"(%1217, %done_904) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_905 = "equeue.launch"(%1210, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1219 = "equeue.control_and"(%1218, %done_905) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_906 = "equeue.launch"(%1210, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1220 = "equeue.control_and"(%1219, %done_906) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_907 = "equeue.launch"(%1210, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1221 = "equeue.control_and"(%1220, %done_907) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_908 = "equeue.launch"(%1210, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1222 = "equeue.control_and"(%1221, %done_908) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_909 = "equeue.launch"(%1210, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1223 = "equeue.control_and"(%1222, %done_909) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_910 = "equeue.launch"(%1210, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1224 = "equeue.control_and"(%1223, %done_910) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1224) : (!equeue.signal) -> ()
      %c0_911 = constant 0 : index
      %1225 = "equeue.control_start"() : () -> !equeue.signal
      %1226 = "equeue.memcpy"(%1225, %122, %127, %111, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_912 = "equeue.launch"(%1226, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_913 = "equeue.launch"(%1226, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_914 = "equeue.launch"(%1226, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_915 = "equeue.launch"(%1226, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1227 = "equeue.control_and"(%done_915, %1226) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1228 = "equeue.memcpy"(%1225, %122, %133, %113, %c0_911) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_916 = "equeue.launch"(%1228, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_917 = "equeue.launch"(%1228, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_918 = "equeue.launch"(%1228, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_919 = "equeue.launch"(%1228, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1229 = "equeue.control_and"(%1228, %1227, %done_919) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1230 = "equeue.memcpy"(%1225, %122, %139, %115, %c0_911) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_920 = "equeue.launch"(%1230, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_921 = "equeue.launch"(%1230, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_922 = "equeue.launch"(%1230, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_923 = "equeue.launch"(%1230, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1231 = "equeue.control_and"(%1230, %1229, %done_923) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1231) : (!equeue.signal) -> ()
      %1232 = "equeue.control_start"() : () -> !equeue.signal
      %1233 = "equeue.memcpy"(%1232, %122, %127, %111, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_924 = "equeue.launch"(%1233, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_925 = "equeue.launch"(%1233, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_926 = "equeue.launch"(%1233, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_927 = "equeue.launch"(%1233, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1234 = "equeue.control_and"(%done_927, %1233) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1235 = "equeue.memcpy"(%1232, %122, %133, %113, %c0_911) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_928 = "equeue.launch"(%1235, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_929 = "equeue.launch"(%1235, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_930 = "equeue.launch"(%1235, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_931 = "equeue.launch"(%1235, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1236 = "equeue.control_and"(%1235, %1234, %done_931) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1237 = "equeue.memcpy"(%1232, %122, %139, %115, %c0_911) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_932 = "equeue.launch"(%1237, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_933 = "equeue.launch"(%1237, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_934 = "equeue.launch"(%1237, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_935 = "equeue.launch"(%1237, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1238 = "equeue.control_and"(%1237, %1236, %done_935) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1238) : (!equeue.signal) -> ()
      %1239 = "equeue.control_start"() : () -> !equeue.signal
      %1240 = "equeue.memcpy"(%1239, %122, %127, %111, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_936 = "equeue.launch"(%1240, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_937 = "equeue.launch"(%1240, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_938 = "equeue.launch"(%1240, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_939 = "equeue.launch"(%1240, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1241 = "equeue.control_and"(%done_939, %1240) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1242 = "equeue.memcpy"(%1239, %122, %133, %113, %c0_911) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_940 = "equeue.launch"(%1242, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_941 = "equeue.launch"(%1242, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_942 = "equeue.launch"(%1242, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_943 = "equeue.launch"(%1242, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1243 = "equeue.control_and"(%1242, %1241, %done_943) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1244 = "equeue.memcpy"(%1239, %122, %139, %115, %c0_911) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_944 = "equeue.launch"(%1244, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_945 = "equeue.launch"(%1244, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_946 = "equeue.launch"(%1244, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_947 = "equeue.launch"(%1244, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1245 = "equeue.control_and"(%1244, %1243, %done_947) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1245) : (!equeue.signal) -> ()
      %1246 = "equeue.control_start"() : () -> !equeue.signal
      %1247 = "equeue.memcpy"(%1246, %122, %127, %111, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_948 = "equeue.launch"(%1247, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_949 = "equeue.launch"(%1247, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_950 = "equeue.launch"(%1247, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_951 = "equeue.launch"(%1247, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1248 = "equeue.control_and"(%done_951, %1247) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1249 = "equeue.memcpy"(%1246, %122, %133, %113, %c0_911) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_952 = "equeue.launch"(%1249, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_953 = "equeue.launch"(%1249, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_954 = "equeue.launch"(%1249, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_955 = "equeue.launch"(%1249, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1250 = "equeue.control_and"(%1249, %1248, %done_955) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1251 = "equeue.memcpy"(%1246, %122, %139, %115, %c0_911) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_956 = "equeue.launch"(%1251, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_957 = "equeue.launch"(%1251, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_958 = "equeue.launch"(%1251, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_959 = "equeue.launch"(%1251, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1252 = "equeue.control_and"(%1251, %1250, %done_959) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1252) : (!equeue.signal) -> ()
      %1253 = "equeue.control_start"() : () -> !equeue.signal
      %1254 = "equeue.memcpy"(%1253, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1255 = "equeue.memcpy"(%1253, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1256 = "equeue.control_and"(%1254, %1255) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1257 = "equeue.memcpy"(%1253, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1258 = "equeue.control_and"(%1256, %1257) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1259 = "equeue.memcpy"(%1253, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1260 = "equeue.control_and"(%1258, %1259) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1261 = "equeue.memcpy"(%1253, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1262 = "equeue.control_and"(%1260, %1261) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1262) : (!equeue.signal) -> ()
      %1263 = "equeue.control_start"() : () -> !equeue.signal
      %done_960 = "equeue.launch"(%1263, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_961 = "equeue.launch"(%1263, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1264 = "equeue.control_and"(%done_960, %done_961) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_962 = "equeue.launch"(%1263, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1265 = "equeue.control_and"(%1264, %done_962) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_963 = "equeue.launch"(%1263, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1266 = "equeue.control_and"(%1265, %done_963) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_964 = "equeue.launch"(%1263, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1267 = "equeue.control_and"(%1266, %done_964) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_965 = "equeue.launch"(%1263, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1268 = "equeue.control_and"(%1267, %done_965) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_966 = "equeue.launch"(%1263, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1269 = "equeue.control_and"(%1268, %done_966) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_967 = "equeue.launch"(%1263, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1270 = "equeue.control_and"(%1269, %done_967) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_968 = "equeue.launch"(%1263, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1271 = "equeue.control_and"(%1270, %done_968) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_969 = "equeue.launch"(%1263, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1272 = "equeue.control_and"(%1271, %done_969) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_970 = "equeue.launch"(%1263, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1273 = "equeue.control_and"(%1272, %done_970) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_971 = "equeue.launch"(%1263, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1274 = "equeue.control_and"(%1273, %done_971) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_972 = "equeue.launch"(%1263, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1275 = "equeue.control_and"(%1274, %done_972) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_973 = "equeue.launch"(%1263, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1276 = "equeue.control_and"(%1275, %done_973) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_974 = "equeue.launch"(%1263, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1277 = "equeue.control_and"(%1276, %done_974) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1277) : (!equeue.signal) -> ()
      %1278 = "equeue.control_start"() : () -> !equeue.signal
      %1279 = "equeue.memcpy"(%1278, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1279) : (!equeue.signal) -> ()
      %1280 = "equeue.control_start"() : () -> !equeue.signal
      %done_975 = "equeue.launch"(%1280, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_976 = "equeue.launch"(%1280, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1281 = "equeue.control_and"(%done_975, %done_976) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_977 = "equeue.launch"(%1280, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1282 = "equeue.control_and"(%1281, %done_977) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_978 = "equeue.launch"(%1280, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1283 = "equeue.control_and"(%1282, %done_978) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_979 = "equeue.launch"(%1280, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1284 = "equeue.control_and"(%1283, %done_979) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_980 = "equeue.launch"(%1280, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1285 = "equeue.control_and"(%1284, %done_980) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_981 = "equeue.launch"(%1280, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1286 = "equeue.control_and"(%1285, %done_981) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_982 = "equeue.launch"(%1280, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1287 = "equeue.control_and"(%1286, %done_982) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_983 = "equeue.launch"(%1280, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1288 = "equeue.control_and"(%1287, %done_983) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_984 = "equeue.launch"(%1280, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1289 = "equeue.control_and"(%1288, %done_984) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_985 = "equeue.launch"(%1280, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1290 = "equeue.control_and"(%1289, %done_985) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_986 = "equeue.launch"(%1280, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1291 = "equeue.control_and"(%1290, %done_986) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_987 = "equeue.launch"(%1280, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1292 = "equeue.control_and"(%1291, %done_987) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_988 = "equeue.launch"(%1280, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1293 = "equeue.control_and"(%1292, %done_988) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_989 = "equeue.launch"(%1280, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1294 = "equeue.control_and"(%1293, %done_989) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1294) : (!equeue.signal) -> ()
      %1295 = "equeue.control_start"() : () -> !equeue.signal
      %1296 = "equeue.memcpy"(%1295, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1296) : (!equeue.signal) -> ()
      %1297 = "equeue.control_start"() : () -> !equeue.signal
      %done_990 = "equeue.launch"(%1297, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_991 = "equeue.launch"(%1297, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1298 = "equeue.control_and"(%done_990, %done_991) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_992 = "equeue.launch"(%1297, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1299 = "equeue.control_and"(%1298, %done_992) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_993 = "equeue.launch"(%1297, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1300 = "equeue.control_and"(%1299, %done_993) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_994 = "equeue.launch"(%1297, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1301 = "equeue.control_and"(%1300, %done_994) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_995 = "equeue.launch"(%1297, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1302 = "equeue.control_and"(%1301, %done_995) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_996 = "equeue.launch"(%1297, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1303 = "equeue.control_and"(%1302, %done_996) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_997 = "equeue.launch"(%1297, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1304 = "equeue.control_and"(%1303, %done_997) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_998 = "equeue.launch"(%1297, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1305 = "equeue.control_and"(%1304, %done_998) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_999 = "equeue.launch"(%1297, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1306 = "equeue.control_and"(%1305, %done_999) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1000 = "equeue.launch"(%1297, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1307 = "equeue.control_and"(%1306, %done_1000) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1001 = "equeue.launch"(%1297, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1308 = "equeue.control_and"(%1307, %done_1001) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1002 = "equeue.launch"(%1297, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1309 = "equeue.control_and"(%1308, %done_1002) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1003 = "equeue.launch"(%1297, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1310 = "equeue.control_and"(%1309, %done_1003) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1004 = "equeue.launch"(%1297, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1311 = "equeue.control_and"(%1310, %done_1004) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1311) : (!equeue.signal) -> ()
      %1312 = "equeue.control_start"() : () -> !equeue.signal
      %1313 = "equeue.memcpy"(%1312, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1313) : (!equeue.signal) -> ()
      %1314 = "equeue.control_start"() : () -> !equeue.signal
      %done_1005 = "equeue.launch"(%1314, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1006 = "equeue.launch"(%1314, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1315 = "equeue.control_and"(%done_1005, %done_1006) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1007 = "equeue.launch"(%1314, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1316 = "equeue.control_and"(%1315, %done_1007) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1008 = "equeue.launch"(%1314, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1317 = "equeue.control_and"(%1316, %done_1008) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1009 = "equeue.launch"(%1314, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1318 = "equeue.control_and"(%1317, %done_1009) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1010 = "equeue.launch"(%1314, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1319 = "equeue.control_and"(%1318, %done_1010) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1011 = "equeue.launch"(%1314, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1320 = "equeue.control_and"(%1319, %done_1011) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1012 = "equeue.launch"(%1314, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1321 = "equeue.control_and"(%1320, %done_1012) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1013 = "equeue.launch"(%1314, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1322 = "equeue.control_and"(%1321, %done_1013) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1014 = "equeue.launch"(%1314, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1323 = "equeue.control_and"(%1322, %done_1014) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1015 = "equeue.launch"(%1314, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1324 = "equeue.control_and"(%1323, %done_1015) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1016 = "equeue.launch"(%1314, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1325 = "equeue.control_and"(%1324, %done_1016) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1017 = "equeue.launch"(%1314, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1326 = "equeue.control_and"(%1325, %done_1017) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1018 = "equeue.launch"(%1314, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1327 = "equeue.control_and"(%1326, %done_1018) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1019 = "equeue.launch"(%1314, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1328 = "equeue.control_and"(%1327, %done_1019) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1328) : (!equeue.signal) -> ()
      %1329 = "equeue.control_start"() : () -> !equeue.signal
      %1330 = "equeue.memcpy"(%1329, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1330) : (!equeue.signal) -> ()
      %1331 = "equeue.control_start"() : () -> !equeue.signal
      %done_1020 = "equeue.launch"(%1331, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1021 = "equeue.launch"(%1331, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1332 = "equeue.control_and"(%done_1020, %done_1021) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1022 = "equeue.launch"(%1331, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1333 = "equeue.control_and"(%1332, %done_1022) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1023 = "equeue.launch"(%1331, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1334 = "equeue.control_and"(%1333, %done_1023) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1024 = "equeue.launch"(%1331, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1335 = "equeue.control_and"(%1334, %done_1024) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1025 = "equeue.launch"(%1331, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1336 = "equeue.control_and"(%1335, %done_1025) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1026 = "equeue.launch"(%1331, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1337 = "equeue.control_and"(%1336, %done_1026) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1027 = "equeue.launch"(%1331, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1338 = "equeue.control_and"(%1337, %done_1027) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1028 = "equeue.launch"(%1331, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1339 = "equeue.control_and"(%1338, %done_1028) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1029 = "equeue.launch"(%1331, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1340 = "equeue.control_and"(%1339, %done_1029) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1030 = "equeue.launch"(%1331, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1341 = "equeue.control_and"(%1340, %done_1030) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1031 = "equeue.launch"(%1331, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1342 = "equeue.control_and"(%1341, %done_1031) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1032 = "equeue.launch"(%1331, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1343 = "equeue.control_and"(%1342, %done_1032) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1033 = "equeue.launch"(%1331, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1344 = "equeue.control_and"(%1343, %done_1033) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1034 = "equeue.launch"(%1331, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1345 = "equeue.control_and"(%1344, %done_1034) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1345) : (!equeue.signal) -> ()
      %1346 = "equeue.control_start"() : () -> !equeue.signal
      %1347 = "equeue.memcpy"(%1346, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1347) : (!equeue.signal) -> ()
      %1348 = "equeue.control_start"() : () -> !equeue.signal
      %done_1035 = "equeue.launch"(%1348, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1036 = "equeue.launch"(%1348, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1349 = "equeue.control_and"(%done_1035, %done_1036) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1037 = "equeue.launch"(%1348, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1350 = "equeue.control_and"(%1349, %done_1037) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1038 = "equeue.launch"(%1348, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1351 = "equeue.control_and"(%1350, %done_1038) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1039 = "equeue.launch"(%1348, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1352 = "equeue.control_and"(%1351, %done_1039) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1040 = "equeue.launch"(%1348, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1353 = "equeue.control_and"(%1352, %done_1040) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1041 = "equeue.launch"(%1348, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1354 = "equeue.control_and"(%1353, %done_1041) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1042 = "equeue.launch"(%1348, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1355 = "equeue.control_and"(%1354, %done_1042) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1043 = "equeue.launch"(%1348, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1356 = "equeue.control_and"(%1355, %done_1043) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1044 = "equeue.launch"(%1348, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1357 = "equeue.control_and"(%1356, %done_1044) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1045 = "equeue.launch"(%1348, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1358 = "equeue.control_and"(%1357, %done_1045) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1046 = "equeue.launch"(%1348, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1359 = "equeue.control_and"(%1358, %done_1046) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1047 = "equeue.launch"(%1348, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1360 = "equeue.control_and"(%1359, %done_1047) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1048 = "equeue.launch"(%1348, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1361 = "equeue.control_and"(%1360, %done_1048) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1049 = "equeue.launch"(%1348, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1362 = "equeue.control_and"(%1361, %done_1049) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1362) : (!equeue.signal) -> ()
      %1363 = "equeue.control_start"() : () -> !equeue.signal
      %1364 = "equeue.memcpy"(%1363, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1364) : (!equeue.signal) -> ()
      %1365 = "equeue.control_start"() : () -> !equeue.signal
      %done_1050 = "equeue.launch"(%1365, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1051 = "equeue.launch"(%1365, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1366 = "equeue.control_and"(%done_1050, %done_1051) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1052 = "equeue.launch"(%1365, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1367 = "equeue.control_and"(%1366, %done_1052) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1053 = "equeue.launch"(%1365, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1368 = "equeue.control_and"(%1367, %done_1053) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1054 = "equeue.launch"(%1365, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1369 = "equeue.control_and"(%1368, %done_1054) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1055 = "equeue.launch"(%1365, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1370 = "equeue.control_and"(%1369, %done_1055) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1056 = "equeue.launch"(%1365, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1371 = "equeue.control_and"(%1370, %done_1056) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1057 = "equeue.launch"(%1365, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1372 = "equeue.control_and"(%1371, %done_1057) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1058 = "equeue.launch"(%1365, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1373 = "equeue.control_and"(%1372, %done_1058) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1059 = "equeue.launch"(%1365, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1374 = "equeue.control_and"(%1373, %done_1059) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1060 = "equeue.launch"(%1365, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1375 = "equeue.control_and"(%1374, %done_1060) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1061 = "equeue.launch"(%1365, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1376 = "equeue.control_and"(%1375, %done_1061) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1062 = "equeue.launch"(%1365, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1377 = "equeue.control_and"(%1376, %done_1062) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1063 = "equeue.launch"(%1365, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1378 = "equeue.control_and"(%1377, %done_1063) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1064 = "equeue.launch"(%1365, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1379 = "equeue.control_and"(%1378, %done_1064) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1379) : (!equeue.signal) -> ()
      %1380 = "equeue.control_start"() : () -> !equeue.signal
      %1381 = "equeue.memcpy"(%1380, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1381) : (!equeue.signal) -> ()
      %1382 = "equeue.control_start"() : () -> !equeue.signal
      %done_1065 = "equeue.launch"(%1382, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1066 = "equeue.launch"(%1382, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1383 = "equeue.control_and"(%done_1065, %done_1066) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1067 = "equeue.launch"(%1382, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1384 = "equeue.control_and"(%1383, %done_1067) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1068 = "equeue.launch"(%1382, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1385 = "equeue.control_and"(%1384, %done_1068) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1069 = "equeue.launch"(%1382, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1386 = "equeue.control_and"(%1385, %done_1069) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1070 = "equeue.launch"(%1382, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1387 = "equeue.control_and"(%1386, %done_1070) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1071 = "equeue.launch"(%1382, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1388 = "equeue.control_and"(%1387, %done_1071) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1072 = "equeue.launch"(%1382, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1389 = "equeue.control_and"(%1388, %done_1072) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1073 = "equeue.launch"(%1382, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1390 = "equeue.control_and"(%1389, %done_1073) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1074 = "equeue.launch"(%1382, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1391 = "equeue.control_and"(%1390, %done_1074) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1075 = "equeue.launch"(%1382, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1392 = "equeue.control_and"(%1391, %done_1075) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1076 = "equeue.launch"(%1382, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1393 = "equeue.control_and"(%1392, %done_1076) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1077 = "equeue.launch"(%1382, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1394 = "equeue.control_and"(%1393, %done_1077) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1078 = "equeue.launch"(%1382, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1395 = "equeue.control_and"(%1394, %done_1078) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1079 = "equeue.launch"(%1382, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1396 = "equeue.control_and"(%1395, %done_1079) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1396) : (!equeue.signal) -> ()
      %1397 = "equeue.control_start"() : () -> !equeue.signal
      %1398 = "equeue.memcpy"(%1397, %121, %129, %102, %c0_911) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1398) : (!equeue.signal) -> ()
      %1399 = "equeue.control_start"() : () -> !equeue.signal
      %done_1080 = "equeue.launch"(%1399, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1081 = "equeue.launch"(%1399, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1400 = "equeue.control_and"(%done_1080, %done_1081) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1082 = "equeue.launch"(%1399, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1401 = "equeue.control_and"(%1400, %done_1082) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1083 = "equeue.launch"(%1399, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1402 = "equeue.control_and"(%1401, %done_1083) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1084 = "equeue.launch"(%1399, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1403 = "equeue.control_and"(%1402, %done_1084) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1085 = "equeue.launch"(%1399, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1404 = "equeue.control_and"(%1403, %done_1085) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1086 = "equeue.launch"(%1399, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1405 = "equeue.control_and"(%1404, %done_1086) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1087 = "equeue.launch"(%1399, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1406 = "equeue.control_and"(%1405, %done_1087) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1088 = "equeue.launch"(%1399, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1407 = "equeue.control_and"(%1406, %done_1088) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1089 = "equeue.launch"(%1399, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1408 = "equeue.control_and"(%1407, %done_1089) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1090 = "equeue.launch"(%1399, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1409 = "equeue.control_and"(%1408, %done_1090) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1091 = "equeue.launch"(%1399, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1410 = "equeue.control_and"(%1409, %done_1091) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1092 = "equeue.launch"(%1399, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1411 = "equeue.control_and"(%1410, %done_1092) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1093 = "equeue.launch"(%1399, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1412 = "equeue.control_and"(%1411, %done_1093) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1094 = "equeue.launch"(%1399, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1413 = "equeue.control_and"(%1412, %done_1094) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1413) : (!equeue.signal) -> ()
      %1414 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1414) : (!equeue.signal) -> ()
      %1415 = "equeue.control_start"() : () -> !equeue.signal
      %done_1095 = "equeue.launch"(%1415, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1096 = "equeue.launch"(%1415, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1416 = "equeue.control_and"(%done_1095, %done_1096) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1097 = "equeue.launch"(%1415, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1417 = "equeue.control_and"(%1416, %done_1097) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1098 = "equeue.launch"(%1415, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1418 = "equeue.control_and"(%1417, %done_1098) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1099 = "equeue.launch"(%1415, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1419 = "equeue.control_and"(%1418, %done_1099) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1100 = "equeue.launch"(%1415, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1420 = "equeue.control_and"(%1419, %done_1100) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1101 = "equeue.launch"(%1415, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1421 = "equeue.control_and"(%1420, %done_1101) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1102 = "equeue.launch"(%1415, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1422 = "equeue.control_and"(%1421, %done_1102) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1103 = "equeue.launch"(%1415, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1423 = "equeue.control_and"(%1422, %done_1103) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1104 = "equeue.launch"(%1415, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1424 = "equeue.control_and"(%1423, %done_1104) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1105 = "equeue.launch"(%1415, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1425 = "equeue.control_and"(%1424, %done_1105) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1106 = "equeue.launch"(%1415, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1426 = "equeue.control_and"(%1425, %done_1106) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1107 = "equeue.launch"(%1415, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1427 = "equeue.control_and"(%1426, %done_1107) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1108 = "equeue.launch"(%1415, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1428 = "equeue.control_and"(%1427, %done_1108) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1109 = "equeue.launch"(%1415, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1429 = "equeue.control_and"(%1428, %done_1109) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1429) : (!equeue.signal) -> ()
      %1430 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1430) : (!equeue.signal) -> ()
      %1431 = "equeue.control_start"() : () -> !equeue.signal
      %done_1110 = "equeue.launch"(%1431, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1111 = "equeue.launch"(%1431, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1432 = "equeue.control_and"(%done_1110, %done_1111) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1112 = "equeue.launch"(%1431, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1433 = "equeue.control_and"(%1432, %done_1112) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1113 = "equeue.launch"(%1431, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1434 = "equeue.control_and"(%1433, %done_1113) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1114 = "equeue.launch"(%1431, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1435 = "equeue.control_and"(%1434, %done_1114) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1115 = "equeue.launch"(%1431, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1436 = "equeue.control_and"(%1435, %done_1115) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1116 = "equeue.launch"(%1431, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1437 = "equeue.control_and"(%1436, %done_1116) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1117 = "equeue.launch"(%1431, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1438 = "equeue.control_and"(%1437, %done_1117) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1118 = "equeue.launch"(%1431, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1439 = "equeue.control_and"(%1438, %done_1118) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1119 = "equeue.launch"(%1431, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1440 = "equeue.control_and"(%1439, %done_1119) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1120 = "equeue.launch"(%1431, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1441 = "equeue.control_and"(%1440, %done_1120) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1121 = "equeue.launch"(%1431, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1442 = "equeue.control_and"(%1441, %done_1121) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1122 = "equeue.launch"(%1431, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1443 = "equeue.control_and"(%1442, %done_1122) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1123 = "equeue.launch"(%1431, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1444 = "equeue.control_and"(%1443, %done_1123) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1124 = "equeue.launch"(%1431, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1445 = "equeue.control_and"(%1444, %done_1124) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1445) : (!equeue.signal) -> ()
      %1446 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1446) : (!equeue.signal) -> ()
      %1447 = "equeue.control_start"() : () -> !equeue.signal
      %done_1125 = "equeue.launch"(%1447, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1126 = "equeue.launch"(%1447, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1448 = "equeue.control_and"(%done_1125, %done_1126) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1127 = "equeue.launch"(%1447, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1449 = "equeue.control_and"(%1448, %done_1127) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1128 = "equeue.launch"(%1447, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1450 = "equeue.control_and"(%1449, %done_1128) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1129 = "equeue.launch"(%1447, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1451 = "equeue.control_and"(%1450, %done_1129) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1130 = "equeue.launch"(%1447, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1452 = "equeue.control_and"(%1451, %done_1130) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1131 = "equeue.launch"(%1447, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1453 = "equeue.control_and"(%1452, %done_1131) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1132 = "equeue.launch"(%1447, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1454 = "equeue.control_and"(%1453, %done_1132) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1133 = "equeue.launch"(%1447, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1455 = "equeue.control_and"(%1454, %done_1133) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1134 = "equeue.launch"(%1447, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1456 = "equeue.control_and"(%1455, %done_1134) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1135 = "equeue.launch"(%1447, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1457 = "equeue.control_and"(%1456, %done_1135) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1136 = "equeue.launch"(%1447, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1458 = "equeue.control_and"(%1457, %done_1136) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1137 = "equeue.launch"(%1447, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1459 = "equeue.control_and"(%1458, %done_1137) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1138 = "equeue.launch"(%1447, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1460 = "equeue.control_and"(%1459, %done_1138) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1139 = "equeue.launch"(%1447, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1461 = "equeue.control_and"(%1460, %done_1139) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1461) : (!equeue.signal) -> ()
      %1462 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1462) : (!equeue.signal) -> ()
      %1463 = "equeue.control_start"() : () -> !equeue.signal
      %done_1140 = "equeue.launch"(%1463, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1141 = "equeue.launch"(%1463, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1464 = "equeue.control_and"(%done_1140, %done_1141) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1142 = "equeue.launch"(%1463, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1465 = "equeue.control_and"(%1464, %done_1142) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1143 = "equeue.launch"(%1463, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1466 = "equeue.control_and"(%1465, %done_1143) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1144 = "equeue.launch"(%1463, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1467 = "equeue.control_and"(%1466, %done_1144) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1145 = "equeue.launch"(%1463, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1468 = "equeue.control_and"(%1467, %done_1145) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1146 = "equeue.launch"(%1463, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1469 = "equeue.control_and"(%1468, %done_1146) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1147 = "equeue.launch"(%1463, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1470 = "equeue.control_and"(%1469, %done_1147) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1148 = "equeue.launch"(%1463, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1471 = "equeue.control_and"(%1470, %done_1148) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1149 = "equeue.launch"(%1463, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1472 = "equeue.control_and"(%1471, %done_1149) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1150 = "equeue.launch"(%1463, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1473 = "equeue.control_and"(%1472, %done_1150) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1151 = "equeue.launch"(%1463, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1474 = "equeue.control_and"(%1473, %done_1151) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1152 = "equeue.launch"(%1463, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1475 = "equeue.control_and"(%1474, %done_1152) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1153 = "equeue.launch"(%1463, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1476 = "equeue.control_and"(%1475, %done_1153) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1154 = "equeue.launch"(%1463, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1477 = "equeue.control_and"(%1476, %done_1154) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1477) : (!equeue.signal) -> ()
      %1478 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1478) : (!equeue.signal) -> ()
      %1479 = "equeue.control_start"() : () -> !equeue.signal
      %done_1155 = "equeue.launch"(%1479, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1156 = "equeue.launch"(%1479, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1480 = "equeue.control_and"(%done_1155, %done_1156) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1157 = "equeue.launch"(%1479, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1481 = "equeue.control_and"(%1480, %done_1157) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1158 = "equeue.launch"(%1479, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1482 = "equeue.control_and"(%1481, %done_1158) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1159 = "equeue.launch"(%1479, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1483 = "equeue.control_and"(%1482, %done_1159) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1160 = "equeue.launch"(%1479, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1484 = "equeue.control_and"(%1483, %done_1160) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1161 = "equeue.launch"(%1479, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1485 = "equeue.control_and"(%1484, %done_1161) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1162 = "equeue.launch"(%1479, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1486 = "equeue.control_and"(%1485, %done_1162) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1163 = "equeue.launch"(%1479, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1487 = "equeue.control_and"(%1486, %done_1163) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1164 = "equeue.launch"(%1479, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1488 = "equeue.control_and"(%1487, %done_1164) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1165 = "equeue.launch"(%1479, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1489 = "equeue.control_and"(%1488, %done_1165) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1166 = "equeue.launch"(%1479, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1490 = "equeue.control_and"(%1489, %done_1166) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1167 = "equeue.launch"(%1479, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1491 = "equeue.control_and"(%1490, %done_1167) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1168 = "equeue.launch"(%1479, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1492 = "equeue.control_and"(%1491, %done_1168) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1169 = "equeue.launch"(%1479, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1493 = "equeue.control_and"(%1492, %done_1169) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1493) : (!equeue.signal) -> ()
      %1494 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1494) : (!equeue.signal) -> ()
      %1495 = "equeue.control_start"() : () -> !equeue.signal
      %done_1170 = "equeue.launch"(%1495, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1171 = "equeue.launch"(%1495, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1496 = "equeue.control_and"(%done_1170, %done_1171) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1172 = "equeue.launch"(%1495, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1497 = "equeue.control_and"(%1496, %done_1172) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1173 = "equeue.launch"(%1495, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1498 = "equeue.control_and"(%1497, %done_1173) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1174 = "equeue.launch"(%1495, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1499 = "equeue.control_and"(%1498, %done_1174) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1175 = "equeue.launch"(%1495, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1500 = "equeue.control_and"(%1499, %done_1175) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1176 = "equeue.launch"(%1495, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1501 = "equeue.control_and"(%1500, %done_1176) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1177 = "equeue.launch"(%1495, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1502 = "equeue.control_and"(%1501, %done_1177) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1178 = "equeue.launch"(%1495, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1503 = "equeue.control_and"(%1502, %done_1178) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1179 = "equeue.launch"(%1495, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1504 = "equeue.control_and"(%1503, %done_1179) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1180 = "equeue.launch"(%1495, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1505 = "equeue.control_and"(%1504, %done_1180) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1181 = "equeue.launch"(%1495, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1506 = "equeue.control_and"(%1505, %done_1181) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1182 = "equeue.launch"(%1495, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1507 = "equeue.control_and"(%1506, %done_1182) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1183 = "equeue.launch"(%1495, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1508 = "equeue.control_and"(%1507, %done_1183) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1184 = "equeue.launch"(%1495, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1509 = "equeue.control_and"(%1508, %done_1184) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1509) : (!equeue.signal) -> ()
      %1510 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1510) : (!equeue.signal) -> ()
      %1511 = "equeue.control_start"() : () -> !equeue.signal
      %done_1185 = "equeue.launch"(%1511, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1186 = "equeue.launch"(%1511, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1512 = "equeue.control_and"(%done_1185, %done_1186) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1187 = "equeue.launch"(%1511, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1513 = "equeue.control_and"(%1512, %done_1187) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1188 = "equeue.launch"(%1511, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1514 = "equeue.control_and"(%1513, %done_1188) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1189 = "equeue.launch"(%1511, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1515 = "equeue.control_and"(%1514, %done_1189) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1190 = "equeue.launch"(%1511, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1516 = "equeue.control_and"(%1515, %done_1190) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1191 = "equeue.launch"(%1511, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1517 = "equeue.control_and"(%1516, %done_1191) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1192 = "equeue.launch"(%1511, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1518 = "equeue.control_and"(%1517, %done_1192) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1193 = "equeue.launch"(%1511, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1519 = "equeue.control_and"(%1518, %done_1193) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1194 = "equeue.launch"(%1511, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1520 = "equeue.control_and"(%1519, %done_1194) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1195 = "equeue.launch"(%1511, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1521 = "equeue.control_and"(%1520, %done_1195) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1196 = "equeue.launch"(%1511, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1522 = "equeue.control_and"(%1521, %done_1196) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1197 = "equeue.launch"(%1511, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1523 = "equeue.control_and"(%1522, %done_1197) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1198 = "equeue.launch"(%1511, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1524 = "equeue.control_and"(%1523, %done_1198) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1199 = "equeue.launch"(%1511, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1525 = "equeue.control_and"(%1524, %done_1199) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1525) : (!equeue.signal) -> ()
      %1526 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1526) : (!equeue.signal) -> ()
      %1527 = "equeue.control_start"() : () -> !equeue.signal
      %done_1200 = "equeue.launch"(%1527, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1201 = "equeue.launch"(%1527, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1528 = "equeue.control_and"(%done_1200, %done_1201) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1202 = "equeue.launch"(%1527, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1529 = "equeue.control_and"(%1528, %done_1202) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1203 = "equeue.launch"(%1527, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1530 = "equeue.control_and"(%1529, %done_1203) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1204 = "equeue.launch"(%1527, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1531 = "equeue.control_and"(%1530, %done_1204) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1205 = "equeue.launch"(%1527, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1532 = "equeue.control_and"(%1531, %done_1205) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1206 = "equeue.launch"(%1527, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1533 = "equeue.control_and"(%1532, %done_1206) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1207 = "equeue.launch"(%1527, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1534 = "equeue.control_and"(%1533, %done_1207) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1208 = "equeue.launch"(%1527, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1535 = "equeue.control_and"(%1534, %done_1208) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1209 = "equeue.launch"(%1527, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1536 = "equeue.control_and"(%1535, %done_1209) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1210 = "equeue.launch"(%1527, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1537 = "equeue.control_and"(%1536, %done_1210) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1211 = "equeue.launch"(%1527, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1538 = "equeue.control_and"(%1537, %done_1211) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1212 = "equeue.launch"(%1527, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1539 = "equeue.control_and"(%1538, %done_1212) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1213 = "equeue.launch"(%1527, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1540 = "equeue.control_and"(%1539, %done_1213) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1214 = "equeue.launch"(%1527, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1541 = "equeue.control_and"(%1540, %done_1214) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1541) : (!equeue.signal) -> ()
      %c0_1215 = constant 0 : index
      %1542 = "equeue.control_start"() : () -> !equeue.signal
      %1543 = "equeue.memcpy"(%1542, %122, %127, %111, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1216 = "equeue.launch"(%1543, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1217 = "equeue.launch"(%1543, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1218 = "equeue.launch"(%1543, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1219 = "equeue.launch"(%1543, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1544 = "equeue.control_and"(%done_1219, %1543) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1545 = "equeue.memcpy"(%1542, %122, %133, %113, %c0_1215) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1220 = "equeue.launch"(%1545, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1221 = "equeue.launch"(%1545, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1222 = "equeue.launch"(%1545, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1223 = "equeue.launch"(%1545, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1546 = "equeue.control_and"(%1545, %1544, %done_1223) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1547 = "equeue.memcpy"(%1542, %122, %139, %115, %c0_1215) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1224 = "equeue.launch"(%1547, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1225 = "equeue.launch"(%1547, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1226 = "equeue.launch"(%1547, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1227 = "equeue.launch"(%1547, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1548 = "equeue.control_and"(%1547, %1546, %done_1227) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1548) : (!equeue.signal) -> ()
      %1549 = "equeue.control_start"() : () -> !equeue.signal
      %1550 = "equeue.memcpy"(%1549, %122, %127, %111, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1228 = "equeue.launch"(%1550, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1229 = "equeue.launch"(%1550, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1230 = "equeue.launch"(%1550, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1231 = "equeue.launch"(%1550, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1551 = "equeue.control_and"(%done_1231, %1550) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1552 = "equeue.memcpy"(%1549, %122, %133, %113, %c0_1215) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1232 = "equeue.launch"(%1552, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1233 = "equeue.launch"(%1552, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1234 = "equeue.launch"(%1552, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1235 = "equeue.launch"(%1552, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1553 = "equeue.control_and"(%1552, %1551, %done_1235) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1554 = "equeue.memcpy"(%1549, %122, %139, %115, %c0_1215) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1236 = "equeue.launch"(%1554, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1237 = "equeue.launch"(%1554, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1238 = "equeue.launch"(%1554, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1239 = "equeue.launch"(%1554, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1555 = "equeue.control_and"(%1554, %1553, %done_1239) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1555) : (!equeue.signal) -> ()
      %1556 = "equeue.control_start"() : () -> !equeue.signal
      %1557 = "equeue.memcpy"(%1556, %122, %127, %111, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1240 = "equeue.launch"(%1557, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1241 = "equeue.launch"(%1557, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1242 = "equeue.launch"(%1557, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1243 = "equeue.launch"(%1557, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1558 = "equeue.control_and"(%done_1243, %1557) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1559 = "equeue.memcpy"(%1556, %122, %133, %113, %c0_1215) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1244 = "equeue.launch"(%1559, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1245 = "equeue.launch"(%1559, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1246 = "equeue.launch"(%1559, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1247 = "equeue.launch"(%1559, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1560 = "equeue.control_and"(%1559, %1558, %done_1247) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1561 = "equeue.memcpy"(%1556, %122, %139, %115, %c0_1215) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1248 = "equeue.launch"(%1561, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1249 = "equeue.launch"(%1561, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1250 = "equeue.launch"(%1561, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1251 = "equeue.launch"(%1561, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1562 = "equeue.control_and"(%1561, %1560, %done_1251) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1562) : (!equeue.signal) -> ()
      %1563 = "equeue.control_start"() : () -> !equeue.signal
      %1564 = "equeue.memcpy"(%1563, %122, %127, %111, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1252 = "equeue.launch"(%1564, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1253 = "equeue.launch"(%1564, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1254 = "equeue.launch"(%1564, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1255 = "equeue.launch"(%1564, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1565 = "equeue.control_and"(%done_1255, %1564) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1566 = "equeue.memcpy"(%1563, %122, %133, %113, %c0_1215) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1256 = "equeue.launch"(%1566, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1257 = "equeue.launch"(%1566, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1258 = "equeue.launch"(%1566, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1259 = "equeue.launch"(%1566, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1567 = "equeue.control_and"(%1566, %1565, %done_1259) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1568 = "equeue.memcpy"(%1563, %122, %139, %115, %c0_1215) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1260 = "equeue.launch"(%1568, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1261 = "equeue.launch"(%1568, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1262 = "equeue.launch"(%1568, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1263 = "equeue.launch"(%1568, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1569 = "equeue.control_and"(%1568, %1567, %done_1263) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1569) : (!equeue.signal) -> ()
      %1570 = "equeue.control_start"() : () -> !equeue.signal
      %1571 = "equeue.memcpy"(%1570, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1572 = "equeue.memcpy"(%1570, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1573 = "equeue.control_and"(%1571, %1572) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1574 = "equeue.memcpy"(%1570, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1575 = "equeue.control_and"(%1573, %1574) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1576 = "equeue.memcpy"(%1570, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1577 = "equeue.control_and"(%1575, %1576) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1578 = "equeue.memcpy"(%1570, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1579 = "equeue.control_and"(%1577, %1578) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1579) : (!equeue.signal) -> ()
      %1580 = "equeue.control_start"() : () -> !equeue.signal
      %done_1264 = "equeue.launch"(%1580, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1265 = "equeue.launch"(%1580, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1581 = "equeue.control_and"(%done_1264, %done_1265) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1266 = "equeue.launch"(%1580, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1582 = "equeue.control_and"(%1581, %done_1266) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1267 = "equeue.launch"(%1580, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1583 = "equeue.control_and"(%1582, %done_1267) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1268 = "equeue.launch"(%1580, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1584 = "equeue.control_and"(%1583, %done_1268) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1269 = "equeue.launch"(%1580, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1585 = "equeue.control_and"(%1584, %done_1269) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1270 = "equeue.launch"(%1580, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1586 = "equeue.control_and"(%1585, %done_1270) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1271 = "equeue.launch"(%1580, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1587 = "equeue.control_and"(%1586, %done_1271) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1272 = "equeue.launch"(%1580, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1588 = "equeue.control_and"(%1587, %done_1272) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1273 = "equeue.launch"(%1580, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1589 = "equeue.control_and"(%1588, %done_1273) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1274 = "equeue.launch"(%1580, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1590 = "equeue.control_and"(%1589, %done_1274) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1275 = "equeue.launch"(%1580, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1591 = "equeue.control_and"(%1590, %done_1275) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1276 = "equeue.launch"(%1580, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1592 = "equeue.control_and"(%1591, %done_1276) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1277 = "equeue.launch"(%1580, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1593 = "equeue.control_and"(%1592, %done_1277) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1278 = "equeue.launch"(%1580, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1594 = "equeue.control_and"(%1593, %done_1278) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1594) : (!equeue.signal) -> ()
      %1595 = "equeue.control_start"() : () -> !equeue.signal
      %1596 = "equeue.memcpy"(%1595, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1596) : (!equeue.signal) -> ()
      %1597 = "equeue.control_start"() : () -> !equeue.signal
      %done_1279 = "equeue.launch"(%1597, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1280 = "equeue.launch"(%1597, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1598 = "equeue.control_and"(%done_1279, %done_1280) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1281 = "equeue.launch"(%1597, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1599 = "equeue.control_and"(%1598, %done_1281) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1282 = "equeue.launch"(%1597, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1600 = "equeue.control_and"(%1599, %done_1282) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1283 = "equeue.launch"(%1597, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1601 = "equeue.control_and"(%1600, %done_1283) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1284 = "equeue.launch"(%1597, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1602 = "equeue.control_and"(%1601, %done_1284) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1285 = "equeue.launch"(%1597, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1603 = "equeue.control_and"(%1602, %done_1285) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1286 = "equeue.launch"(%1597, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1604 = "equeue.control_and"(%1603, %done_1286) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1287 = "equeue.launch"(%1597, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1605 = "equeue.control_and"(%1604, %done_1287) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1288 = "equeue.launch"(%1597, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1606 = "equeue.control_and"(%1605, %done_1288) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1289 = "equeue.launch"(%1597, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1607 = "equeue.control_and"(%1606, %done_1289) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1290 = "equeue.launch"(%1597, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1608 = "equeue.control_and"(%1607, %done_1290) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1291 = "equeue.launch"(%1597, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1609 = "equeue.control_and"(%1608, %done_1291) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1292 = "equeue.launch"(%1597, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1610 = "equeue.control_and"(%1609, %done_1292) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1293 = "equeue.launch"(%1597, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1611 = "equeue.control_and"(%1610, %done_1293) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1611) : (!equeue.signal) -> ()
      %1612 = "equeue.control_start"() : () -> !equeue.signal
      %1613 = "equeue.memcpy"(%1612, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1613) : (!equeue.signal) -> ()
      %1614 = "equeue.control_start"() : () -> !equeue.signal
      %done_1294 = "equeue.launch"(%1614, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1295 = "equeue.launch"(%1614, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1615 = "equeue.control_and"(%done_1294, %done_1295) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1296 = "equeue.launch"(%1614, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1616 = "equeue.control_and"(%1615, %done_1296) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1297 = "equeue.launch"(%1614, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1617 = "equeue.control_and"(%1616, %done_1297) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1298 = "equeue.launch"(%1614, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1618 = "equeue.control_and"(%1617, %done_1298) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1299 = "equeue.launch"(%1614, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1619 = "equeue.control_and"(%1618, %done_1299) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1300 = "equeue.launch"(%1614, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1620 = "equeue.control_and"(%1619, %done_1300) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1301 = "equeue.launch"(%1614, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1621 = "equeue.control_and"(%1620, %done_1301) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1302 = "equeue.launch"(%1614, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1622 = "equeue.control_and"(%1621, %done_1302) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1303 = "equeue.launch"(%1614, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1623 = "equeue.control_and"(%1622, %done_1303) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1304 = "equeue.launch"(%1614, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1624 = "equeue.control_and"(%1623, %done_1304) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1305 = "equeue.launch"(%1614, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1625 = "equeue.control_and"(%1624, %done_1305) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1306 = "equeue.launch"(%1614, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1626 = "equeue.control_and"(%1625, %done_1306) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1307 = "equeue.launch"(%1614, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1627 = "equeue.control_and"(%1626, %done_1307) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1308 = "equeue.launch"(%1614, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1628 = "equeue.control_and"(%1627, %done_1308) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1628) : (!equeue.signal) -> ()
      %1629 = "equeue.control_start"() : () -> !equeue.signal
      %1630 = "equeue.memcpy"(%1629, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1630) : (!equeue.signal) -> ()
      %1631 = "equeue.control_start"() : () -> !equeue.signal
      %done_1309 = "equeue.launch"(%1631, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1310 = "equeue.launch"(%1631, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1632 = "equeue.control_and"(%done_1309, %done_1310) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1311 = "equeue.launch"(%1631, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1633 = "equeue.control_and"(%1632, %done_1311) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1312 = "equeue.launch"(%1631, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1634 = "equeue.control_and"(%1633, %done_1312) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1313 = "equeue.launch"(%1631, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1635 = "equeue.control_and"(%1634, %done_1313) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1314 = "equeue.launch"(%1631, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1636 = "equeue.control_and"(%1635, %done_1314) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1315 = "equeue.launch"(%1631, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1637 = "equeue.control_and"(%1636, %done_1315) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1316 = "equeue.launch"(%1631, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1638 = "equeue.control_and"(%1637, %done_1316) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1317 = "equeue.launch"(%1631, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1639 = "equeue.control_and"(%1638, %done_1317) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1318 = "equeue.launch"(%1631, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1640 = "equeue.control_and"(%1639, %done_1318) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1319 = "equeue.launch"(%1631, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1641 = "equeue.control_and"(%1640, %done_1319) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1320 = "equeue.launch"(%1631, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1642 = "equeue.control_and"(%1641, %done_1320) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1321 = "equeue.launch"(%1631, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1643 = "equeue.control_and"(%1642, %done_1321) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1322 = "equeue.launch"(%1631, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1644 = "equeue.control_and"(%1643, %done_1322) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1323 = "equeue.launch"(%1631, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1645 = "equeue.control_and"(%1644, %done_1323) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1645) : (!equeue.signal) -> ()
      %1646 = "equeue.control_start"() : () -> !equeue.signal
      %1647 = "equeue.memcpy"(%1646, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1647) : (!equeue.signal) -> ()
      %1648 = "equeue.control_start"() : () -> !equeue.signal
      %done_1324 = "equeue.launch"(%1648, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1325 = "equeue.launch"(%1648, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1649 = "equeue.control_and"(%done_1324, %done_1325) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1326 = "equeue.launch"(%1648, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1650 = "equeue.control_and"(%1649, %done_1326) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1327 = "equeue.launch"(%1648, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1651 = "equeue.control_and"(%1650, %done_1327) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1328 = "equeue.launch"(%1648, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1652 = "equeue.control_and"(%1651, %done_1328) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1329 = "equeue.launch"(%1648, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1653 = "equeue.control_and"(%1652, %done_1329) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1330 = "equeue.launch"(%1648, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1654 = "equeue.control_and"(%1653, %done_1330) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1331 = "equeue.launch"(%1648, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1655 = "equeue.control_and"(%1654, %done_1331) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1332 = "equeue.launch"(%1648, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1656 = "equeue.control_and"(%1655, %done_1332) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1333 = "equeue.launch"(%1648, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1657 = "equeue.control_and"(%1656, %done_1333) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1334 = "equeue.launch"(%1648, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1658 = "equeue.control_and"(%1657, %done_1334) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1335 = "equeue.launch"(%1648, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1659 = "equeue.control_and"(%1658, %done_1335) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1336 = "equeue.launch"(%1648, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1660 = "equeue.control_and"(%1659, %done_1336) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1337 = "equeue.launch"(%1648, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1661 = "equeue.control_and"(%1660, %done_1337) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1338 = "equeue.launch"(%1648, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1662 = "equeue.control_and"(%1661, %done_1338) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1662) : (!equeue.signal) -> ()
      %1663 = "equeue.control_start"() : () -> !equeue.signal
      %1664 = "equeue.memcpy"(%1663, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1664) : (!equeue.signal) -> ()
      %1665 = "equeue.control_start"() : () -> !equeue.signal
      %done_1339 = "equeue.launch"(%1665, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1340 = "equeue.launch"(%1665, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1666 = "equeue.control_and"(%done_1339, %done_1340) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1341 = "equeue.launch"(%1665, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1667 = "equeue.control_and"(%1666, %done_1341) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1342 = "equeue.launch"(%1665, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1668 = "equeue.control_and"(%1667, %done_1342) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1343 = "equeue.launch"(%1665, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1669 = "equeue.control_and"(%1668, %done_1343) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1344 = "equeue.launch"(%1665, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1670 = "equeue.control_and"(%1669, %done_1344) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1345 = "equeue.launch"(%1665, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1671 = "equeue.control_and"(%1670, %done_1345) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1346 = "equeue.launch"(%1665, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1672 = "equeue.control_and"(%1671, %done_1346) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1347 = "equeue.launch"(%1665, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1673 = "equeue.control_and"(%1672, %done_1347) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1348 = "equeue.launch"(%1665, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1674 = "equeue.control_and"(%1673, %done_1348) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1349 = "equeue.launch"(%1665, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1675 = "equeue.control_and"(%1674, %done_1349) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1350 = "equeue.launch"(%1665, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1676 = "equeue.control_and"(%1675, %done_1350) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1351 = "equeue.launch"(%1665, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1677 = "equeue.control_and"(%1676, %done_1351) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1352 = "equeue.launch"(%1665, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1678 = "equeue.control_and"(%1677, %done_1352) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1353 = "equeue.launch"(%1665, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1679 = "equeue.control_and"(%1678, %done_1353) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1679) : (!equeue.signal) -> ()
      %1680 = "equeue.control_start"() : () -> !equeue.signal
      %1681 = "equeue.memcpy"(%1680, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1681) : (!equeue.signal) -> ()
      %1682 = "equeue.control_start"() : () -> !equeue.signal
      %done_1354 = "equeue.launch"(%1682, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1355 = "equeue.launch"(%1682, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1683 = "equeue.control_and"(%done_1354, %done_1355) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1356 = "equeue.launch"(%1682, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1684 = "equeue.control_and"(%1683, %done_1356) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1357 = "equeue.launch"(%1682, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1685 = "equeue.control_and"(%1684, %done_1357) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1358 = "equeue.launch"(%1682, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1686 = "equeue.control_and"(%1685, %done_1358) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1359 = "equeue.launch"(%1682, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1687 = "equeue.control_and"(%1686, %done_1359) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1360 = "equeue.launch"(%1682, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1688 = "equeue.control_and"(%1687, %done_1360) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1361 = "equeue.launch"(%1682, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1689 = "equeue.control_and"(%1688, %done_1361) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1362 = "equeue.launch"(%1682, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1690 = "equeue.control_and"(%1689, %done_1362) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1363 = "equeue.launch"(%1682, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1691 = "equeue.control_and"(%1690, %done_1363) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1364 = "equeue.launch"(%1682, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1692 = "equeue.control_and"(%1691, %done_1364) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1365 = "equeue.launch"(%1682, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1693 = "equeue.control_and"(%1692, %done_1365) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1366 = "equeue.launch"(%1682, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1694 = "equeue.control_and"(%1693, %done_1366) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1367 = "equeue.launch"(%1682, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1695 = "equeue.control_and"(%1694, %done_1367) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1368 = "equeue.launch"(%1682, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1696 = "equeue.control_and"(%1695, %done_1368) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1696) : (!equeue.signal) -> ()
      %1697 = "equeue.control_start"() : () -> !equeue.signal
      %1698 = "equeue.memcpy"(%1697, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1698) : (!equeue.signal) -> ()
      %1699 = "equeue.control_start"() : () -> !equeue.signal
      %done_1369 = "equeue.launch"(%1699, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1370 = "equeue.launch"(%1699, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1700 = "equeue.control_and"(%done_1369, %done_1370) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1371 = "equeue.launch"(%1699, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1701 = "equeue.control_and"(%1700, %done_1371) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1372 = "equeue.launch"(%1699, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1702 = "equeue.control_and"(%1701, %done_1372) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1373 = "equeue.launch"(%1699, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1703 = "equeue.control_and"(%1702, %done_1373) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1374 = "equeue.launch"(%1699, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1704 = "equeue.control_and"(%1703, %done_1374) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1375 = "equeue.launch"(%1699, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1705 = "equeue.control_and"(%1704, %done_1375) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1376 = "equeue.launch"(%1699, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1706 = "equeue.control_and"(%1705, %done_1376) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1377 = "equeue.launch"(%1699, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1707 = "equeue.control_and"(%1706, %done_1377) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1378 = "equeue.launch"(%1699, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1708 = "equeue.control_and"(%1707, %done_1378) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1379 = "equeue.launch"(%1699, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1709 = "equeue.control_and"(%1708, %done_1379) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1380 = "equeue.launch"(%1699, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1710 = "equeue.control_and"(%1709, %done_1380) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1381 = "equeue.launch"(%1699, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1711 = "equeue.control_and"(%1710, %done_1381) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1382 = "equeue.launch"(%1699, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1712 = "equeue.control_and"(%1711, %done_1382) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1383 = "equeue.launch"(%1699, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1713 = "equeue.control_and"(%1712, %done_1383) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1713) : (!equeue.signal) -> ()
      %1714 = "equeue.control_start"() : () -> !equeue.signal
      %1715 = "equeue.memcpy"(%1714, %121, %129, %102, %c0_1215) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1715) : (!equeue.signal) -> ()
      %1716 = "equeue.control_start"() : () -> !equeue.signal
      %done_1384 = "equeue.launch"(%1716, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1385 = "equeue.launch"(%1716, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1717 = "equeue.control_and"(%done_1384, %done_1385) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1386 = "equeue.launch"(%1716, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1718 = "equeue.control_and"(%1717, %done_1386) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1387 = "equeue.launch"(%1716, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1719 = "equeue.control_and"(%1718, %done_1387) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1388 = "equeue.launch"(%1716, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1720 = "equeue.control_and"(%1719, %done_1388) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1389 = "equeue.launch"(%1716, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1721 = "equeue.control_and"(%1720, %done_1389) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1390 = "equeue.launch"(%1716, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1722 = "equeue.control_and"(%1721, %done_1390) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1391 = "equeue.launch"(%1716, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1723 = "equeue.control_and"(%1722, %done_1391) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1392 = "equeue.launch"(%1716, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1724 = "equeue.control_and"(%1723, %done_1392) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1393 = "equeue.launch"(%1716, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1725 = "equeue.control_and"(%1724, %done_1393) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1394 = "equeue.launch"(%1716, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1726 = "equeue.control_and"(%1725, %done_1394) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1395 = "equeue.launch"(%1716, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1727 = "equeue.control_and"(%1726, %done_1395) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1396 = "equeue.launch"(%1716, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1728 = "equeue.control_and"(%1727, %done_1396) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1397 = "equeue.launch"(%1716, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1729 = "equeue.control_and"(%1728, %done_1397) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1398 = "equeue.launch"(%1716, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1730 = "equeue.control_and"(%1729, %done_1398) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1730) : (!equeue.signal) -> ()
      %1731 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1731) : (!equeue.signal) -> ()
      %1732 = "equeue.control_start"() : () -> !equeue.signal
      %done_1399 = "equeue.launch"(%1732, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1400 = "equeue.launch"(%1732, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1733 = "equeue.control_and"(%done_1399, %done_1400) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1401 = "equeue.launch"(%1732, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1734 = "equeue.control_and"(%1733, %done_1401) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1402 = "equeue.launch"(%1732, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1735 = "equeue.control_and"(%1734, %done_1402) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1403 = "equeue.launch"(%1732, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1736 = "equeue.control_and"(%1735, %done_1403) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1404 = "equeue.launch"(%1732, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1737 = "equeue.control_and"(%1736, %done_1404) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1405 = "equeue.launch"(%1732, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1738 = "equeue.control_and"(%1737, %done_1405) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1406 = "equeue.launch"(%1732, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1739 = "equeue.control_and"(%1738, %done_1406) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1407 = "equeue.launch"(%1732, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1740 = "equeue.control_and"(%1739, %done_1407) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1408 = "equeue.launch"(%1732, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1741 = "equeue.control_and"(%1740, %done_1408) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1409 = "equeue.launch"(%1732, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1742 = "equeue.control_and"(%1741, %done_1409) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1410 = "equeue.launch"(%1732, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1743 = "equeue.control_and"(%1742, %done_1410) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1411 = "equeue.launch"(%1732, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1744 = "equeue.control_and"(%1743, %done_1411) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1412 = "equeue.launch"(%1732, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1745 = "equeue.control_and"(%1744, %done_1412) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1413 = "equeue.launch"(%1732, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1746 = "equeue.control_and"(%1745, %done_1413) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1746) : (!equeue.signal) -> ()
      %1747 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1747) : (!equeue.signal) -> ()
      %1748 = "equeue.control_start"() : () -> !equeue.signal
      %done_1414 = "equeue.launch"(%1748, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1415 = "equeue.launch"(%1748, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1749 = "equeue.control_and"(%done_1414, %done_1415) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1416 = "equeue.launch"(%1748, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1750 = "equeue.control_and"(%1749, %done_1416) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1417 = "equeue.launch"(%1748, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1751 = "equeue.control_and"(%1750, %done_1417) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1418 = "equeue.launch"(%1748, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1752 = "equeue.control_and"(%1751, %done_1418) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1419 = "equeue.launch"(%1748, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1753 = "equeue.control_and"(%1752, %done_1419) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1420 = "equeue.launch"(%1748, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1754 = "equeue.control_and"(%1753, %done_1420) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1421 = "equeue.launch"(%1748, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1755 = "equeue.control_and"(%1754, %done_1421) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1422 = "equeue.launch"(%1748, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1756 = "equeue.control_and"(%1755, %done_1422) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1423 = "equeue.launch"(%1748, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1757 = "equeue.control_and"(%1756, %done_1423) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1424 = "equeue.launch"(%1748, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1758 = "equeue.control_and"(%1757, %done_1424) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1425 = "equeue.launch"(%1748, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1759 = "equeue.control_and"(%1758, %done_1425) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1426 = "equeue.launch"(%1748, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1760 = "equeue.control_and"(%1759, %done_1426) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1427 = "equeue.launch"(%1748, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1761 = "equeue.control_and"(%1760, %done_1427) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1428 = "equeue.launch"(%1748, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1762 = "equeue.control_and"(%1761, %done_1428) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1762) : (!equeue.signal) -> ()
      %1763 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1763) : (!equeue.signal) -> ()
      %1764 = "equeue.control_start"() : () -> !equeue.signal
      %done_1429 = "equeue.launch"(%1764, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1430 = "equeue.launch"(%1764, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1765 = "equeue.control_and"(%done_1429, %done_1430) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1431 = "equeue.launch"(%1764, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1766 = "equeue.control_and"(%1765, %done_1431) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1432 = "equeue.launch"(%1764, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1767 = "equeue.control_and"(%1766, %done_1432) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1433 = "equeue.launch"(%1764, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1768 = "equeue.control_and"(%1767, %done_1433) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1434 = "equeue.launch"(%1764, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1769 = "equeue.control_and"(%1768, %done_1434) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1435 = "equeue.launch"(%1764, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1770 = "equeue.control_and"(%1769, %done_1435) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1436 = "equeue.launch"(%1764, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1771 = "equeue.control_and"(%1770, %done_1436) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1437 = "equeue.launch"(%1764, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1772 = "equeue.control_and"(%1771, %done_1437) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1438 = "equeue.launch"(%1764, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1773 = "equeue.control_and"(%1772, %done_1438) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1439 = "equeue.launch"(%1764, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1774 = "equeue.control_and"(%1773, %done_1439) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1440 = "equeue.launch"(%1764, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1775 = "equeue.control_and"(%1774, %done_1440) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1441 = "equeue.launch"(%1764, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1776 = "equeue.control_and"(%1775, %done_1441) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1442 = "equeue.launch"(%1764, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1777 = "equeue.control_and"(%1776, %done_1442) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1443 = "equeue.launch"(%1764, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1778 = "equeue.control_and"(%1777, %done_1443) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1778) : (!equeue.signal) -> ()
      %1779 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1779) : (!equeue.signal) -> ()
      %1780 = "equeue.control_start"() : () -> !equeue.signal
      %done_1444 = "equeue.launch"(%1780, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1445 = "equeue.launch"(%1780, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1781 = "equeue.control_and"(%done_1444, %done_1445) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1446 = "equeue.launch"(%1780, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1782 = "equeue.control_and"(%1781, %done_1446) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1447 = "equeue.launch"(%1780, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1783 = "equeue.control_and"(%1782, %done_1447) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1448 = "equeue.launch"(%1780, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1784 = "equeue.control_and"(%1783, %done_1448) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1449 = "equeue.launch"(%1780, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1785 = "equeue.control_and"(%1784, %done_1449) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1450 = "equeue.launch"(%1780, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1786 = "equeue.control_and"(%1785, %done_1450) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1451 = "equeue.launch"(%1780, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1787 = "equeue.control_and"(%1786, %done_1451) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1452 = "equeue.launch"(%1780, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1788 = "equeue.control_and"(%1787, %done_1452) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1453 = "equeue.launch"(%1780, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1789 = "equeue.control_and"(%1788, %done_1453) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1454 = "equeue.launch"(%1780, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1790 = "equeue.control_and"(%1789, %done_1454) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1455 = "equeue.launch"(%1780, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1791 = "equeue.control_and"(%1790, %done_1455) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1456 = "equeue.launch"(%1780, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1792 = "equeue.control_and"(%1791, %done_1456) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1457 = "equeue.launch"(%1780, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1793 = "equeue.control_and"(%1792, %done_1457) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1458 = "equeue.launch"(%1780, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1794 = "equeue.control_and"(%1793, %done_1458) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1794) : (!equeue.signal) -> ()
      %1795 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1795) : (!equeue.signal) -> ()
      %1796 = "equeue.control_start"() : () -> !equeue.signal
      %done_1459 = "equeue.launch"(%1796, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1460 = "equeue.launch"(%1796, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1797 = "equeue.control_and"(%done_1459, %done_1460) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1461 = "equeue.launch"(%1796, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1798 = "equeue.control_and"(%1797, %done_1461) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1462 = "equeue.launch"(%1796, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1799 = "equeue.control_and"(%1798, %done_1462) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1463 = "equeue.launch"(%1796, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1800 = "equeue.control_and"(%1799, %done_1463) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1464 = "equeue.launch"(%1796, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1801 = "equeue.control_and"(%1800, %done_1464) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1465 = "equeue.launch"(%1796, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1802 = "equeue.control_and"(%1801, %done_1465) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1466 = "equeue.launch"(%1796, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1803 = "equeue.control_and"(%1802, %done_1466) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1467 = "equeue.launch"(%1796, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1804 = "equeue.control_and"(%1803, %done_1467) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1468 = "equeue.launch"(%1796, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1805 = "equeue.control_and"(%1804, %done_1468) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1469 = "equeue.launch"(%1796, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1806 = "equeue.control_and"(%1805, %done_1469) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1470 = "equeue.launch"(%1796, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1807 = "equeue.control_and"(%1806, %done_1470) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1471 = "equeue.launch"(%1796, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1808 = "equeue.control_and"(%1807, %done_1471) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1472 = "equeue.launch"(%1796, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1809 = "equeue.control_and"(%1808, %done_1472) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1473 = "equeue.launch"(%1796, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1810 = "equeue.control_and"(%1809, %done_1473) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1810) : (!equeue.signal) -> ()
      %1811 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1811) : (!equeue.signal) -> ()
      %1812 = "equeue.control_start"() : () -> !equeue.signal
      %done_1474 = "equeue.launch"(%1812, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1475 = "equeue.launch"(%1812, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1813 = "equeue.control_and"(%done_1474, %done_1475) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1476 = "equeue.launch"(%1812, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1814 = "equeue.control_and"(%1813, %done_1476) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1477 = "equeue.launch"(%1812, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1815 = "equeue.control_and"(%1814, %done_1477) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1478 = "equeue.launch"(%1812, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1816 = "equeue.control_and"(%1815, %done_1478) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1479 = "equeue.launch"(%1812, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1817 = "equeue.control_and"(%1816, %done_1479) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1480 = "equeue.launch"(%1812, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1818 = "equeue.control_and"(%1817, %done_1480) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1481 = "equeue.launch"(%1812, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1819 = "equeue.control_and"(%1818, %done_1481) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1482 = "equeue.launch"(%1812, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1820 = "equeue.control_and"(%1819, %done_1482) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1483 = "equeue.launch"(%1812, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1821 = "equeue.control_and"(%1820, %done_1483) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1484 = "equeue.launch"(%1812, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1822 = "equeue.control_and"(%1821, %done_1484) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1485 = "equeue.launch"(%1812, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1823 = "equeue.control_and"(%1822, %done_1485) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1486 = "equeue.launch"(%1812, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1824 = "equeue.control_and"(%1823, %done_1486) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1487 = "equeue.launch"(%1812, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1825 = "equeue.control_and"(%1824, %done_1487) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1488 = "equeue.launch"(%1812, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1826 = "equeue.control_and"(%1825, %done_1488) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1826) : (!equeue.signal) -> ()
      %1827 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1827) : (!equeue.signal) -> ()
      %1828 = "equeue.control_start"() : () -> !equeue.signal
      %done_1489 = "equeue.launch"(%1828, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1490 = "equeue.launch"(%1828, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1829 = "equeue.control_and"(%done_1489, %done_1490) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1491 = "equeue.launch"(%1828, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1830 = "equeue.control_and"(%1829, %done_1491) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1492 = "equeue.launch"(%1828, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1831 = "equeue.control_and"(%1830, %done_1492) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1493 = "equeue.launch"(%1828, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1832 = "equeue.control_and"(%1831, %done_1493) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1494 = "equeue.launch"(%1828, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1833 = "equeue.control_and"(%1832, %done_1494) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1495 = "equeue.launch"(%1828, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1834 = "equeue.control_and"(%1833, %done_1495) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1496 = "equeue.launch"(%1828, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1835 = "equeue.control_and"(%1834, %done_1496) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1497 = "equeue.launch"(%1828, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1836 = "equeue.control_and"(%1835, %done_1497) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1498 = "equeue.launch"(%1828, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1837 = "equeue.control_and"(%1836, %done_1498) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1499 = "equeue.launch"(%1828, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1838 = "equeue.control_and"(%1837, %done_1499) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1500 = "equeue.launch"(%1828, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1839 = "equeue.control_and"(%1838, %done_1500) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1501 = "equeue.launch"(%1828, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1840 = "equeue.control_and"(%1839, %done_1501) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1502 = "equeue.launch"(%1828, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1841 = "equeue.control_and"(%1840, %done_1502) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1503 = "equeue.launch"(%1828, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1842 = "equeue.control_and"(%1841, %done_1503) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1842) : (!equeue.signal) -> ()
      %1843 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%1843) : (!equeue.signal) -> ()
      %1844 = "equeue.control_start"() : () -> !equeue.signal
      %done_1504 = "equeue.launch"(%1844, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1505 = "equeue.launch"(%1844, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1845 = "equeue.control_and"(%done_1504, %done_1505) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1506 = "equeue.launch"(%1844, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1846 = "equeue.control_and"(%1845, %done_1506) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1507 = "equeue.launch"(%1844, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1847 = "equeue.control_and"(%1846, %done_1507) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1508 = "equeue.launch"(%1844, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1848 = "equeue.control_and"(%1847, %done_1508) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1509 = "equeue.launch"(%1844, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1849 = "equeue.control_and"(%1848, %done_1509) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1510 = "equeue.launch"(%1844, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1850 = "equeue.control_and"(%1849, %done_1510) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1511 = "equeue.launch"(%1844, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1851 = "equeue.control_and"(%1850, %done_1511) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1512 = "equeue.launch"(%1844, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1852 = "equeue.control_and"(%1851, %done_1512) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1513 = "equeue.launch"(%1844, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1853 = "equeue.control_and"(%1852, %done_1513) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1514 = "equeue.launch"(%1844, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1854 = "equeue.control_and"(%1853, %done_1514) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1515 = "equeue.launch"(%1844, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1855 = "equeue.control_and"(%1854, %done_1515) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1516 = "equeue.launch"(%1844, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1856 = "equeue.control_and"(%1855, %done_1516) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1517 = "equeue.launch"(%1844, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1857 = "equeue.control_and"(%1856, %done_1517) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1518 = "equeue.launch"(%1844, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1858 = "equeue.control_and"(%1857, %done_1518) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1858) : (!equeue.signal) -> ()
      %c0_1519 = constant 0 : index
      %1859 = "equeue.control_start"() : () -> !equeue.signal
      %1860 = "equeue.memcpy"(%1859, %122, %127, %111, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1520 = "equeue.launch"(%1860, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1521 = "equeue.launch"(%1860, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1522 = "equeue.launch"(%1860, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1523 = "equeue.launch"(%1860, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1861 = "equeue.control_and"(%done_1523, %1860) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1862 = "equeue.memcpy"(%1859, %122, %133, %113, %c0_1519) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1524 = "equeue.launch"(%1862, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1525 = "equeue.launch"(%1862, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1526 = "equeue.launch"(%1862, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1527 = "equeue.launch"(%1862, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1863 = "equeue.control_and"(%1862, %1861, %done_1527) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1864 = "equeue.memcpy"(%1859, %122, %139, %115, %c0_1519) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1528 = "equeue.launch"(%1864, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1529 = "equeue.launch"(%1864, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1530 = "equeue.launch"(%1864, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1531 = "equeue.launch"(%1864, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1865 = "equeue.control_and"(%1864, %1863, %done_1531) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1865) : (!equeue.signal) -> ()
      %1866 = "equeue.control_start"() : () -> !equeue.signal
      %1867 = "equeue.memcpy"(%1866, %122, %127, %111, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1532 = "equeue.launch"(%1867, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1533 = "equeue.launch"(%1867, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1534 = "equeue.launch"(%1867, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1535 = "equeue.launch"(%1867, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1868 = "equeue.control_and"(%done_1535, %1867) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1869 = "equeue.memcpy"(%1866, %122, %133, %113, %c0_1519) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1536 = "equeue.launch"(%1869, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1537 = "equeue.launch"(%1869, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1538 = "equeue.launch"(%1869, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1539 = "equeue.launch"(%1869, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1870 = "equeue.control_and"(%1869, %1868, %done_1539) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1871 = "equeue.memcpy"(%1866, %122, %139, %115, %c0_1519) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1540 = "equeue.launch"(%1871, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1541 = "equeue.launch"(%1871, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1542 = "equeue.launch"(%1871, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1543 = "equeue.launch"(%1871, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1872 = "equeue.control_and"(%1871, %1870, %done_1543) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1872) : (!equeue.signal) -> ()
      %1873 = "equeue.control_start"() : () -> !equeue.signal
      %1874 = "equeue.memcpy"(%1873, %122, %127, %111, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1544 = "equeue.launch"(%1874, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1545 = "equeue.launch"(%1874, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1546 = "equeue.launch"(%1874, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1547 = "equeue.launch"(%1874, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1875 = "equeue.control_and"(%done_1547, %1874) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1876 = "equeue.memcpy"(%1873, %122, %133, %113, %c0_1519) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1548 = "equeue.launch"(%1876, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1549 = "equeue.launch"(%1876, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1550 = "equeue.launch"(%1876, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1551 = "equeue.launch"(%1876, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1877 = "equeue.control_and"(%1876, %1875, %done_1551) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1878 = "equeue.memcpy"(%1873, %122, %139, %115, %c0_1519) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1552 = "equeue.launch"(%1878, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1553 = "equeue.launch"(%1878, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1554 = "equeue.launch"(%1878, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1555 = "equeue.launch"(%1878, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1879 = "equeue.control_and"(%1878, %1877, %done_1555) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1879) : (!equeue.signal) -> ()
      %1880 = "equeue.control_start"() : () -> !equeue.signal
      %1881 = "equeue.memcpy"(%1880, %122, %127, %111, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1556 = "equeue.launch"(%1881, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1557 = "equeue.launch"(%1881, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1558 = "equeue.launch"(%1881, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1559 = "equeue.launch"(%1881, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1882 = "equeue.control_and"(%done_1559, %1881) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1883 = "equeue.memcpy"(%1880, %122, %133, %113, %c0_1519) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1560 = "equeue.launch"(%1883, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1561 = "equeue.launch"(%1883, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1562 = "equeue.launch"(%1883, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1563 = "equeue.launch"(%1883, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1884 = "equeue.control_and"(%1883, %1882, %done_1563) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %1885 = "equeue.memcpy"(%1880, %122, %139, %115, %c0_1519) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1564 = "equeue.launch"(%1885, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1565 = "equeue.launch"(%1885, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1566 = "equeue.launch"(%1885, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1567 = "equeue.launch"(%1885, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %1886 = "equeue.control_and"(%1885, %1884, %done_1567) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1886) : (!equeue.signal) -> ()
      %1887 = "equeue.control_start"() : () -> !equeue.signal
      %1888 = "equeue.memcpy"(%1887, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1889 = "equeue.memcpy"(%1887, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1890 = "equeue.control_and"(%1888, %1889) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1891 = "equeue.memcpy"(%1887, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1892 = "equeue.control_and"(%1890, %1891) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1893 = "equeue.memcpy"(%1887, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1894 = "equeue.control_and"(%1892, %1893) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %1895 = "equeue.memcpy"(%1887, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %1896 = "equeue.control_and"(%1894, %1895) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1896) : (!equeue.signal) -> ()
      %1897 = "equeue.control_start"() : () -> !equeue.signal
      %done_1568 = "equeue.launch"(%1897, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1569 = "equeue.launch"(%1897, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1898 = "equeue.control_and"(%done_1568, %done_1569) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1570 = "equeue.launch"(%1897, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1899 = "equeue.control_and"(%1898, %done_1570) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1571 = "equeue.launch"(%1897, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1900 = "equeue.control_and"(%1899, %done_1571) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1572 = "equeue.launch"(%1897, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1901 = "equeue.control_and"(%1900, %done_1572) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1573 = "equeue.launch"(%1897, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1902 = "equeue.control_and"(%1901, %done_1573) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1574 = "equeue.launch"(%1897, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1903 = "equeue.control_and"(%1902, %done_1574) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1575 = "equeue.launch"(%1897, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1904 = "equeue.control_and"(%1903, %done_1575) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1576 = "equeue.launch"(%1897, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1905 = "equeue.control_and"(%1904, %done_1576) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1577 = "equeue.launch"(%1897, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1906 = "equeue.control_and"(%1905, %done_1577) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1578 = "equeue.launch"(%1897, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1907 = "equeue.control_and"(%1906, %done_1578) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1579 = "equeue.launch"(%1897, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1908 = "equeue.control_and"(%1907, %done_1579) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1580 = "equeue.launch"(%1897, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1909 = "equeue.control_and"(%1908, %done_1580) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1581 = "equeue.launch"(%1897, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1910 = "equeue.control_and"(%1909, %done_1581) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1582 = "equeue.launch"(%1897, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1911 = "equeue.control_and"(%1910, %done_1582) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1911) : (!equeue.signal) -> ()
      %1912 = "equeue.control_start"() : () -> !equeue.signal
      %1913 = "equeue.memcpy"(%1912, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1913) : (!equeue.signal) -> ()
      %1914 = "equeue.control_start"() : () -> !equeue.signal
      %done_1583 = "equeue.launch"(%1914, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1584 = "equeue.launch"(%1914, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1915 = "equeue.control_and"(%done_1583, %done_1584) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1585 = "equeue.launch"(%1914, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1916 = "equeue.control_and"(%1915, %done_1585) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1586 = "equeue.launch"(%1914, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1917 = "equeue.control_and"(%1916, %done_1586) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1587 = "equeue.launch"(%1914, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1918 = "equeue.control_and"(%1917, %done_1587) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1588 = "equeue.launch"(%1914, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1919 = "equeue.control_and"(%1918, %done_1588) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1589 = "equeue.launch"(%1914, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1920 = "equeue.control_and"(%1919, %done_1589) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1590 = "equeue.launch"(%1914, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1921 = "equeue.control_and"(%1920, %done_1590) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1591 = "equeue.launch"(%1914, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1922 = "equeue.control_and"(%1921, %done_1591) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1592 = "equeue.launch"(%1914, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1923 = "equeue.control_and"(%1922, %done_1592) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1593 = "equeue.launch"(%1914, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1924 = "equeue.control_and"(%1923, %done_1593) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1594 = "equeue.launch"(%1914, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1925 = "equeue.control_and"(%1924, %done_1594) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1595 = "equeue.launch"(%1914, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1926 = "equeue.control_and"(%1925, %done_1595) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1596 = "equeue.launch"(%1914, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1927 = "equeue.control_and"(%1926, %done_1596) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1597 = "equeue.launch"(%1914, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1928 = "equeue.control_and"(%1927, %done_1597) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1928) : (!equeue.signal) -> ()
      %1929 = "equeue.control_start"() : () -> !equeue.signal
      %1930 = "equeue.memcpy"(%1929, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1930) : (!equeue.signal) -> ()
      %1931 = "equeue.control_start"() : () -> !equeue.signal
      %done_1598 = "equeue.launch"(%1931, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1599 = "equeue.launch"(%1931, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1932 = "equeue.control_and"(%done_1598, %done_1599) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1600 = "equeue.launch"(%1931, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1933 = "equeue.control_and"(%1932, %done_1600) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1601 = "equeue.launch"(%1931, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1934 = "equeue.control_and"(%1933, %done_1601) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1602 = "equeue.launch"(%1931, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1935 = "equeue.control_and"(%1934, %done_1602) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1603 = "equeue.launch"(%1931, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1936 = "equeue.control_and"(%1935, %done_1603) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1604 = "equeue.launch"(%1931, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1937 = "equeue.control_and"(%1936, %done_1604) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1605 = "equeue.launch"(%1931, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1938 = "equeue.control_and"(%1937, %done_1605) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1606 = "equeue.launch"(%1931, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1939 = "equeue.control_and"(%1938, %done_1606) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1607 = "equeue.launch"(%1931, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1940 = "equeue.control_and"(%1939, %done_1607) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1608 = "equeue.launch"(%1931, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1941 = "equeue.control_and"(%1940, %done_1608) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1609 = "equeue.launch"(%1931, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1942 = "equeue.control_and"(%1941, %done_1609) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1610 = "equeue.launch"(%1931, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1943 = "equeue.control_and"(%1942, %done_1610) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1611 = "equeue.launch"(%1931, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1944 = "equeue.control_and"(%1943, %done_1611) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1612 = "equeue.launch"(%1931, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1945 = "equeue.control_and"(%1944, %done_1612) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1945) : (!equeue.signal) -> ()
      %1946 = "equeue.control_start"() : () -> !equeue.signal
      %1947 = "equeue.memcpy"(%1946, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1947) : (!equeue.signal) -> ()
      %1948 = "equeue.control_start"() : () -> !equeue.signal
      %done_1613 = "equeue.launch"(%1948, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1614 = "equeue.launch"(%1948, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1949 = "equeue.control_and"(%done_1613, %done_1614) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1615 = "equeue.launch"(%1948, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1950 = "equeue.control_and"(%1949, %done_1615) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1616 = "equeue.launch"(%1948, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1951 = "equeue.control_and"(%1950, %done_1616) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1617 = "equeue.launch"(%1948, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1952 = "equeue.control_and"(%1951, %done_1617) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1618 = "equeue.launch"(%1948, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1953 = "equeue.control_and"(%1952, %done_1618) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1619 = "equeue.launch"(%1948, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1954 = "equeue.control_and"(%1953, %done_1619) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1620 = "equeue.launch"(%1948, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1955 = "equeue.control_and"(%1954, %done_1620) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1621 = "equeue.launch"(%1948, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1956 = "equeue.control_and"(%1955, %done_1621) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1622 = "equeue.launch"(%1948, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1957 = "equeue.control_and"(%1956, %done_1622) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1623 = "equeue.launch"(%1948, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1958 = "equeue.control_and"(%1957, %done_1623) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1624 = "equeue.launch"(%1948, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1959 = "equeue.control_and"(%1958, %done_1624) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1625 = "equeue.launch"(%1948, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1960 = "equeue.control_and"(%1959, %done_1625) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1626 = "equeue.launch"(%1948, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1961 = "equeue.control_and"(%1960, %done_1626) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1627 = "equeue.launch"(%1948, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1962 = "equeue.control_and"(%1961, %done_1627) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1962) : (!equeue.signal) -> ()
      %1963 = "equeue.control_start"() : () -> !equeue.signal
      %1964 = "equeue.memcpy"(%1963, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1964) : (!equeue.signal) -> ()
      %1965 = "equeue.control_start"() : () -> !equeue.signal
      %done_1628 = "equeue.launch"(%1965, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1629 = "equeue.launch"(%1965, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1966 = "equeue.control_and"(%done_1628, %done_1629) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1630 = "equeue.launch"(%1965, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1967 = "equeue.control_and"(%1966, %done_1630) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1631 = "equeue.launch"(%1965, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1968 = "equeue.control_and"(%1967, %done_1631) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1632 = "equeue.launch"(%1965, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1969 = "equeue.control_and"(%1968, %done_1632) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1633 = "equeue.launch"(%1965, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1970 = "equeue.control_and"(%1969, %done_1633) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1634 = "equeue.launch"(%1965, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1971 = "equeue.control_and"(%1970, %done_1634) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1635 = "equeue.launch"(%1965, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1972 = "equeue.control_and"(%1971, %done_1635) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1636 = "equeue.launch"(%1965, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1973 = "equeue.control_and"(%1972, %done_1636) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1637 = "equeue.launch"(%1965, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1974 = "equeue.control_and"(%1973, %done_1637) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1638 = "equeue.launch"(%1965, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1975 = "equeue.control_and"(%1974, %done_1638) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1639 = "equeue.launch"(%1965, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1976 = "equeue.control_and"(%1975, %done_1639) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1640 = "equeue.launch"(%1965, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1977 = "equeue.control_and"(%1976, %done_1640) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1641 = "equeue.launch"(%1965, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1978 = "equeue.control_and"(%1977, %done_1641) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1642 = "equeue.launch"(%1965, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1979 = "equeue.control_and"(%1978, %done_1642) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1979) : (!equeue.signal) -> ()
      %1980 = "equeue.control_start"() : () -> !equeue.signal
      %1981 = "equeue.memcpy"(%1980, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1981) : (!equeue.signal) -> ()
      %1982 = "equeue.control_start"() : () -> !equeue.signal
      %done_1643 = "equeue.launch"(%1982, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1644 = "equeue.launch"(%1982, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1983 = "equeue.control_and"(%done_1643, %done_1644) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1645 = "equeue.launch"(%1982, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1984 = "equeue.control_and"(%1983, %done_1645) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1646 = "equeue.launch"(%1982, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1985 = "equeue.control_and"(%1984, %done_1646) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1647 = "equeue.launch"(%1982, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1986 = "equeue.control_and"(%1985, %done_1647) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1648 = "equeue.launch"(%1982, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1987 = "equeue.control_and"(%1986, %done_1648) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1649 = "equeue.launch"(%1982, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1988 = "equeue.control_and"(%1987, %done_1649) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1650 = "equeue.launch"(%1982, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1989 = "equeue.control_and"(%1988, %done_1650) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1651 = "equeue.launch"(%1982, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1990 = "equeue.control_and"(%1989, %done_1651) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1652 = "equeue.launch"(%1982, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1991 = "equeue.control_and"(%1990, %done_1652) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1653 = "equeue.launch"(%1982, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1992 = "equeue.control_and"(%1991, %done_1653) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1654 = "equeue.launch"(%1982, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1993 = "equeue.control_and"(%1992, %done_1654) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1655 = "equeue.launch"(%1982, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1994 = "equeue.control_and"(%1993, %done_1655) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1656 = "equeue.launch"(%1982, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1995 = "equeue.control_and"(%1994, %done_1656) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1657 = "equeue.launch"(%1982, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %1996 = "equeue.control_and"(%1995, %done_1657) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%1996) : (!equeue.signal) -> ()
      %1997 = "equeue.control_start"() : () -> !equeue.signal
      %1998 = "equeue.memcpy"(%1997, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%1998) : (!equeue.signal) -> ()
      %1999 = "equeue.control_start"() : () -> !equeue.signal
      %done_1658 = "equeue.launch"(%1999, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1659 = "equeue.launch"(%1999, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2000 = "equeue.control_and"(%done_1658, %done_1659) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1660 = "equeue.launch"(%1999, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2001 = "equeue.control_and"(%2000, %done_1660) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1661 = "equeue.launch"(%1999, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2002 = "equeue.control_and"(%2001, %done_1661) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1662 = "equeue.launch"(%1999, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2003 = "equeue.control_and"(%2002, %done_1662) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1663 = "equeue.launch"(%1999, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2004 = "equeue.control_and"(%2003, %done_1663) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1664 = "equeue.launch"(%1999, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2005 = "equeue.control_and"(%2004, %done_1664) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1665 = "equeue.launch"(%1999, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2006 = "equeue.control_and"(%2005, %done_1665) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1666 = "equeue.launch"(%1999, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2007 = "equeue.control_and"(%2006, %done_1666) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1667 = "equeue.launch"(%1999, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2008 = "equeue.control_and"(%2007, %done_1667) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1668 = "equeue.launch"(%1999, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2009 = "equeue.control_and"(%2008, %done_1668) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1669 = "equeue.launch"(%1999, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2010 = "equeue.control_and"(%2009, %done_1669) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1670 = "equeue.launch"(%1999, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2011 = "equeue.control_and"(%2010, %done_1670) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1671 = "equeue.launch"(%1999, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2012 = "equeue.control_and"(%2011, %done_1671) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1672 = "equeue.launch"(%1999, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2013 = "equeue.control_and"(%2012, %done_1672) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2013) : (!equeue.signal) -> ()
      %2014 = "equeue.control_start"() : () -> !equeue.signal
      %2015 = "equeue.memcpy"(%2014, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2015) : (!equeue.signal) -> ()
      %2016 = "equeue.control_start"() : () -> !equeue.signal
      %done_1673 = "equeue.launch"(%2016, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1674 = "equeue.launch"(%2016, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2017 = "equeue.control_and"(%done_1673, %done_1674) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1675 = "equeue.launch"(%2016, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2018 = "equeue.control_and"(%2017, %done_1675) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1676 = "equeue.launch"(%2016, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2019 = "equeue.control_and"(%2018, %done_1676) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1677 = "equeue.launch"(%2016, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2020 = "equeue.control_and"(%2019, %done_1677) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1678 = "equeue.launch"(%2016, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2021 = "equeue.control_and"(%2020, %done_1678) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1679 = "equeue.launch"(%2016, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2022 = "equeue.control_and"(%2021, %done_1679) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1680 = "equeue.launch"(%2016, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2023 = "equeue.control_and"(%2022, %done_1680) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1681 = "equeue.launch"(%2016, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2024 = "equeue.control_and"(%2023, %done_1681) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1682 = "equeue.launch"(%2016, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2025 = "equeue.control_and"(%2024, %done_1682) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1683 = "equeue.launch"(%2016, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2026 = "equeue.control_and"(%2025, %done_1683) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1684 = "equeue.launch"(%2016, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2027 = "equeue.control_and"(%2026, %done_1684) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1685 = "equeue.launch"(%2016, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2028 = "equeue.control_and"(%2027, %done_1685) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1686 = "equeue.launch"(%2016, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2029 = "equeue.control_and"(%2028, %done_1686) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1687 = "equeue.launch"(%2016, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2030 = "equeue.control_and"(%2029, %done_1687) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2030) : (!equeue.signal) -> ()
      %2031 = "equeue.control_start"() : () -> !equeue.signal
      %2032 = "equeue.memcpy"(%2031, %121, %129, %102, %c0_1519) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2032) : (!equeue.signal) -> ()
      %2033 = "equeue.control_start"() : () -> !equeue.signal
      %done_1688 = "equeue.launch"(%2033, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1689 = "equeue.launch"(%2033, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2034 = "equeue.control_and"(%done_1688, %done_1689) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1690 = "equeue.launch"(%2033, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2035 = "equeue.control_and"(%2034, %done_1690) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1691 = "equeue.launch"(%2033, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2036 = "equeue.control_and"(%2035, %done_1691) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1692 = "equeue.launch"(%2033, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2037 = "equeue.control_and"(%2036, %done_1692) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1693 = "equeue.launch"(%2033, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2038 = "equeue.control_and"(%2037, %done_1693) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1694 = "equeue.launch"(%2033, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2039 = "equeue.control_and"(%2038, %done_1694) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1695 = "equeue.launch"(%2033, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2040 = "equeue.control_and"(%2039, %done_1695) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1696 = "equeue.launch"(%2033, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2041 = "equeue.control_and"(%2040, %done_1696) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1697 = "equeue.launch"(%2033, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2042 = "equeue.control_and"(%2041, %done_1697) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1698 = "equeue.launch"(%2033, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2043 = "equeue.control_and"(%2042, %done_1698) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1699 = "equeue.launch"(%2033, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2044 = "equeue.control_and"(%2043, %done_1699) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1700 = "equeue.launch"(%2033, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2045 = "equeue.control_and"(%2044, %done_1700) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1701 = "equeue.launch"(%2033, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2046 = "equeue.control_and"(%2045, %done_1701) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1702 = "equeue.launch"(%2033, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2047 = "equeue.control_and"(%2046, %done_1702) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2047) : (!equeue.signal) -> ()
      %2048 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2048) : (!equeue.signal) -> ()
      %2049 = "equeue.control_start"() : () -> !equeue.signal
      %done_1703 = "equeue.launch"(%2049, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1704 = "equeue.launch"(%2049, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2050 = "equeue.control_and"(%done_1703, %done_1704) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1705 = "equeue.launch"(%2049, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2051 = "equeue.control_and"(%2050, %done_1705) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1706 = "equeue.launch"(%2049, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2052 = "equeue.control_and"(%2051, %done_1706) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1707 = "equeue.launch"(%2049, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2053 = "equeue.control_and"(%2052, %done_1707) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1708 = "equeue.launch"(%2049, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2054 = "equeue.control_and"(%2053, %done_1708) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1709 = "equeue.launch"(%2049, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2055 = "equeue.control_and"(%2054, %done_1709) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1710 = "equeue.launch"(%2049, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2056 = "equeue.control_and"(%2055, %done_1710) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1711 = "equeue.launch"(%2049, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2057 = "equeue.control_and"(%2056, %done_1711) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1712 = "equeue.launch"(%2049, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2058 = "equeue.control_and"(%2057, %done_1712) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1713 = "equeue.launch"(%2049, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2059 = "equeue.control_and"(%2058, %done_1713) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1714 = "equeue.launch"(%2049, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2060 = "equeue.control_and"(%2059, %done_1714) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1715 = "equeue.launch"(%2049, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2061 = "equeue.control_and"(%2060, %done_1715) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1716 = "equeue.launch"(%2049, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2062 = "equeue.control_and"(%2061, %done_1716) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1717 = "equeue.launch"(%2049, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2063 = "equeue.control_and"(%2062, %done_1717) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2063) : (!equeue.signal) -> ()
      %2064 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2064) : (!equeue.signal) -> ()
      %2065 = "equeue.control_start"() : () -> !equeue.signal
      %done_1718 = "equeue.launch"(%2065, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1719 = "equeue.launch"(%2065, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2066 = "equeue.control_and"(%done_1718, %done_1719) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1720 = "equeue.launch"(%2065, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2067 = "equeue.control_and"(%2066, %done_1720) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1721 = "equeue.launch"(%2065, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2068 = "equeue.control_and"(%2067, %done_1721) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1722 = "equeue.launch"(%2065, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2069 = "equeue.control_and"(%2068, %done_1722) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1723 = "equeue.launch"(%2065, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2070 = "equeue.control_and"(%2069, %done_1723) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1724 = "equeue.launch"(%2065, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2071 = "equeue.control_and"(%2070, %done_1724) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1725 = "equeue.launch"(%2065, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2072 = "equeue.control_and"(%2071, %done_1725) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1726 = "equeue.launch"(%2065, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2073 = "equeue.control_and"(%2072, %done_1726) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1727 = "equeue.launch"(%2065, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2074 = "equeue.control_and"(%2073, %done_1727) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1728 = "equeue.launch"(%2065, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2075 = "equeue.control_and"(%2074, %done_1728) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1729 = "equeue.launch"(%2065, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2076 = "equeue.control_and"(%2075, %done_1729) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1730 = "equeue.launch"(%2065, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2077 = "equeue.control_and"(%2076, %done_1730) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1731 = "equeue.launch"(%2065, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2078 = "equeue.control_and"(%2077, %done_1731) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1732 = "equeue.launch"(%2065, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2079 = "equeue.control_and"(%2078, %done_1732) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2079) : (!equeue.signal) -> ()
      %2080 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2080) : (!equeue.signal) -> ()
      %2081 = "equeue.control_start"() : () -> !equeue.signal
      %done_1733 = "equeue.launch"(%2081, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1734 = "equeue.launch"(%2081, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2082 = "equeue.control_and"(%done_1733, %done_1734) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1735 = "equeue.launch"(%2081, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2083 = "equeue.control_and"(%2082, %done_1735) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1736 = "equeue.launch"(%2081, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2084 = "equeue.control_and"(%2083, %done_1736) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1737 = "equeue.launch"(%2081, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2085 = "equeue.control_and"(%2084, %done_1737) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1738 = "equeue.launch"(%2081, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2086 = "equeue.control_and"(%2085, %done_1738) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1739 = "equeue.launch"(%2081, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2087 = "equeue.control_and"(%2086, %done_1739) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1740 = "equeue.launch"(%2081, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2088 = "equeue.control_and"(%2087, %done_1740) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1741 = "equeue.launch"(%2081, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2089 = "equeue.control_and"(%2088, %done_1741) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1742 = "equeue.launch"(%2081, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2090 = "equeue.control_and"(%2089, %done_1742) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1743 = "equeue.launch"(%2081, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2091 = "equeue.control_and"(%2090, %done_1743) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1744 = "equeue.launch"(%2081, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2092 = "equeue.control_and"(%2091, %done_1744) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1745 = "equeue.launch"(%2081, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2093 = "equeue.control_and"(%2092, %done_1745) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1746 = "equeue.launch"(%2081, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2094 = "equeue.control_and"(%2093, %done_1746) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1747 = "equeue.launch"(%2081, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2095 = "equeue.control_and"(%2094, %done_1747) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2095) : (!equeue.signal) -> ()
      %2096 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2096) : (!equeue.signal) -> ()
      %2097 = "equeue.control_start"() : () -> !equeue.signal
      %done_1748 = "equeue.launch"(%2097, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1749 = "equeue.launch"(%2097, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2098 = "equeue.control_and"(%done_1748, %done_1749) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1750 = "equeue.launch"(%2097, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2099 = "equeue.control_and"(%2098, %done_1750) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1751 = "equeue.launch"(%2097, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2100 = "equeue.control_and"(%2099, %done_1751) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1752 = "equeue.launch"(%2097, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2101 = "equeue.control_and"(%2100, %done_1752) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1753 = "equeue.launch"(%2097, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2102 = "equeue.control_and"(%2101, %done_1753) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1754 = "equeue.launch"(%2097, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2103 = "equeue.control_and"(%2102, %done_1754) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1755 = "equeue.launch"(%2097, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2104 = "equeue.control_and"(%2103, %done_1755) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1756 = "equeue.launch"(%2097, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2105 = "equeue.control_and"(%2104, %done_1756) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1757 = "equeue.launch"(%2097, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2106 = "equeue.control_and"(%2105, %done_1757) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1758 = "equeue.launch"(%2097, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2107 = "equeue.control_and"(%2106, %done_1758) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1759 = "equeue.launch"(%2097, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2108 = "equeue.control_and"(%2107, %done_1759) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1760 = "equeue.launch"(%2097, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2109 = "equeue.control_and"(%2108, %done_1760) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1761 = "equeue.launch"(%2097, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2110 = "equeue.control_and"(%2109, %done_1761) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1762 = "equeue.launch"(%2097, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2111 = "equeue.control_and"(%2110, %done_1762) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2111) : (!equeue.signal) -> ()
      %2112 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2112) : (!equeue.signal) -> ()
      %2113 = "equeue.control_start"() : () -> !equeue.signal
      %done_1763 = "equeue.launch"(%2113, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1764 = "equeue.launch"(%2113, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2114 = "equeue.control_and"(%done_1763, %done_1764) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1765 = "equeue.launch"(%2113, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2115 = "equeue.control_and"(%2114, %done_1765) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1766 = "equeue.launch"(%2113, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2116 = "equeue.control_and"(%2115, %done_1766) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1767 = "equeue.launch"(%2113, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2117 = "equeue.control_and"(%2116, %done_1767) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1768 = "equeue.launch"(%2113, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2118 = "equeue.control_and"(%2117, %done_1768) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1769 = "equeue.launch"(%2113, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2119 = "equeue.control_and"(%2118, %done_1769) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1770 = "equeue.launch"(%2113, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2120 = "equeue.control_and"(%2119, %done_1770) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1771 = "equeue.launch"(%2113, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2121 = "equeue.control_and"(%2120, %done_1771) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1772 = "equeue.launch"(%2113, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2122 = "equeue.control_and"(%2121, %done_1772) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1773 = "equeue.launch"(%2113, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2123 = "equeue.control_and"(%2122, %done_1773) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1774 = "equeue.launch"(%2113, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2124 = "equeue.control_and"(%2123, %done_1774) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1775 = "equeue.launch"(%2113, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2125 = "equeue.control_and"(%2124, %done_1775) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1776 = "equeue.launch"(%2113, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2126 = "equeue.control_and"(%2125, %done_1776) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1777 = "equeue.launch"(%2113, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2127 = "equeue.control_and"(%2126, %done_1777) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2127) : (!equeue.signal) -> ()
      %2128 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2128) : (!equeue.signal) -> ()
      %2129 = "equeue.control_start"() : () -> !equeue.signal
      %done_1778 = "equeue.launch"(%2129, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1779 = "equeue.launch"(%2129, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2130 = "equeue.control_and"(%done_1778, %done_1779) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1780 = "equeue.launch"(%2129, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2131 = "equeue.control_and"(%2130, %done_1780) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1781 = "equeue.launch"(%2129, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2132 = "equeue.control_and"(%2131, %done_1781) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1782 = "equeue.launch"(%2129, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2133 = "equeue.control_and"(%2132, %done_1782) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1783 = "equeue.launch"(%2129, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2134 = "equeue.control_and"(%2133, %done_1783) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1784 = "equeue.launch"(%2129, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2135 = "equeue.control_and"(%2134, %done_1784) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1785 = "equeue.launch"(%2129, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2136 = "equeue.control_and"(%2135, %done_1785) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1786 = "equeue.launch"(%2129, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2137 = "equeue.control_and"(%2136, %done_1786) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1787 = "equeue.launch"(%2129, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2138 = "equeue.control_and"(%2137, %done_1787) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1788 = "equeue.launch"(%2129, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2139 = "equeue.control_and"(%2138, %done_1788) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1789 = "equeue.launch"(%2129, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2140 = "equeue.control_and"(%2139, %done_1789) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1790 = "equeue.launch"(%2129, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2141 = "equeue.control_and"(%2140, %done_1790) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1791 = "equeue.launch"(%2129, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2142 = "equeue.control_and"(%2141, %done_1791) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1792 = "equeue.launch"(%2129, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2143 = "equeue.control_and"(%2142, %done_1792) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2143) : (!equeue.signal) -> ()
      %2144 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2144) : (!equeue.signal) -> ()
      %2145 = "equeue.control_start"() : () -> !equeue.signal
      %done_1793 = "equeue.launch"(%2145, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1794 = "equeue.launch"(%2145, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2146 = "equeue.control_and"(%done_1793, %done_1794) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1795 = "equeue.launch"(%2145, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2147 = "equeue.control_and"(%2146, %done_1795) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1796 = "equeue.launch"(%2145, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2148 = "equeue.control_and"(%2147, %done_1796) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1797 = "equeue.launch"(%2145, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2149 = "equeue.control_and"(%2148, %done_1797) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1798 = "equeue.launch"(%2145, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2150 = "equeue.control_and"(%2149, %done_1798) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1799 = "equeue.launch"(%2145, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2151 = "equeue.control_and"(%2150, %done_1799) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1800 = "equeue.launch"(%2145, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2152 = "equeue.control_and"(%2151, %done_1800) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1801 = "equeue.launch"(%2145, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2153 = "equeue.control_and"(%2152, %done_1801) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1802 = "equeue.launch"(%2145, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2154 = "equeue.control_and"(%2153, %done_1802) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1803 = "equeue.launch"(%2145, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2155 = "equeue.control_and"(%2154, %done_1803) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1804 = "equeue.launch"(%2145, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2156 = "equeue.control_and"(%2155, %done_1804) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1805 = "equeue.launch"(%2145, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2157 = "equeue.control_and"(%2156, %done_1805) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1806 = "equeue.launch"(%2145, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2158 = "equeue.control_and"(%2157, %done_1806) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1807 = "equeue.launch"(%2145, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2159 = "equeue.control_and"(%2158, %done_1807) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2159) : (!equeue.signal) -> ()
      %2160 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2160) : (!equeue.signal) -> ()
      %2161 = "equeue.control_start"() : () -> !equeue.signal
      %done_1808 = "equeue.launch"(%2161, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1809 = "equeue.launch"(%2161, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2162 = "equeue.control_and"(%done_1808, %done_1809) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1810 = "equeue.launch"(%2161, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2163 = "equeue.control_and"(%2162, %done_1810) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1811 = "equeue.launch"(%2161, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2164 = "equeue.control_and"(%2163, %done_1811) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1812 = "equeue.launch"(%2161, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2165 = "equeue.control_and"(%2164, %done_1812) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1813 = "equeue.launch"(%2161, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2166 = "equeue.control_and"(%2165, %done_1813) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1814 = "equeue.launch"(%2161, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2167 = "equeue.control_and"(%2166, %done_1814) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1815 = "equeue.launch"(%2161, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2168 = "equeue.control_and"(%2167, %done_1815) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1816 = "equeue.launch"(%2161, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2169 = "equeue.control_and"(%2168, %done_1816) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1817 = "equeue.launch"(%2161, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2170 = "equeue.control_and"(%2169, %done_1817) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1818 = "equeue.launch"(%2161, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2171 = "equeue.control_and"(%2170, %done_1818) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1819 = "equeue.launch"(%2161, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2172 = "equeue.control_and"(%2171, %done_1819) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1820 = "equeue.launch"(%2161, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2173 = "equeue.control_and"(%2172, %done_1820) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1821 = "equeue.launch"(%2161, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2174 = "equeue.control_and"(%2173, %done_1821) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1822 = "equeue.launch"(%2161, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2175 = "equeue.control_and"(%2174, %done_1822) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2175) : (!equeue.signal) -> ()
      %c0_1823 = constant 0 : index
      %2176 = "equeue.control_start"() : () -> !equeue.signal
      %2177 = "equeue.memcpy"(%2176, %122, %127, %111, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1824 = "equeue.launch"(%2177, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1825 = "equeue.launch"(%2177, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1826 = "equeue.launch"(%2177, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1827 = "equeue.launch"(%2177, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2178 = "equeue.control_and"(%done_1827, %2177) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2179 = "equeue.memcpy"(%2176, %122, %133, %113, %c0_1823) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1828 = "equeue.launch"(%2179, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1829 = "equeue.launch"(%2179, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1830 = "equeue.launch"(%2179, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1831 = "equeue.launch"(%2179, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2180 = "equeue.control_and"(%2179, %2178, %done_1831) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2181 = "equeue.memcpy"(%2176, %122, %139, %115, %c0_1823) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1832 = "equeue.launch"(%2181, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1833 = "equeue.launch"(%2181, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1834 = "equeue.launch"(%2181, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1835 = "equeue.launch"(%2181, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2182 = "equeue.control_and"(%2181, %2180, %done_1835) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2182) : (!equeue.signal) -> ()
      %2183 = "equeue.control_start"() : () -> !equeue.signal
      %2184 = "equeue.memcpy"(%2183, %122, %127, %111, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1836 = "equeue.launch"(%2184, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1837 = "equeue.launch"(%2184, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1838 = "equeue.launch"(%2184, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1839 = "equeue.launch"(%2184, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2185 = "equeue.control_and"(%done_1839, %2184) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2186 = "equeue.memcpy"(%2183, %122, %133, %113, %c0_1823) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1840 = "equeue.launch"(%2186, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1841 = "equeue.launch"(%2186, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1842 = "equeue.launch"(%2186, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1843 = "equeue.launch"(%2186, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2187 = "equeue.control_and"(%2186, %2185, %done_1843) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2188 = "equeue.memcpy"(%2183, %122, %139, %115, %c0_1823) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1844 = "equeue.launch"(%2188, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1845 = "equeue.launch"(%2188, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1846 = "equeue.launch"(%2188, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1847 = "equeue.launch"(%2188, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2189 = "equeue.control_and"(%2188, %2187, %done_1847) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2189) : (!equeue.signal) -> ()
      %2190 = "equeue.control_start"() : () -> !equeue.signal
      %2191 = "equeue.memcpy"(%2190, %122, %127, %111, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1848 = "equeue.launch"(%2191, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1849 = "equeue.launch"(%2191, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1850 = "equeue.launch"(%2191, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1851 = "equeue.launch"(%2191, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2192 = "equeue.control_and"(%done_1851, %2191) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2193 = "equeue.memcpy"(%2190, %122, %133, %113, %c0_1823) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1852 = "equeue.launch"(%2193, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1853 = "equeue.launch"(%2193, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1854 = "equeue.launch"(%2193, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1855 = "equeue.launch"(%2193, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2194 = "equeue.control_and"(%2193, %2192, %done_1855) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2195 = "equeue.memcpy"(%2190, %122, %139, %115, %c0_1823) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1856 = "equeue.launch"(%2195, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1857 = "equeue.launch"(%2195, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1858 = "equeue.launch"(%2195, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1859 = "equeue.launch"(%2195, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2196 = "equeue.control_and"(%2195, %2194, %done_1859) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2196) : (!equeue.signal) -> ()
      %2197 = "equeue.control_start"() : () -> !equeue.signal
      %2198 = "equeue.memcpy"(%2197, %122, %127, %111, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1860 = "equeue.launch"(%2198, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1861 = "equeue.launch"(%2198, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1862 = "equeue.launch"(%2198, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1863 = "equeue.launch"(%2198, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2199 = "equeue.control_and"(%done_1863, %2198) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2200 = "equeue.memcpy"(%2197, %122, %133, %113, %c0_1823) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1864 = "equeue.launch"(%2200, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1865 = "equeue.launch"(%2200, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1866 = "equeue.launch"(%2200, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1867 = "equeue.launch"(%2200, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2201 = "equeue.control_and"(%2200, %2199, %done_1867) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2202 = "equeue.memcpy"(%2197, %122, %139, %115, %c0_1823) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_1868 = "equeue.launch"(%2202, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1869 = "equeue.launch"(%2202, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1870 = "equeue.launch"(%2202, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_1871 = "equeue.launch"(%2202, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2203 = "equeue.control_and"(%2202, %2201, %done_1871) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2203) : (!equeue.signal) -> ()
      %2204 = "equeue.control_start"() : () -> !equeue.signal
      %2205 = "equeue.memcpy"(%2204, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2206 = "equeue.memcpy"(%2204, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2207 = "equeue.control_and"(%2205, %2206) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2208 = "equeue.memcpy"(%2204, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2209 = "equeue.control_and"(%2207, %2208) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2210 = "equeue.memcpy"(%2204, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2211 = "equeue.control_and"(%2209, %2210) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2212 = "equeue.memcpy"(%2204, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2213 = "equeue.control_and"(%2211, %2212) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2213) : (!equeue.signal) -> ()
      %2214 = "equeue.control_start"() : () -> !equeue.signal
      %done_1872 = "equeue.launch"(%2214, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1873 = "equeue.launch"(%2214, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2215 = "equeue.control_and"(%done_1872, %done_1873) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1874 = "equeue.launch"(%2214, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2216 = "equeue.control_and"(%2215, %done_1874) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1875 = "equeue.launch"(%2214, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2217 = "equeue.control_and"(%2216, %done_1875) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1876 = "equeue.launch"(%2214, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2218 = "equeue.control_and"(%2217, %done_1876) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1877 = "equeue.launch"(%2214, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2219 = "equeue.control_and"(%2218, %done_1877) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1878 = "equeue.launch"(%2214, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2220 = "equeue.control_and"(%2219, %done_1878) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1879 = "equeue.launch"(%2214, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2221 = "equeue.control_and"(%2220, %done_1879) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1880 = "equeue.launch"(%2214, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2222 = "equeue.control_and"(%2221, %done_1880) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1881 = "equeue.launch"(%2214, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2223 = "equeue.control_and"(%2222, %done_1881) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1882 = "equeue.launch"(%2214, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2224 = "equeue.control_and"(%2223, %done_1882) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1883 = "equeue.launch"(%2214, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2225 = "equeue.control_and"(%2224, %done_1883) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1884 = "equeue.launch"(%2214, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2226 = "equeue.control_and"(%2225, %done_1884) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1885 = "equeue.launch"(%2214, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2227 = "equeue.control_and"(%2226, %done_1885) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1886 = "equeue.launch"(%2214, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2228 = "equeue.control_and"(%2227, %done_1886) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2228) : (!equeue.signal) -> ()
      %2229 = "equeue.control_start"() : () -> !equeue.signal
      %2230 = "equeue.memcpy"(%2229, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2230) : (!equeue.signal) -> ()
      %2231 = "equeue.control_start"() : () -> !equeue.signal
      %done_1887 = "equeue.launch"(%2231, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1888 = "equeue.launch"(%2231, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2232 = "equeue.control_and"(%done_1887, %done_1888) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1889 = "equeue.launch"(%2231, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2233 = "equeue.control_and"(%2232, %done_1889) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1890 = "equeue.launch"(%2231, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2234 = "equeue.control_and"(%2233, %done_1890) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1891 = "equeue.launch"(%2231, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2235 = "equeue.control_and"(%2234, %done_1891) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1892 = "equeue.launch"(%2231, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2236 = "equeue.control_and"(%2235, %done_1892) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1893 = "equeue.launch"(%2231, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2237 = "equeue.control_and"(%2236, %done_1893) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1894 = "equeue.launch"(%2231, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2238 = "equeue.control_and"(%2237, %done_1894) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1895 = "equeue.launch"(%2231, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2239 = "equeue.control_and"(%2238, %done_1895) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1896 = "equeue.launch"(%2231, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2240 = "equeue.control_and"(%2239, %done_1896) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1897 = "equeue.launch"(%2231, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2241 = "equeue.control_and"(%2240, %done_1897) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1898 = "equeue.launch"(%2231, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2242 = "equeue.control_and"(%2241, %done_1898) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1899 = "equeue.launch"(%2231, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2243 = "equeue.control_and"(%2242, %done_1899) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1900 = "equeue.launch"(%2231, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2244 = "equeue.control_and"(%2243, %done_1900) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1901 = "equeue.launch"(%2231, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2245 = "equeue.control_and"(%2244, %done_1901) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2245) : (!equeue.signal) -> ()
      %2246 = "equeue.control_start"() : () -> !equeue.signal
      %2247 = "equeue.memcpy"(%2246, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2247) : (!equeue.signal) -> ()
      %2248 = "equeue.control_start"() : () -> !equeue.signal
      %done_1902 = "equeue.launch"(%2248, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1903 = "equeue.launch"(%2248, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2249 = "equeue.control_and"(%done_1902, %done_1903) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1904 = "equeue.launch"(%2248, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2250 = "equeue.control_and"(%2249, %done_1904) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1905 = "equeue.launch"(%2248, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2251 = "equeue.control_and"(%2250, %done_1905) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1906 = "equeue.launch"(%2248, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2252 = "equeue.control_and"(%2251, %done_1906) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1907 = "equeue.launch"(%2248, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2253 = "equeue.control_and"(%2252, %done_1907) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1908 = "equeue.launch"(%2248, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2254 = "equeue.control_and"(%2253, %done_1908) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1909 = "equeue.launch"(%2248, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2255 = "equeue.control_and"(%2254, %done_1909) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1910 = "equeue.launch"(%2248, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2256 = "equeue.control_and"(%2255, %done_1910) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1911 = "equeue.launch"(%2248, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2257 = "equeue.control_and"(%2256, %done_1911) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1912 = "equeue.launch"(%2248, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2258 = "equeue.control_and"(%2257, %done_1912) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1913 = "equeue.launch"(%2248, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2259 = "equeue.control_and"(%2258, %done_1913) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1914 = "equeue.launch"(%2248, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2260 = "equeue.control_and"(%2259, %done_1914) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1915 = "equeue.launch"(%2248, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2261 = "equeue.control_and"(%2260, %done_1915) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1916 = "equeue.launch"(%2248, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2262 = "equeue.control_and"(%2261, %done_1916) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2262) : (!equeue.signal) -> ()
      %2263 = "equeue.control_start"() : () -> !equeue.signal
      %2264 = "equeue.memcpy"(%2263, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2264) : (!equeue.signal) -> ()
      %2265 = "equeue.control_start"() : () -> !equeue.signal
      %done_1917 = "equeue.launch"(%2265, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1918 = "equeue.launch"(%2265, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2266 = "equeue.control_and"(%done_1917, %done_1918) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1919 = "equeue.launch"(%2265, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2267 = "equeue.control_and"(%2266, %done_1919) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1920 = "equeue.launch"(%2265, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2268 = "equeue.control_and"(%2267, %done_1920) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1921 = "equeue.launch"(%2265, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2269 = "equeue.control_and"(%2268, %done_1921) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1922 = "equeue.launch"(%2265, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2270 = "equeue.control_and"(%2269, %done_1922) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1923 = "equeue.launch"(%2265, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2271 = "equeue.control_and"(%2270, %done_1923) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1924 = "equeue.launch"(%2265, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2272 = "equeue.control_and"(%2271, %done_1924) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1925 = "equeue.launch"(%2265, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2273 = "equeue.control_and"(%2272, %done_1925) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1926 = "equeue.launch"(%2265, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2274 = "equeue.control_and"(%2273, %done_1926) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1927 = "equeue.launch"(%2265, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2275 = "equeue.control_and"(%2274, %done_1927) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1928 = "equeue.launch"(%2265, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2276 = "equeue.control_and"(%2275, %done_1928) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1929 = "equeue.launch"(%2265, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2277 = "equeue.control_and"(%2276, %done_1929) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1930 = "equeue.launch"(%2265, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2278 = "equeue.control_and"(%2277, %done_1930) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1931 = "equeue.launch"(%2265, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2279 = "equeue.control_and"(%2278, %done_1931) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2279) : (!equeue.signal) -> ()
      %2280 = "equeue.control_start"() : () -> !equeue.signal
      %2281 = "equeue.memcpy"(%2280, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2281) : (!equeue.signal) -> ()
      %2282 = "equeue.control_start"() : () -> !equeue.signal
      %done_1932 = "equeue.launch"(%2282, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1933 = "equeue.launch"(%2282, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2283 = "equeue.control_and"(%done_1932, %done_1933) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1934 = "equeue.launch"(%2282, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2284 = "equeue.control_and"(%2283, %done_1934) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1935 = "equeue.launch"(%2282, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2285 = "equeue.control_and"(%2284, %done_1935) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1936 = "equeue.launch"(%2282, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2286 = "equeue.control_and"(%2285, %done_1936) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1937 = "equeue.launch"(%2282, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2287 = "equeue.control_and"(%2286, %done_1937) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1938 = "equeue.launch"(%2282, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2288 = "equeue.control_and"(%2287, %done_1938) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1939 = "equeue.launch"(%2282, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2289 = "equeue.control_and"(%2288, %done_1939) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1940 = "equeue.launch"(%2282, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2290 = "equeue.control_and"(%2289, %done_1940) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1941 = "equeue.launch"(%2282, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2291 = "equeue.control_and"(%2290, %done_1941) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1942 = "equeue.launch"(%2282, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2292 = "equeue.control_and"(%2291, %done_1942) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1943 = "equeue.launch"(%2282, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2293 = "equeue.control_and"(%2292, %done_1943) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1944 = "equeue.launch"(%2282, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2294 = "equeue.control_and"(%2293, %done_1944) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1945 = "equeue.launch"(%2282, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2295 = "equeue.control_and"(%2294, %done_1945) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1946 = "equeue.launch"(%2282, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2296 = "equeue.control_and"(%2295, %done_1946) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2296) : (!equeue.signal) -> ()
      %2297 = "equeue.control_start"() : () -> !equeue.signal
      %2298 = "equeue.memcpy"(%2297, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2298) : (!equeue.signal) -> ()
      %2299 = "equeue.control_start"() : () -> !equeue.signal
      %done_1947 = "equeue.launch"(%2299, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1948 = "equeue.launch"(%2299, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2300 = "equeue.control_and"(%done_1947, %done_1948) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1949 = "equeue.launch"(%2299, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2301 = "equeue.control_and"(%2300, %done_1949) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1950 = "equeue.launch"(%2299, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2302 = "equeue.control_and"(%2301, %done_1950) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1951 = "equeue.launch"(%2299, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2303 = "equeue.control_and"(%2302, %done_1951) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1952 = "equeue.launch"(%2299, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2304 = "equeue.control_and"(%2303, %done_1952) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1953 = "equeue.launch"(%2299, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2305 = "equeue.control_and"(%2304, %done_1953) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1954 = "equeue.launch"(%2299, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2306 = "equeue.control_and"(%2305, %done_1954) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1955 = "equeue.launch"(%2299, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2307 = "equeue.control_and"(%2306, %done_1955) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1956 = "equeue.launch"(%2299, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2308 = "equeue.control_and"(%2307, %done_1956) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1957 = "equeue.launch"(%2299, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2309 = "equeue.control_and"(%2308, %done_1957) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1958 = "equeue.launch"(%2299, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2310 = "equeue.control_and"(%2309, %done_1958) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1959 = "equeue.launch"(%2299, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2311 = "equeue.control_and"(%2310, %done_1959) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1960 = "equeue.launch"(%2299, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2312 = "equeue.control_and"(%2311, %done_1960) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1961 = "equeue.launch"(%2299, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2313 = "equeue.control_and"(%2312, %done_1961) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2313) : (!equeue.signal) -> ()
      %2314 = "equeue.control_start"() : () -> !equeue.signal
      %2315 = "equeue.memcpy"(%2314, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2315) : (!equeue.signal) -> ()
      %2316 = "equeue.control_start"() : () -> !equeue.signal
      %done_1962 = "equeue.launch"(%2316, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1963 = "equeue.launch"(%2316, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2317 = "equeue.control_and"(%done_1962, %done_1963) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1964 = "equeue.launch"(%2316, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2318 = "equeue.control_and"(%2317, %done_1964) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1965 = "equeue.launch"(%2316, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2319 = "equeue.control_and"(%2318, %done_1965) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1966 = "equeue.launch"(%2316, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2320 = "equeue.control_and"(%2319, %done_1966) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1967 = "equeue.launch"(%2316, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2321 = "equeue.control_and"(%2320, %done_1967) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1968 = "equeue.launch"(%2316, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2322 = "equeue.control_and"(%2321, %done_1968) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1969 = "equeue.launch"(%2316, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2323 = "equeue.control_and"(%2322, %done_1969) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1970 = "equeue.launch"(%2316, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2324 = "equeue.control_and"(%2323, %done_1970) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1971 = "equeue.launch"(%2316, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2325 = "equeue.control_and"(%2324, %done_1971) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1972 = "equeue.launch"(%2316, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2326 = "equeue.control_and"(%2325, %done_1972) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1973 = "equeue.launch"(%2316, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2327 = "equeue.control_and"(%2326, %done_1973) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1974 = "equeue.launch"(%2316, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2328 = "equeue.control_and"(%2327, %done_1974) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1975 = "equeue.launch"(%2316, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2329 = "equeue.control_and"(%2328, %done_1975) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1976 = "equeue.launch"(%2316, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2330 = "equeue.control_and"(%2329, %done_1976) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2330) : (!equeue.signal) -> ()
      %2331 = "equeue.control_start"() : () -> !equeue.signal
      %2332 = "equeue.memcpy"(%2331, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2332) : (!equeue.signal) -> ()
      %2333 = "equeue.control_start"() : () -> !equeue.signal
      %done_1977 = "equeue.launch"(%2333, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1978 = "equeue.launch"(%2333, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2334 = "equeue.control_and"(%done_1977, %done_1978) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1979 = "equeue.launch"(%2333, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2335 = "equeue.control_and"(%2334, %done_1979) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1980 = "equeue.launch"(%2333, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2336 = "equeue.control_and"(%2335, %done_1980) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1981 = "equeue.launch"(%2333, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2337 = "equeue.control_and"(%2336, %done_1981) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1982 = "equeue.launch"(%2333, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2338 = "equeue.control_and"(%2337, %done_1982) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1983 = "equeue.launch"(%2333, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2339 = "equeue.control_and"(%2338, %done_1983) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1984 = "equeue.launch"(%2333, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2340 = "equeue.control_and"(%2339, %done_1984) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1985 = "equeue.launch"(%2333, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2341 = "equeue.control_and"(%2340, %done_1985) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1986 = "equeue.launch"(%2333, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2342 = "equeue.control_and"(%2341, %done_1986) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1987 = "equeue.launch"(%2333, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2343 = "equeue.control_and"(%2342, %done_1987) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1988 = "equeue.launch"(%2333, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2344 = "equeue.control_and"(%2343, %done_1988) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1989 = "equeue.launch"(%2333, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2345 = "equeue.control_and"(%2344, %done_1989) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1990 = "equeue.launch"(%2333, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2346 = "equeue.control_and"(%2345, %done_1990) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1991 = "equeue.launch"(%2333, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2347 = "equeue.control_and"(%2346, %done_1991) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2347) : (!equeue.signal) -> ()
      %2348 = "equeue.control_start"() : () -> !equeue.signal
      %2349 = "equeue.memcpy"(%2348, %121, %129, %102, %c0_1823) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2349) : (!equeue.signal) -> ()
      %2350 = "equeue.control_start"() : () -> !equeue.signal
      %done_1992 = "equeue.launch"(%2350, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_1993 = "equeue.launch"(%2350, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2351 = "equeue.control_and"(%done_1992, %done_1993) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1994 = "equeue.launch"(%2350, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2352 = "equeue.control_and"(%2351, %done_1994) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1995 = "equeue.launch"(%2350, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2353 = "equeue.control_and"(%2352, %done_1995) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1996 = "equeue.launch"(%2350, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2354 = "equeue.control_and"(%2353, %done_1996) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1997 = "equeue.launch"(%2350, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2355 = "equeue.control_and"(%2354, %done_1997) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1998 = "equeue.launch"(%2350, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2356 = "equeue.control_and"(%2355, %done_1998) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_1999 = "equeue.launch"(%2350, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2357 = "equeue.control_and"(%2356, %done_1999) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2000 = "equeue.launch"(%2350, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2358 = "equeue.control_and"(%2357, %done_2000) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2001 = "equeue.launch"(%2350, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2359 = "equeue.control_and"(%2358, %done_2001) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2002 = "equeue.launch"(%2350, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2360 = "equeue.control_and"(%2359, %done_2002) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2003 = "equeue.launch"(%2350, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2361 = "equeue.control_and"(%2360, %done_2003) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2004 = "equeue.launch"(%2350, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2362 = "equeue.control_and"(%2361, %done_2004) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2005 = "equeue.launch"(%2350, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2363 = "equeue.control_and"(%2362, %done_2005) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2006 = "equeue.launch"(%2350, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2364 = "equeue.control_and"(%2363, %done_2006) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2364) : (!equeue.signal) -> ()
      %2365 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2365) : (!equeue.signal) -> ()
      %2366 = "equeue.control_start"() : () -> !equeue.signal
      %done_2007 = "equeue.launch"(%2366, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2008 = "equeue.launch"(%2366, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2367 = "equeue.control_and"(%done_2007, %done_2008) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2009 = "equeue.launch"(%2366, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2368 = "equeue.control_and"(%2367, %done_2009) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2010 = "equeue.launch"(%2366, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2369 = "equeue.control_and"(%2368, %done_2010) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2011 = "equeue.launch"(%2366, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2370 = "equeue.control_and"(%2369, %done_2011) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2012 = "equeue.launch"(%2366, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2371 = "equeue.control_and"(%2370, %done_2012) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2013 = "equeue.launch"(%2366, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2372 = "equeue.control_and"(%2371, %done_2013) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2014 = "equeue.launch"(%2366, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2373 = "equeue.control_and"(%2372, %done_2014) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2015 = "equeue.launch"(%2366, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2374 = "equeue.control_and"(%2373, %done_2015) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2016 = "equeue.launch"(%2366, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2375 = "equeue.control_and"(%2374, %done_2016) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2017 = "equeue.launch"(%2366, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2376 = "equeue.control_and"(%2375, %done_2017) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2018 = "equeue.launch"(%2366, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2377 = "equeue.control_and"(%2376, %done_2018) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2019 = "equeue.launch"(%2366, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2378 = "equeue.control_and"(%2377, %done_2019) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2020 = "equeue.launch"(%2366, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2379 = "equeue.control_and"(%2378, %done_2020) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2021 = "equeue.launch"(%2366, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2380 = "equeue.control_and"(%2379, %done_2021) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2380) : (!equeue.signal) -> ()
      %2381 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2381) : (!equeue.signal) -> ()
      %2382 = "equeue.control_start"() : () -> !equeue.signal
      %done_2022 = "equeue.launch"(%2382, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2023 = "equeue.launch"(%2382, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2383 = "equeue.control_and"(%done_2022, %done_2023) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2024 = "equeue.launch"(%2382, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2384 = "equeue.control_and"(%2383, %done_2024) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2025 = "equeue.launch"(%2382, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2385 = "equeue.control_and"(%2384, %done_2025) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2026 = "equeue.launch"(%2382, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2386 = "equeue.control_and"(%2385, %done_2026) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2027 = "equeue.launch"(%2382, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2387 = "equeue.control_and"(%2386, %done_2027) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2028 = "equeue.launch"(%2382, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2388 = "equeue.control_and"(%2387, %done_2028) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2029 = "equeue.launch"(%2382, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2389 = "equeue.control_and"(%2388, %done_2029) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2030 = "equeue.launch"(%2382, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2390 = "equeue.control_and"(%2389, %done_2030) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2031 = "equeue.launch"(%2382, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2391 = "equeue.control_and"(%2390, %done_2031) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2032 = "equeue.launch"(%2382, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2392 = "equeue.control_and"(%2391, %done_2032) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2033 = "equeue.launch"(%2382, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2393 = "equeue.control_and"(%2392, %done_2033) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2034 = "equeue.launch"(%2382, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2394 = "equeue.control_and"(%2393, %done_2034) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2035 = "equeue.launch"(%2382, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2395 = "equeue.control_and"(%2394, %done_2035) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2036 = "equeue.launch"(%2382, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2396 = "equeue.control_and"(%2395, %done_2036) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2396) : (!equeue.signal) -> ()
      %2397 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2397) : (!equeue.signal) -> ()
      %2398 = "equeue.control_start"() : () -> !equeue.signal
      %done_2037 = "equeue.launch"(%2398, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2038 = "equeue.launch"(%2398, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2399 = "equeue.control_and"(%done_2037, %done_2038) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2039 = "equeue.launch"(%2398, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2400 = "equeue.control_and"(%2399, %done_2039) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2040 = "equeue.launch"(%2398, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2401 = "equeue.control_and"(%2400, %done_2040) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2041 = "equeue.launch"(%2398, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2402 = "equeue.control_and"(%2401, %done_2041) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2042 = "equeue.launch"(%2398, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2403 = "equeue.control_and"(%2402, %done_2042) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2043 = "equeue.launch"(%2398, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2404 = "equeue.control_and"(%2403, %done_2043) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2044 = "equeue.launch"(%2398, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2405 = "equeue.control_and"(%2404, %done_2044) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2045 = "equeue.launch"(%2398, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2406 = "equeue.control_and"(%2405, %done_2045) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2046 = "equeue.launch"(%2398, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2407 = "equeue.control_and"(%2406, %done_2046) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2047 = "equeue.launch"(%2398, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2408 = "equeue.control_and"(%2407, %done_2047) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2048 = "equeue.launch"(%2398, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2409 = "equeue.control_and"(%2408, %done_2048) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2049 = "equeue.launch"(%2398, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2410 = "equeue.control_and"(%2409, %done_2049) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2050 = "equeue.launch"(%2398, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2411 = "equeue.control_and"(%2410, %done_2050) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2051 = "equeue.launch"(%2398, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2412 = "equeue.control_and"(%2411, %done_2051) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2412) : (!equeue.signal) -> ()
      %2413 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2413) : (!equeue.signal) -> ()
      %2414 = "equeue.control_start"() : () -> !equeue.signal
      %done_2052 = "equeue.launch"(%2414, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2053 = "equeue.launch"(%2414, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2415 = "equeue.control_and"(%done_2052, %done_2053) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2054 = "equeue.launch"(%2414, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2416 = "equeue.control_and"(%2415, %done_2054) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2055 = "equeue.launch"(%2414, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2417 = "equeue.control_and"(%2416, %done_2055) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2056 = "equeue.launch"(%2414, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2418 = "equeue.control_and"(%2417, %done_2056) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2057 = "equeue.launch"(%2414, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2419 = "equeue.control_and"(%2418, %done_2057) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2058 = "equeue.launch"(%2414, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2420 = "equeue.control_and"(%2419, %done_2058) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2059 = "equeue.launch"(%2414, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2421 = "equeue.control_and"(%2420, %done_2059) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2060 = "equeue.launch"(%2414, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2422 = "equeue.control_and"(%2421, %done_2060) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2061 = "equeue.launch"(%2414, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2423 = "equeue.control_and"(%2422, %done_2061) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2062 = "equeue.launch"(%2414, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2424 = "equeue.control_and"(%2423, %done_2062) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2063 = "equeue.launch"(%2414, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2425 = "equeue.control_and"(%2424, %done_2063) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2064 = "equeue.launch"(%2414, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2426 = "equeue.control_and"(%2425, %done_2064) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2065 = "equeue.launch"(%2414, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2427 = "equeue.control_and"(%2426, %done_2065) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2066 = "equeue.launch"(%2414, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2428 = "equeue.control_and"(%2427, %done_2066) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2428) : (!equeue.signal) -> ()
      %2429 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2429) : (!equeue.signal) -> ()
      %2430 = "equeue.control_start"() : () -> !equeue.signal
      %done_2067 = "equeue.launch"(%2430, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2068 = "equeue.launch"(%2430, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2431 = "equeue.control_and"(%done_2067, %done_2068) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2069 = "equeue.launch"(%2430, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2432 = "equeue.control_and"(%2431, %done_2069) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2070 = "equeue.launch"(%2430, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2433 = "equeue.control_and"(%2432, %done_2070) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2071 = "equeue.launch"(%2430, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2434 = "equeue.control_and"(%2433, %done_2071) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2072 = "equeue.launch"(%2430, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2435 = "equeue.control_and"(%2434, %done_2072) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2073 = "equeue.launch"(%2430, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2436 = "equeue.control_and"(%2435, %done_2073) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2074 = "equeue.launch"(%2430, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2437 = "equeue.control_and"(%2436, %done_2074) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2075 = "equeue.launch"(%2430, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2438 = "equeue.control_and"(%2437, %done_2075) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2076 = "equeue.launch"(%2430, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2439 = "equeue.control_and"(%2438, %done_2076) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2077 = "equeue.launch"(%2430, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2440 = "equeue.control_and"(%2439, %done_2077) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2078 = "equeue.launch"(%2430, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2441 = "equeue.control_and"(%2440, %done_2078) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2079 = "equeue.launch"(%2430, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2442 = "equeue.control_and"(%2441, %done_2079) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2080 = "equeue.launch"(%2430, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2443 = "equeue.control_and"(%2442, %done_2080) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2081 = "equeue.launch"(%2430, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2444 = "equeue.control_and"(%2443, %done_2081) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2444) : (!equeue.signal) -> ()
      %2445 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2445) : (!equeue.signal) -> ()
      %2446 = "equeue.control_start"() : () -> !equeue.signal
      %done_2082 = "equeue.launch"(%2446, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2083 = "equeue.launch"(%2446, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2447 = "equeue.control_and"(%done_2082, %done_2083) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2084 = "equeue.launch"(%2446, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2448 = "equeue.control_and"(%2447, %done_2084) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2085 = "equeue.launch"(%2446, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2449 = "equeue.control_and"(%2448, %done_2085) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2086 = "equeue.launch"(%2446, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2450 = "equeue.control_and"(%2449, %done_2086) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2087 = "equeue.launch"(%2446, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2451 = "equeue.control_and"(%2450, %done_2087) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2088 = "equeue.launch"(%2446, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2452 = "equeue.control_and"(%2451, %done_2088) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2089 = "equeue.launch"(%2446, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2453 = "equeue.control_and"(%2452, %done_2089) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2090 = "equeue.launch"(%2446, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2454 = "equeue.control_and"(%2453, %done_2090) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2091 = "equeue.launch"(%2446, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2455 = "equeue.control_and"(%2454, %done_2091) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2092 = "equeue.launch"(%2446, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2456 = "equeue.control_and"(%2455, %done_2092) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2093 = "equeue.launch"(%2446, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2457 = "equeue.control_and"(%2456, %done_2093) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2094 = "equeue.launch"(%2446, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2458 = "equeue.control_and"(%2457, %done_2094) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2095 = "equeue.launch"(%2446, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2459 = "equeue.control_and"(%2458, %done_2095) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2096 = "equeue.launch"(%2446, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2460 = "equeue.control_and"(%2459, %done_2096) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2460) : (!equeue.signal) -> ()
      %2461 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2461) : (!equeue.signal) -> ()
      %2462 = "equeue.control_start"() : () -> !equeue.signal
      %done_2097 = "equeue.launch"(%2462, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2098 = "equeue.launch"(%2462, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2463 = "equeue.control_and"(%done_2097, %done_2098) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2099 = "equeue.launch"(%2462, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2464 = "equeue.control_and"(%2463, %done_2099) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2100 = "equeue.launch"(%2462, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2465 = "equeue.control_and"(%2464, %done_2100) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2101 = "equeue.launch"(%2462, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2466 = "equeue.control_and"(%2465, %done_2101) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2102 = "equeue.launch"(%2462, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2467 = "equeue.control_and"(%2466, %done_2102) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2103 = "equeue.launch"(%2462, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2468 = "equeue.control_and"(%2467, %done_2103) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2104 = "equeue.launch"(%2462, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2469 = "equeue.control_and"(%2468, %done_2104) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2105 = "equeue.launch"(%2462, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2470 = "equeue.control_and"(%2469, %done_2105) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2106 = "equeue.launch"(%2462, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2471 = "equeue.control_and"(%2470, %done_2106) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2107 = "equeue.launch"(%2462, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2472 = "equeue.control_and"(%2471, %done_2107) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2108 = "equeue.launch"(%2462, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2473 = "equeue.control_and"(%2472, %done_2108) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2109 = "equeue.launch"(%2462, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2474 = "equeue.control_and"(%2473, %done_2109) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2110 = "equeue.launch"(%2462, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2475 = "equeue.control_and"(%2474, %done_2110) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2111 = "equeue.launch"(%2462, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2476 = "equeue.control_and"(%2475, %done_2111) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2476) : (!equeue.signal) -> ()
      %2477 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2477) : (!equeue.signal) -> ()
      %2478 = "equeue.control_start"() : () -> !equeue.signal
      %done_2112 = "equeue.launch"(%2478, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2113 = "equeue.launch"(%2478, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2479 = "equeue.control_and"(%done_2112, %done_2113) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2114 = "equeue.launch"(%2478, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2480 = "equeue.control_and"(%2479, %done_2114) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2115 = "equeue.launch"(%2478, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2481 = "equeue.control_and"(%2480, %done_2115) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2116 = "equeue.launch"(%2478, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2482 = "equeue.control_and"(%2481, %done_2116) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2117 = "equeue.launch"(%2478, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2483 = "equeue.control_and"(%2482, %done_2117) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2118 = "equeue.launch"(%2478, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2484 = "equeue.control_and"(%2483, %done_2118) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2119 = "equeue.launch"(%2478, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2485 = "equeue.control_and"(%2484, %done_2119) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2120 = "equeue.launch"(%2478, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2486 = "equeue.control_and"(%2485, %done_2120) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2121 = "equeue.launch"(%2478, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2487 = "equeue.control_and"(%2486, %done_2121) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2122 = "equeue.launch"(%2478, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2488 = "equeue.control_and"(%2487, %done_2122) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2123 = "equeue.launch"(%2478, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2489 = "equeue.control_and"(%2488, %done_2123) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2124 = "equeue.launch"(%2478, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2490 = "equeue.control_and"(%2489, %done_2124) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2125 = "equeue.launch"(%2478, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2491 = "equeue.control_and"(%2490, %done_2125) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2126 = "equeue.launch"(%2478, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2492 = "equeue.control_and"(%2491, %done_2126) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2492) : (!equeue.signal) -> ()
      %c0_2127 = constant 0 : index
      %2493 = "equeue.control_start"() : () -> !equeue.signal
      %2494 = "equeue.memcpy"(%2493, %122, %127, %111, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2128 = "equeue.launch"(%2494, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2129 = "equeue.launch"(%2494, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2130 = "equeue.launch"(%2494, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2131 = "equeue.launch"(%2494, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2495 = "equeue.control_and"(%done_2131, %2494) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2496 = "equeue.memcpy"(%2493, %122, %133, %113, %c0_2127) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2132 = "equeue.launch"(%2496, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2133 = "equeue.launch"(%2496, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2134 = "equeue.launch"(%2496, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2135 = "equeue.launch"(%2496, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2497 = "equeue.control_and"(%2496, %2495, %done_2135) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2498 = "equeue.memcpy"(%2493, %122, %139, %115, %c0_2127) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2136 = "equeue.launch"(%2498, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2137 = "equeue.launch"(%2498, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2138 = "equeue.launch"(%2498, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2139 = "equeue.launch"(%2498, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2499 = "equeue.control_and"(%2498, %2497, %done_2139) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2499) : (!equeue.signal) -> ()
      %2500 = "equeue.control_start"() : () -> !equeue.signal
      %2501 = "equeue.memcpy"(%2500, %122, %127, %111, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2140 = "equeue.launch"(%2501, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2141 = "equeue.launch"(%2501, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2142 = "equeue.launch"(%2501, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2143 = "equeue.launch"(%2501, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2502 = "equeue.control_and"(%done_2143, %2501) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2503 = "equeue.memcpy"(%2500, %122, %133, %113, %c0_2127) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2144 = "equeue.launch"(%2503, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2145 = "equeue.launch"(%2503, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2146 = "equeue.launch"(%2503, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2147 = "equeue.launch"(%2503, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2504 = "equeue.control_and"(%2503, %2502, %done_2147) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2505 = "equeue.memcpy"(%2500, %122, %139, %115, %c0_2127) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2148 = "equeue.launch"(%2505, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2149 = "equeue.launch"(%2505, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2150 = "equeue.launch"(%2505, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2151 = "equeue.launch"(%2505, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2506 = "equeue.control_and"(%2505, %2504, %done_2151) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2506) : (!equeue.signal) -> ()
      %2507 = "equeue.control_start"() : () -> !equeue.signal
      %2508 = "equeue.memcpy"(%2507, %122, %127, %111, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2152 = "equeue.launch"(%2508, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2153 = "equeue.launch"(%2508, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2154 = "equeue.launch"(%2508, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2155 = "equeue.launch"(%2508, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2509 = "equeue.control_and"(%done_2155, %2508) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2510 = "equeue.memcpy"(%2507, %122, %133, %113, %c0_2127) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2156 = "equeue.launch"(%2510, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2157 = "equeue.launch"(%2510, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2158 = "equeue.launch"(%2510, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2159 = "equeue.launch"(%2510, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2511 = "equeue.control_and"(%2510, %2509, %done_2159) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2512 = "equeue.memcpy"(%2507, %122, %139, %115, %c0_2127) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2160 = "equeue.launch"(%2512, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2161 = "equeue.launch"(%2512, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2162 = "equeue.launch"(%2512, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2163 = "equeue.launch"(%2512, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2513 = "equeue.control_and"(%2512, %2511, %done_2163) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2513) : (!equeue.signal) -> ()
      %2514 = "equeue.control_start"() : () -> !equeue.signal
      %2515 = "equeue.memcpy"(%2514, %122, %127, %111, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2164 = "equeue.launch"(%2515, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2165 = "equeue.launch"(%2515, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2166 = "equeue.launch"(%2515, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2167 = "equeue.launch"(%2515, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2516 = "equeue.control_and"(%done_2167, %2515) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2517 = "equeue.memcpy"(%2514, %122, %133, %113, %c0_2127) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2168 = "equeue.launch"(%2517, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2169 = "equeue.launch"(%2517, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2170 = "equeue.launch"(%2517, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2171 = "equeue.launch"(%2517, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2518 = "equeue.control_and"(%2517, %2516, %done_2171) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2519 = "equeue.memcpy"(%2514, %122, %139, %115, %c0_2127) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2172 = "equeue.launch"(%2519, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2173 = "equeue.launch"(%2519, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2174 = "equeue.launch"(%2519, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2175 = "equeue.launch"(%2519, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2520 = "equeue.control_and"(%2519, %2518, %done_2175) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2520) : (!equeue.signal) -> ()
      %2521 = "equeue.control_start"() : () -> !equeue.signal
      %2522 = "equeue.memcpy"(%2521, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2523 = "equeue.memcpy"(%2521, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2524 = "equeue.control_and"(%2522, %2523) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2525 = "equeue.memcpy"(%2521, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2526 = "equeue.control_and"(%2524, %2525) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2527 = "equeue.memcpy"(%2521, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2528 = "equeue.control_and"(%2526, %2527) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2529 = "equeue.memcpy"(%2521, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2530 = "equeue.control_and"(%2528, %2529) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2530) : (!equeue.signal) -> ()
      %2531 = "equeue.control_start"() : () -> !equeue.signal
      %done_2176 = "equeue.launch"(%2531, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2177 = "equeue.launch"(%2531, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2532 = "equeue.control_and"(%done_2176, %done_2177) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2178 = "equeue.launch"(%2531, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2533 = "equeue.control_and"(%2532, %done_2178) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2179 = "equeue.launch"(%2531, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2534 = "equeue.control_and"(%2533, %done_2179) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2180 = "equeue.launch"(%2531, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2535 = "equeue.control_and"(%2534, %done_2180) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2181 = "equeue.launch"(%2531, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2536 = "equeue.control_and"(%2535, %done_2181) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2182 = "equeue.launch"(%2531, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2537 = "equeue.control_and"(%2536, %done_2182) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2183 = "equeue.launch"(%2531, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2538 = "equeue.control_and"(%2537, %done_2183) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2184 = "equeue.launch"(%2531, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2539 = "equeue.control_and"(%2538, %done_2184) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2185 = "equeue.launch"(%2531, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2540 = "equeue.control_and"(%2539, %done_2185) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2186 = "equeue.launch"(%2531, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2541 = "equeue.control_and"(%2540, %done_2186) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2187 = "equeue.launch"(%2531, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2542 = "equeue.control_and"(%2541, %done_2187) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2188 = "equeue.launch"(%2531, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2543 = "equeue.control_and"(%2542, %done_2188) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2189 = "equeue.launch"(%2531, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2544 = "equeue.control_and"(%2543, %done_2189) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2190 = "equeue.launch"(%2531, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2545 = "equeue.control_and"(%2544, %done_2190) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2545) : (!equeue.signal) -> ()
      %2546 = "equeue.control_start"() : () -> !equeue.signal
      %2547 = "equeue.memcpy"(%2546, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2547) : (!equeue.signal) -> ()
      %2548 = "equeue.control_start"() : () -> !equeue.signal
      %done_2191 = "equeue.launch"(%2548, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2192 = "equeue.launch"(%2548, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2549 = "equeue.control_and"(%done_2191, %done_2192) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2193 = "equeue.launch"(%2548, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2550 = "equeue.control_and"(%2549, %done_2193) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2194 = "equeue.launch"(%2548, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2551 = "equeue.control_and"(%2550, %done_2194) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2195 = "equeue.launch"(%2548, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2552 = "equeue.control_and"(%2551, %done_2195) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2196 = "equeue.launch"(%2548, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2553 = "equeue.control_and"(%2552, %done_2196) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2197 = "equeue.launch"(%2548, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2554 = "equeue.control_and"(%2553, %done_2197) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2198 = "equeue.launch"(%2548, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2555 = "equeue.control_and"(%2554, %done_2198) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2199 = "equeue.launch"(%2548, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2556 = "equeue.control_and"(%2555, %done_2199) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2200 = "equeue.launch"(%2548, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2557 = "equeue.control_and"(%2556, %done_2200) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2201 = "equeue.launch"(%2548, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2558 = "equeue.control_and"(%2557, %done_2201) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2202 = "equeue.launch"(%2548, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2559 = "equeue.control_and"(%2558, %done_2202) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2203 = "equeue.launch"(%2548, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2560 = "equeue.control_and"(%2559, %done_2203) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2204 = "equeue.launch"(%2548, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2561 = "equeue.control_and"(%2560, %done_2204) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2205 = "equeue.launch"(%2548, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2562 = "equeue.control_and"(%2561, %done_2205) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2562) : (!equeue.signal) -> ()
      %2563 = "equeue.control_start"() : () -> !equeue.signal
      %2564 = "equeue.memcpy"(%2563, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2564) : (!equeue.signal) -> ()
      %2565 = "equeue.control_start"() : () -> !equeue.signal
      %done_2206 = "equeue.launch"(%2565, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2207 = "equeue.launch"(%2565, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2566 = "equeue.control_and"(%done_2206, %done_2207) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2208 = "equeue.launch"(%2565, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2567 = "equeue.control_and"(%2566, %done_2208) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2209 = "equeue.launch"(%2565, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2568 = "equeue.control_and"(%2567, %done_2209) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2210 = "equeue.launch"(%2565, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2569 = "equeue.control_and"(%2568, %done_2210) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2211 = "equeue.launch"(%2565, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2570 = "equeue.control_and"(%2569, %done_2211) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2212 = "equeue.launch"(%2565, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2571 = "equeue.control_and"(%2570, %done_2212) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2213 = "equeue.launch"(%2565, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2572 = "equeue.control_and"(%2571, %done_2213) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2214 = "equeue.launch"(%2565, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2573 = "equeue.control_and"(%2572, %done_2214) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2215 = "equeue.launch"(%2565, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2574 = "equeue.control_and"(%2573, %done_2215) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2216 = "equeue.launch"(%2565, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2575 = "equeue.control_and"(%2574, %done_2216) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2217 = "equeue.launch"(%2565, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2576 = "equeue.control_and"(%2575, %done_2217) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2218 = "equeue.launch"(%2565, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2577 = "equeue.control_and"(%2576, %done_2218) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2219 = "equeue.launch"(%2565, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2578 = "equeue.control_and"(%2577, %done_2219) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2220 = "equeue.launch"(%2565, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2579 = "equeue.control_and"(%2578, %done_2220) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2579) : (!equeue.signal) -> ()
      %2580 = "equeue.control_start"() : () -> !equeue.signal
      %2581 = "equeue.memcpy"(%2580, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2581) : (!equeue.signal) -> ()
      %2582 = "equeue.control_start"() : () -> !equeue.signal
      %done_2221 = "equeue.launch"(%2582, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2222 = "equeue.launch"(%2582, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2583 = "equeue.control_and"(%done_2221, %done_2222) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2223 = "equeue.launch"(%2582, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2584 = "equeue.control_and"(%2583, %done_2223) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2224 = "equeue.launch"(%2582, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2585 = "equeue.control_and"(%2584, %done_2224) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2225 = "equeue.launch"(%2582, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2586 = "equeue.control_and"(%2585, %done_2225) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2226 = "equeue.launch"(%2582, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2587 = "equeue.control_and"(%2586, %done_2226) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2227 = "equeue.launch"(%2582, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2588 = "equeue.control_and"(%2587, %done_2227) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2228 = "equeue.launch"(%2582, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2589 = "equeue.control_and"(%2588, %done_2228) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2229 = "equeue.launch"(%2582, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2590 = "equeue.control_and"(%2589, %done_2229) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2230 = "equeue.launch"(%2582, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2591 = "equeue.control_and"(%2590, %done_2230) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2231 = "equeue.launch"(%2582, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2592 = "equeue.control_and"(%2591, %done_2231) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2232 = "equeue.launch"(%2582, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2593 = "equeue.control_and"(%2592, %done_2232) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2233 = "equeue.launch"(%2582, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2594 = "equeue.control_and"(%2593, %done_2233) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2234 = "equeue.launch"(%2582, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2595 = "equeue.control_and"(%2594, %done_2234) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2235 = "equeue.launch"(%2582, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2596 = "equeue.control_and"(%2595, %done_2235) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2596) : (!equeue.signal) -> ()
      %2597 = "equeue.control_start"() : () -> !equeue.signal
      %2598 = "equeue.memcpy"(%2597, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2598) : (!equeue.signal) -> ()
      %2599 = "equeue.control_start"() : () -> !equeue.signal
      %done_2236 = "equeue.launch"(%2599, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2237 = "equeue.launch"(%2599, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2600 = "equeue.control_and"(%done_2236, %done_2237) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2238 = "equeue.launch"(%2599, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2601 = "equeue.control_and"(%2600, %done_2238) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2239 = "equeue.launch"(%2599, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2602 = "equeue.control_and"(%2601, %done_2239) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2240 = "equeue.launch"(%2599, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2603 = "equeue.control_and"(%2602, %done_2240) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2241 = "equeue.launch"(%2599, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2604 = "equeue.control_and"(%2603, %done_2241) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2242 = "equeue.launch"(%2599, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2605 = "equeue.control_and"(%2604, %done_2242) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2243 = "equeue.launch"(%2599, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2606 = "equeue.control_and"(%2605, %done_2243) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2244 = "equeue.launch"(%2599, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2607 = "equeue.control_and"(%2606, %done_2244) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2245 = "equeue.launch"(%2599, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2608 = "equeue.control_and"(%2607, %done_2245) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2246 = "equeue.launch"(%2599, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2609 = "equeue.control_and"(%2608, %done_2246) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2247 = "equeue.launch"(%2599, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2610 = "equeue.control_and"(%2609, %done_2247) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2248 = "equeue.launch"(%2599, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2611 = "equeue.control_and"(%2610, %done_2248) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2249 = "equeue.launch"(%2599, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2612 = "equeue.control_and"(%2611, %done_2249) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2250 = "equeue.launch"(%2599, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2613 = "equeue.control_and"(%2612, %done_2250) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2613) : (!equeue.signal) -> ()
      %2614 = "equeue.control_start"() : () -> !equeue.signal
      %2615 = "equeue.memcpy"(%2614, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2615) : (!equeue.signal) -> ()
      %2616 = "equeue.control_start"() : () -> !equeue.signal
      %done_2251 = "equeue.launch"(%2616, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2252 = "equeue.launch"(%2616, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2617 = "equeue.control_and"(%done_2251, %done_2252) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2253 = "equeue.launch"(%2616, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2618 = "equeue.control_and"(%2617, %done_2253) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2254 = "equeue.launch"(%2616, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2619 = "equeue.control_and"(%2618, %done_2254) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2255 = "equeue.launch"(%2616, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2620 = "equeue.control_and"(%2619, %done_2255) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2256 = "equeue.launch"(%2616, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2621 = "equeue.control_and"(%2620, %done_2256) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2257 = "equeue.launch"(%2616, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2622 = "equeue.control_and"(%2621, %done_2257) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2258 = "equeue.launch"(%2616, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2623 = "equeue.control_and"(%2622, %done_2258) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2259 = "equeue.launch"(%2616, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2624 = "equeue.control_and"(%2623, %done_2259) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2260 = "equeue.launch"(%2616, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2625 = "equeue.control_and"(%2624, %done_2260) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2261 = "equeue.launch"(%2616, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2626 = "equeue.control_and"(%2625, %done_2261) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2262 = "equeue.launch"(%2616, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2627 = "equeue.control_and"(%2626, %done_2262) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2263 = "equeue.launch"(%2616, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2628 = "equeue.control_and"(%2627, %done_2263) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2264 = "equeue.launch"(%2616, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2629 = "equeue.control_and"(%2628, %done_2264) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2265 = "equeue.launch"(%2616, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2630 = "equeue.control_and"(%2629, %done_2265) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2630) : (!equeue.signal) -> ()
      %2631 = "equeue.control_start"() : () -> !equeue.signal
      %2632 = "equeue.memcpy"(%2631, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2632) : (!equeue.signal) -> ()
      %2633 = "equeue.control_start"() : () -> !equeue.signal
      %done_2266 = "equeue.launch"(%2633, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2267 = "equeue.launch"(%2633, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2634 = "equeue.control_and"(%done_2266, %done_2267) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2268 = "equeue.launch"(%2633, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2635 = "equeue.control_and"(%2634, %done_2268) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2269 = "equeue.launch"(%2633, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2636 = "equeue.control_and"(%2635, %done_2269) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2270 = "equeue.launch"(%2633, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2637 = "equeue.control_and"(%2636, %done_2270) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2271 = "equeue.launch"(%2633, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2638 = "equeue.control_and"(%2637, %done_2271) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2272 = "equeue.launch"(%2633, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2639 = "equeue.control_and"(%2638, %done_2272) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2273 = "equeue.launch"(%2633, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2640 = "equeue.control_and"(%2639, %done_2273) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2274 = "equeue.launch"(%2633, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2641 = "equeue.control_and"(%2640, %done_2274) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2275 = "equeue.launch"(%2633, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2642 = "equeue.control_and"(%2641, %done_2275) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2276 = "equeue.launch"(%2633, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2643 = "equeue.control_and"(%2642, %done_2276) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2277 = "equeue.launch"(%2633, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2644 = "equeue.control_and"(%2643, %done_2277) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2278 = "equeue.launch"(%2633, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2645 = "equeue.control_and"(%2644, %done_2278) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2279 = "equeue.launch"(%2633, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2646 = "equeue.control_and"(%2645, %done_2279) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2280 = "equeue.launch"(%2633, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2647 = "equeue.control_and"(%2646, %done_2280) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2647) : (!equeue.signal) -> ()
      %2648 = "equeue.control_start"() : () -> !equeue.signal
      %2649 = "equeue.memcpy"(%2648, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2649) : (!equeue.signal) -> ()
      %2650 = "equeue.control_start"() : () -> !equeue.signal
      %done_2281 = "equeue.launch"(%2650, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2282 = "equeue.launch"(%2650, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2651 = "equeue.control_and"(%done_2281, %done_2282) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2283 = "equeue.launch"(%2650, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2652 = "equeue.control_and"(%2651, %done_2283) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2284 = "equeue.launch"(%2650, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2653 = "equeue.control_and"(%2652, %done_2284) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2285 = "equeue.launch"(%2650, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2654 = "equeue.control_and"(%2653, %done_2285) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2286 = "equeue.launch"(%2650, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2655 = "equeue.control_and"(%2654, %done_2286) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2287 = "equeue.launch"(%2650, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2656 = "equeue.control_and"(%2655, %done_2287) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2288 = "equeue.launch"(%2650, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2657 = "equeue.control_and"(%2656, %done_2288) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2289 = "equeue.launch"(%2650, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2658 = "equeue.control_and"(%2657, %done_2289) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2290 = "equeue.launch"(%2650, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2659 = "equeue.control_and"(%2658, %done_2290) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2291 = "equeue.launch"(%2650, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2660 = "equeue.control_and"(%2659, %done_2291) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2292 = "equeue.launch"(%2650, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2661 = "equeue.control_and"(%2660, %done_2292) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2293 = "equeue.launch"(%2650, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2662 = "equeue.control_and"(%2661, %done_2293) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2294 = "equeue.launch"(%2650, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2663 = "equeue.control_and"(%2662, %done_2294) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2295 = "equeue.launch"(%2650, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2664 = "equeue.control_and"(%2663, %done_2295) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2664) : (!equeue.signal) -> ()
      %2665 = "equeue.control_start"() : () -> !equeue.signal
      %2666 = "equeue.memcpy"(%2665, %121, %129, %102, %c0_2127) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2666) : (!equeue.signal) -> ()
      %2667 = "equeue.control_start"() : () -> !equeue.signal
      %done_2296 = "equeue.launch"(%2667, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2297 = "equeue.launch"(%2667, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2668 = "equeue.control_and"(%done_2296, %done_2297) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2298 = "equeue.launch"(%2667, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2669 = "equeue.control_and"(%2668, %done_2298) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2299 = "equeue.launch"(%2667, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2670 = "equeue.control_and"(%2669, %done_2299) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2300 = "equeue.launch"(%2667, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2671 = "equeue.control_and"(%2670, %done_2300) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2301 = "equeue.launch"(%2667, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2672 = "equeue.control_and"(%2671, %done_2301) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2302 = "equeue.launch"(%2667, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2673 = "equeue.control_and"(%2672, %done_2302) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2303 = "equeue.launch"(%2667, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2674 = "equeue.control_and"(%2673, %done_2303) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2304 = "equeue.launch"(%2667, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2675 = "equeue.control_and"(%2674, %done_2304) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2305 = "equeue.launch"(%2667, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2676 = "equeue.control_and"(%2675, %done_2305) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2306 = "equeue.launch"(%2667, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2677 = "equeue.control_and"(%2676, %done_2306) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2307 = "equeue.launch"(%2667, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2678 = "equeue.control_and"(%2677, %done_2307) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2308 = "equeue.launch"(%2667, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2679 = "equeue.control_and"(%2678, %done_2308) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2309 = "equeue.launch"(%2667, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2680 = "equeue.control_and"(%2679, %done_2309) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2310 = "equeue.launch"(%2667, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2681 = "equeue.control_and"(%2680, %done_2310) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2681) : (!equeue.signal) -> ()
      %2682 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2682) : (!equeue.signal) -> ()
      %2683 = "equeue.control_start"() : () -> !equeue.signal
      %done_2311 = "equeue.launch"(%2683, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2312 = "equeue.launch"(%2683, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2684 = "equeue.control_and"(%done_2311, %done_2312) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2313 = "equeue.launch"(%2683, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2685 = "equeue.control_and"(%2684, %done_2313) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2314 = "equeue.launch"(%2683, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2686 = "equeue.control_and"(%2685, %done_2314) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2315 = "equeue.launch"(%2683, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2687 = "equeue.control_and"(%2686, %done_2315) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2316 = "equeue.launch"(%2683, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2688 = "equeue.control_and"(%2687, %done_2316) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2317 = "equeue.launch"(%2683, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2689 = "equeue.control_and"(%2688, %done_2317) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2318 = "equeue.launch"(%2683, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2690 = "equeue.control_and"(%2689, %done_2318) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2319 = "equeue.launch"(%2683, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2691 = "equeue.control_and"(%2690, %done_2319) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2320 = "equeue.launch"(%2683, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2692 = "equeue.control_and"(%2691, %done_2320) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2321 = "equeue.launch"(%2683, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2693 = "equeue.control_and"(%2692, %done_2321) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2322 = "equeue.launch"(%2683, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2694 = "equeue.control_and"(%2693, %done_2322) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2323 = "equeue.launch"(%2683, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2695 = "equeue.control_and"(%2694, %done_2323) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2324 = "equeue.launch"(%2683, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2696 = "equeue.control_and"(%2695, %done_2324) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2325 = "equeue.launch"(%2683, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2697 = "equeue.control_and"(%2696, %done_2325) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2697) : (!equeue.signal) -> ()
      %2698 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2698) : (!equeue.signal) -> ()
      %2699 = "equeue.control_start"() : () -> !equeue.signal
      %done_2326 = "equeue.launch"(%2699, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2327 = "equeue.launch"(%2699, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2700 = "equeue.control_and"(%done_2326, %done_2327) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2328 = "equeue.launch"(%2699, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2701 = "equeue.control_and"(%2700, %done_2328) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2329 = "equeue.launch"(%2699, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2702 = "equeue.control_and"(%2701, %done_2329) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2330 = "equeue.launch"(%2699, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2703 = "equeue.control_and"(%2702, %done_2330) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2331 = "equeue.launch"(%2699, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2704 = "equeue.control_and"(%2703, %done_2331) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2332 = "equeue.launch"(%2699, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2705 = "equeue.control_and"(%2704, %done_2332) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2333 = "equeue.launch"(%2699, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2706 = "equeue.control_and"(%2705, %done_2333) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2334 = "equeue.launch"(%2699, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2707 = "equeue.control_and"(%2706, %done_2334) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2335 = "equeue.launch"(%2699, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2708 = "equeue.control_and"(%2707, %done_2335) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2336 = "equeue.launch"(%2699, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2709 = "equeue.control_and"(%2708, %done_2336) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2337 = "equeue.launch"(%2699, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2710 = "equeue.control_and"(%2709, %done_2337) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2338 = "equeue.launch"(%2699, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2711 = "equeue.control_and"(%2710, %done_2338) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2339 = "equeue.launch"(%2699, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2712 = "equeue.control_and"(%2711, %done_2339) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2340 = "equeue.launch"(%2699, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2713 = "equeue.control_and"(%2712, %done_2340) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2713) : (!equeue.signal) -> ()
      %2714 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2714) : (!equeue.signal) -> ()
      %2715 = "equeue.control_start"() : () -> !equeue.signal
      %done_2341 = "equeue.launch"(%2715, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2342 = "equeue.launch"(%2715, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2716 = "equeue.control_and"(%done_2341, %done_2342) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2343 = "equeue.launch"(%2715, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2717 = "equeue.control_and"(%2716, %done_2343) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2344 = "equeue.launch"(%2715, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2718 = "equeue.control_and"(%2717, %done_2344) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2345 = "equeue.launch"(%2715, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2719 = "equeue.control_and"(%2718, %done_2345) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2346 = "equeue.launch"(%2715, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2720 = "equeue.control_and"(%2719, %done_2346) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2347 = "equeue.launch"(%2715, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2721 = "equeue.control_and"(%2720, %done_2347) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2348 = "equeue.launch"(%2715, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2722 = "equeue.control_and"(%2721, %done_2348) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2349 = "equeue.launch"(%2715, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2723 = "equeue.control_and"(%2722, %done_2349) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2350 = "equeue.launch"(%2715, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2724 = "equeue.control_and"(%2723, %done_2350) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2351 = "equeue.launch"(%2715, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2725 = "equeue.control_and"(%2724, %done_2351) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2352 = "equeue.launch"(%2715, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2726 = "equeue.control_and"(%2725, %done_2352) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2353 = "equeue.launch"(%2715, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2727 = "equeue.control_and"(%2726, %done_2353) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2354 = "equeue.launch"(%2715, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2728 = "equeue.control_and"(%2727, %done_2354) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2355 = "equeue.launch"(%2715, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2729 = "equeue.control_and"(%2728, %done_2355) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2729) : (!equeue.signal) -> ()
      %2730 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2730) : (!equeue.signal) -> ()
      %2731 = "equeue.control_start"() : () -> !equeue.signal
      %done_2356 = "equeue.launch"(%2731, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2357 = "equeue.launch"(%2731, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2732 = "equeue.control_and"(%done_2356, %done_2357) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2358 = "equeue.launch"(%2731, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2733 = "equeue.control_and"(%2732, %done_2358) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2359 = "equeue.launch"(%2731, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2734 = "equeue.control_and"(%2733, %done_2359) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2360 = "equeue.launch"(%2731, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2735 = "equeue.control_and"(%2734, %done_2360) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2361 = "equeue.launch"(%2731, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2736 = "equeue.control_and"(%2735, %done_2361) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2362 = "equeue.launch"(%2731, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2737 = "equeue.control_and"(%2736, %done_2362) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2363 = "equeue.launch"(%2731, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2738 = "equeue.control_and"(%2737, %done_2363) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2364 = "equeue.launch"(%2731, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2739 = "equeue.control_and"(%2738, %done_2364) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2365 = "equeue.launch"(%2731, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2740 = "equeue.control_and"(%2739, %done_2365) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2366 = "equeue.launch"(%2731, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2741 = "equeue.control_and"(%2740, %done_2366) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2367 = "equeue.launch"(%2731, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2742 = "equeue.control_and"(%2741, %done_2367) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2368 = "equeue.launch"(%2731, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2743 = "equeue.control_and"(%2742, %done_2368) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2369 = "equeue.launch"(%2731, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2744 = "equeue.control_and"(%2743, %done_2369) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2370 = "equeue.launch"(%2731, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2745 = "equeue.control_and"(%2744, %done_2370) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2745) : (!equeue.signal) -> ()
      %2746 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2746) : (!equeue.signal) -> ()
      %2747 = "equeue.control_start"() : () -> !equeue.signal
      %done_2371 = "equeue.launch"(%2747, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2372 = "equeue.launch"(%2747, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2748 = "equeue.control_and"(%done_2371, %done_2372) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2373 = "equeue.launch"(%2747, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2749 = "equeue.control_and"(%2748, %done_2373) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2374 = "equeue.launch"(%2747, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2750 = "equeue.control_and"(%2749, %done_2374) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2375 = "equeue.launch"(%2747, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2751 = "equeue.control_and"(%2750, %done_2375) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2376 = "equeue.launch"(%2747, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2752 = "equeue.control_and"(%2751, %done_2376) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2377 = "equeue.launch"(%2747, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2753 = "equeue.control_and"(%2752, %done_2377) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2378 = "equeue.launch"(%2747, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2754 = "equeue.control_and"(%2753, %done_2378) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2379 = "equeue.launch"(%2747, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2755 = "equeue.control_and"(%2754, %done_2379) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2380 = "equeue.launch"(%2747, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2756 = "equeue.control_and"(%2755, %done_2380) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2381 = "equeue.launch"(%2747, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2757 = "equeue.control_and"(%2756, %done_2381) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2382 = "equeue.launch"(%2747, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2758 = "equeue.control_and"(%2757, %done_2382) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2383 = "equeue.launch"(%2747, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2759 = "equeue.control_and"(%2758, %done_2383) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2384 = "equeue.launch"(%2747, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2760 = "equeue.control_and"(%2759, %done_2384) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2385 = "equeue.launch"(%2747, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2761 = "equeue.control_and"(%2760, %done_2385) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2761) : (!equeue.signal) -> ()
      %2762 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2762) : (!equeue.signal) -> ()
      %2763 = "equeue.control_start"() : () -> !equeue.signal
      %done_2386 = "equeue.launch"(%2763, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2387 = "equeue.launch"(%2763, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2764 = "equeue.control_and"(%done_2386, %done_2387) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2388 = "equeue.launch"(%2763, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2765 = "equeue.control_and"(%2764, %done_2388) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2389 = "equeue.launch"(%2763, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2766 = "equeue.control_and"(%2765, %done_2389) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2390 = "equeue.launch"(%2763, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2767 = "equeue.control_and"(%2766, %done_2390) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2391 = "equeue.launch"(%2763, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2768 = "equeue.control_and"(%2767, %done_2391) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2392 = "equeue.launch"(%2763, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2769 = "equeue.control_and"(%2768, %done_2392) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2393 = "equeue.launch"(%2763, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2770 = "equeue.control_and"(%2769, %done_2393) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2394 = "equeue.launch"(%2763, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2771 = "equeue.control_and"(%2770, %done_2394) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2395 = "equeue.launch"(%2763, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2772 = "equeue.control_and"(%2771, %done_2395) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2396 = "equeue.launch"(%2763, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2773 = "equeue.control_and"(%2772, %done_2396) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2397 = "equeue.launch"(%2763, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2774 = "equeue.control_and"(%2773, %done_2397) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2398 = "equeue.launch"(%2763, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2775 = "equeue.control_and"(%2774, %done_2398) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2399 = "equeue.launch"(%2763, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2776 = "equeue.control_and"(%2775, %done_2399) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2400 = "equeue.launch"(%2763, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2777 = "equeue.control_and"(%2776, %done_2400) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2777) : (!equeue.signal) -> ()
      %2778 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2778) : (!equeue.signal) -> ()
      %2779 = "equeue.control_start"() : () -> !equeue.signal
      %done_2401 = "equeue.launch"(%2779, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2402 = "equeue.launch"(%2779, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2780 = "equeue.control_and"(%done_2401, %done_2402) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2403 = "equeue.launch"(%2779, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2781 = "equeue.control_and"(%2780, %done_2403) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2404 = "equeue.launch"(%2779, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2782 = "equeue.control_and"(%2781, %done_2404) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2405 = "equeue.launch"(%2779, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2783 = "equeue.control_and"(%2782, %done_2405) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2406 = "equeue.launch"(%2779, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2784 = "equeue.control_and"(%2783, %done_2406) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2407 = "equeue.launch"(%2779, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2785 = "equeue.control_and"(%2784, %done_2407) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2408 = "equeue.launch"(%2779, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2786 = "equeue.control_and"(%2785, %done_2408) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2409 = "equeue.launch"(%2779, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2787 = "equeue.control_and"(%2786, %done_2409) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2410 = "equeue.launch"(%2779, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2788 = "equeue.control_and"(%2787, %done_2410) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2411 = "equeue.launch"(%2779, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2789 = "equeue.control_and"(%2788, %done_2411) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2412 = "equeue.launch"(%2779, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2790 = "equeue.control_and"(%2789, %done_2412) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2413 = "equeue.launch"(%2779, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2791 = "equeue.control_and"(%2790, %done_2413) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2414 = "equeue.launch"(%2779, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2792 = "equeue.control_and"(%2791, %done_2414) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2415 = "equeue.launch"(%2779, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2793 = "equeue.control_and"(%2792, %done_2415) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2793) : (!equeue.signal) -> ()
      %2794 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2794) : (!equeue.signal) -> ()
      %2795 = "equeue.control_start"() : () -> !equeue.signal
      %done_2416 = "equeue.launch"(%2795, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2417 = "equeue.launch"(%2795, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2796 = "equeue.control_and"(%done_2416, %done_2417) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2418 = "equeue.launch"(%2795, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2797 = "equeue.control_and"(%2796, %done_2418) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2419 = "equeue.launch"(%2795, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2798 = "equeue.control_and"(%2797, %done_2419) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2420 = "equeue.launch"(%2795, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2799 = "equeue.control_and"(%2798, %done_2420) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2421 = "equeue.launch"(%2795, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2800 = "equeue.control_and"(%2799, %done_2421) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2422 = "equeue.launch"(%2795, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2801 = "equeue.control_and"(%2800, %done_2422) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2423 = "equeue.launch"(%2795, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2802 = "equeue.control_and"(%2801, %done_2423) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2424 = "equeue.launch"(%2795, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2803 = "equeue.control_and"(%2802, %done_2424) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2425 = "equeue.launch"(%2795, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2804 = "equeue.control_and"(%2803, %done_2425) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2426 = "equeue.launch"(%2795, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2805 = "equeue.control_and"(%2804, %done_2426) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2427 = "equeue.launch"(%2795, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2806 = "equeue.control_and"(%2805, %done_2427) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2428 = "equeue.launch"(%2795, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2807 = "equeue.control_and"(%2806, %done_2428) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2429 = "equeue.launch"(%2795, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2808 = "equeue.control_and"(%2807, %done_2429) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2430 = "equeue.launch"(%2795, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2809 = "equeue.control_and"(%2808, %done_2430) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2809) : (!equeue.signal) -> ()
      %c0_2431 = constant 0 : index
      %2810 = "equeue.control_start"() : () -> !equeue.signal
      %2811 = "equeue.memcpy"(%2810, %122, %127, %111, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2432 = "equeue.launch"(%2811, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2433 = "equeue.launch"(%2811, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2434 = "equeue.launch"(%2811, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2435 = "equeue.launch"(%2811, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2812 = "equeue.control_and"(%done_2435, %2811) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2813 = "equeue.memcpy"(%2810, %122, %133, %113, %c0_2431) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2436 = "equeue.launch"(%2813, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2437 = "equeue.launch"(%2813, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2438 = "equeue.launch"(%2813, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2439 = "equeue.launch"(%2813, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2814 = "equeue.control_and"(%2813, %2812, %done_2439) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2815 = "equeue.memcpy"(%2810, %122, %139, %115, %c0_2431) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2440 = "equeue.launch"(%2815, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2441 = "equeue.launch"(%2815, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2442 = "equeue.launch"(%2815, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2443 = "equeue.launch"(%2815, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2816 = "equeue.control_and"(%2815, %2814, %done_2443) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2816) : (!equeue.signal) -> ()
      %2817 = "equeue.control_start"() : () -> !equeue.signal
      %2818 = "equeue.memcpy"(%2817, %122, %127, %111, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2444 = "equeue.launch"(%2818, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2445 = "equeue.launch"(%2818, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2446 = "equeue.launch"(%2818, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2447 = "equeue.launch"(%2818, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2819 = "equeue.control_and"(%done_2447, %2818) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2820 = "equeue.memcpy"(%2817, %122, %133, %113, %c0_2431) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2448 = "equeue.launch"(%2820, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2449 = "equeue.launch"(%2820, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2450 = "equeue.launch"(%2820, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2451 = "equeue.launch"(%2820, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2821 = "equeue.control_and"(%2820, %2819, %done_2451) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2822 = "equeue.memcpy"(%2817, %122, %139, %115, %c0_2431) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2452 = "equeue.launch"(%2822, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2453 = "equeue.launch"(%2822, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2454 = "equeue.launch"(%2822, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2455 = "equeue.launch"(%2822, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2823 = "equeue.control_and"(%2822, %2821, %done_2455) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2823) : (!equeue.signal) -> ()
      %2824 = "equeue.control_start"() : () -> !equeue.signal
      %2825 = "equeue.memcpy"(%2824, %122, %127, %111, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2456 = "equeue.launch"(%2825, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2457 = "equeue.launch"(%2825, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2458 = "equeue.launch"(%2825, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2459 = "equeue.launch"(%2825, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2826 = "equeue.control_and"(%done_2459, %2825) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2827 = "equeue.memcpy"(%2824, %122, %133, %113, %c0_2431) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2460 = "equeue.launch"(%2827, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2461 = "equeue.launch"(%2827, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2462 = "equeue.launch"(%2827, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2463 = "equeue.launch"(%2827, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2828 = "equeue.control_and"(%2827, %2826, %done_2463) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2829 = "equeue.memcpy"(%2824, %122, %139, %115, %c0_2431) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2464 = "equeue.launch"(%2829, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2465 = "equeue.launch"(%2829, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2466 = "equeue.launch"(%2829, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2467 = "equeue.launch"(%2829, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2830 = "equeue.control_and"(%2829, %2828, %done_2467) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2830) : (!equeue.signal) -> ()
      %2831 = "equeue.control_start"() : () -> !equeue.signal
      %2832 = "equeue.memcpy"(%2831, %122, %127, %111, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2468 = "equeue.launch"(%2832, %126, %127, %157) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2469 = "equeue.launch"(%2832, %156, %157, %187) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2470 = "equeue.launch"(%2832, %186, %187, %217) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2471 = "equeue.launch"(%2832, %216, %217, %247) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2833 = "equeue.control_and"(%done_2471, %2832) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2834 = "equeue.memcpy"(%2831, %122, %133, %113, %c0_2431) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2472 = "equeue.launch"(%2834, %132, %133, %163) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2473 = "equeue.launch"(%2834, %162, %163, %193) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2474 = "equeue.launch"(%2834, %192, %193, %223) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2475 = "equeue.launch"(%2834, %222, %223, %253) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2835 = "equeue.control_and"(%2834, %2833, %done_2475) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      %2836 = "equeue.memcpy"(%2831, %122, %139, %115, %c0_2431) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<3x5x7x3xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      %done_2476 = "equeue.launch"(%2836, %138, %139, %169) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2477 = "equeue.launch"(%2836, %168, %169, %199) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2478 = "equeue.launch"(%2836, %198, %199, %229) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %done_2479 = "equeue.launch"(%2836, %228, %229, %259) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg6) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>) -> !equeue.signal
      %2837 = "equeue.control_and"(%2836, %2835, %done_2479) : (!equeue.signal, !equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2837) : (!equeue.signal) -> ()
      %2838 = "equeue.control_start"() : () -> !equeue.signal
      %2839 = "equeue.memcpy"(%2838, %121, %129, %102) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2840 = "equeue.memcpy"(%2838, %121, %159, %104) {dest_bank = 0 : i64, src_bank = 1 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2841 = "equeue.control_and"(%2839, %2840) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2842 = "equeue.memcpy"(%2838, %121, %189, %106) {dest_bank = 0 : i64, src_bank = 2 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2843 = "equeue.control_and"(%2841, %2842) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2844 = "equeue.memcpy"(%2838, %121, %219, %108) {dest_bank = 0 : i64, src_bank = 3 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2845 = "equeue.control_and"(%2843, %2844) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %2846 = "equeue.memcpy"(%2838, %121, %249, %110) {dest_bank = 0 : i64, src_bank = 4 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32) -> !equeue.signal
      %2847 = "equeue.control_and"(%2845, %2846) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2847) : (!equeue.signal) -> ()
      %2848 = "equeue.control_start"() : () -> !equeue.signal
      %done_2480 = "equeue.launch"(%2848, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2481 = "equeue.launch"(%2848, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2849 = "equeue.control_and"(%done_2480, %done_2481) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2482 = "equeue.launch"(%2848, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2850 = "equeue.control_and"(%2849, %done_2482) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2483 = "equeue.launch"(%2848, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2851 = "equeue.control_and"(%2850, %done_2483) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2484 = "equeue.launch"(%2848, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2852 = "equeue.control_and"(%2851, %done_2484) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2485 = "equeue.launch"(%2848, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2853 = "equeue.control_and"(%2852, %done_2485) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2486 = "equeue.launch"(%2848, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2854 = "equeue.control_and"(%2853, %done_2486) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2487 = "equeue.launch"(%2848, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2855 = "equeue.control_and"(%2854, %done_2487) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2488 = "equeue.launch"(%2848, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2856 = "equeue.control_and"(%2855, %done_2488) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2489 = "equeue.launch"(%2848, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2857 = "equeue.control_and"(%2856, %done_2489) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2490 = "equeue.launch"(%2848, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2858 = "equeue.control_and"(%2857, %done_2490) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2491 = "equeue.launch"(%2848, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2859 = "equeue.control_and"(%2858, %done_2491) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2492 = "equeue.launch"(%2848, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2860 = "equeue.control_and"(%2859, %done_2492) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2493 = "equeue.launch"(%2848, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2861 = "equeue.control_and"(%2860, %done_2493) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2494 = "equeue.launch"(%2848, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2862 = "equeue.control_and"(%2861, %done_2494) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2862) : (!equeue.signal) -> ()
      %2863 = "equeue.control_start"() : () -> !equeue.signal
      %2864 = "equeue.memcpy"(%2863, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2864) : (!equeue.signal) -> ()
      %2865 = "equeue.control_start"() : () -> !equeue.signal
      %done_2495 = "equeue.launch"(%2865, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2496 = "equeue.launch"(%2865, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2866 = "equeue.control_and"(%done_2495, %done_2496) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2497 = "equeue.launch"(%2865, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2867 = "equeue.control_and"(%2866, %done_2497) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2498 = "equeue.launch"(%2865, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2868 = "equeue.control_and"(%2867, %done_2498) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2499 = "equeue.launch"(%2865, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2869 = "equeue.control_and"(%2868, %done_2499) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2500 = "equeue.launch"(%2865, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2870 = "equeue.control_and"(%2869, %done_2500) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2501 = "equeue.launch"(%2865, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2871 = "equeue.control_and"(%2870, %done_2501) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2502 = "equeue.launch"(%2865, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2872 = "equeue.control_and"(%2871, %done_2502) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2503 = "equeue.launch"(%2865, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2873 = "equeue.control_and"(%2872, %done_2503) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2504 = "equeue.launch"(%2865, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2874 = "equeue.control_and"(%2873, %done_2504) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2505 = "equeue.launch"(%2865, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2875 = "equeue.control_and"(%2874, %done_2505) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2506 = "equeue.launch"(%2865, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2876 = "equeue.control_and"(%2875, %done_2506) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2507 = "equeue.launch"(%2865, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2877 = "equeue.control_and"(%2876, %done_2507) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2508 = "equeue.launch"(%2865, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2878 = "equeue.control_and"(%2877, %done_2508) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2509 = "equeue.launch"(%2865, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2879 = "equeue.control_and"(%2878, %done_2509) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2879) : (!equeue.signal) -> ()
      %2880 = "equeue.control_start"() : () -> !equeue.signal
      %2881 = "equeue.memcpy"(%2880, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2881) : (!equeue.signal) -> ()
      %2882 = "equeue.control_start"() : () -> !equeue.signal
      %done_2510 = "equeue.launch"(%2882, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2511 = "equeue.launch"(%2882, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2883 = "equeue.control_and"(%done_2510, %done_2511) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2512 = "equeue.launch"(%2882, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2884 = "equeue.control_and"(%2883, %done_2512) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2513 = "equeue.launch"(%2882, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2885 = "equeue.control_and"(%2884, %done_2513) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2514 = "equeue.launch"(%2882, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2886 = "equeue.control_and"(%2885, %done_2514) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2515 = "equeue.launch"(%2882, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2887 = "equeue.control_and"(%2886, %done_2515) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2516 = "equeue.launch"(%2882, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2888 = "equeue.control_and"(%2887, %done_2516) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2517 = "equeue.launch"(%2882, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2889 = "equeue.control_and"(%2888, %done_2517) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2518 = "equeue.launch"(%2882, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2890 = "equeue.control_and"(%2889, %done_2518) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2519 = "equeue.launch"(%2882, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2891 = "equeue.control_and"(%2890, %done_2519) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2520 = "equeue.launch"(%2882, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2892 = "equeue.control_and"(%2891, %done_2520) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2521 = "equeue.launch"(%2882, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2893 = "equeue.control_and"(%2892, %done_2521) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2522 = "equeue.launch"(%2882, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2894 = "equeue.control_and"(%2893, %done_2522) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2523 = "equeue.launch"(%2882, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2895 = "equeue.control_and"(%2894, %done_2523) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2524 = "equeue.launch"(%2882, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2896 = "equeue.control_and"(%2895, %done_2524) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2896) : (!equeue.signal) -> ()
      %2897 = "equeue.control_start"() : () -> !equeue.signal
      %2898 = "equeue.memcpy"(%2897, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2898) : (!equeue.signal) -> ()
      %2899 = "equeue.control_start"() : () -> !equeue.signal
      %done_2525 = "equeue.launch"(%2899, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2526 = "equeue.launch"(%2899, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2900 = "equeue.control_and"(%done_2525, %done_2526) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2527 = "equeue.launch"(%2899, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2901 = "equeue.control_and"(%2900, %done_2527) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2528 = "equeue.launch"(%2899, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2902 = "equeue.control_and"(%2901, %done_2528) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2529 = "equeue.launch"(%2899, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2903 = "equeue.control_and"(%2902, %done_2529) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2530 = "equeue.launch"(%2899, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2904 = "equeue.control_and"(%2903, %done_2530) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2531 = "equeue.launch"(%2899, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2905 = "equeue.control_and"(%2904, %done_2531) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2532 = "equeue.launch"(%2899, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2906 = "equeue.control_and"(%2905, %done_2532) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2533 = "equeue.launch"(%2899, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2907 = "equeue.control_and"(%2906, %done_2533) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2534 = "equeue.launch"(%2899, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2908 = "equeue.control_and"(%2907, %done_2534) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2535 = "equeue.launch"(%2899, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2909 = "equeue.control_and"(%2908, %done_2535) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2536 = "equeue.launch"(%2899, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2910 = "equeue.control_and"(%2909, %done_2536) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2537 = "equeue.launch"(%2899, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2911 = "equeue.control_and"(%2910, %done_2537) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2538 = "equeue.launch"(%2899, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2912 = "equeue.control_and"(%2911, %done_2538) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2539 = "equeue.launch"(%2899, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2913 = "equeue.control_and"(%2912, %done_2539) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2913) : (!equeue.signal) -> ()
      %2914 = "equeue.control_start"() : () -> !equeue.signal
      %2915 = "equeue.memcpy"(%2914, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2915) : (!equeue.signal) -> ()
      %2916 = "equeue.control_start"() : () -> !equeue.signal
      %done_2540 = "equeue.launch"(%2916, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2541 = "equeue.launch"(%2916, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2917 = "equeue.control_and"(%done_2540, %done_2541) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2542 = "equeue.launch"(%2916, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2918 = "equeue.control_and"(%2917, %done_2542) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2543 = "equeue.launch"(%2916, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2919 = "equeue.control_and"(%2918, %done_2543) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2544 = "equeue.launch"(%2916, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2920 = "equeue.control_and"(%2919, %done_2544) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2545 = "equeue.launch"(%2916, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2921 = "equeue.control_and"(%2920, %done_2545) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2546 = "equeue.launch"(%2916, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2922 = "equeue.control_and"(%2921, %done_2546) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2547 = "equeue.launch"(%2916, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2923 = "equeue.control_and"(%2922, %done_2547) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2548 = "equeue.launch"(%2916, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2924 = "equeue.control_and"(%2923, %done_2548) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2549 = "equeue.launch"(%2916, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2925 = "equeue.control_and"(%2924, %done_2549) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2550 = "equeue.launch"(%2916, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2926 = "equeue.control_and"(%2925, %done_2550) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2551 = "equeue.launch"(%2916, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2927 = "equeue.control_and"(%2926, %done_2551) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2552 = "equeue.launch"(%2916, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2928 = "equeue.control_and"(%2927, %done_2552) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2553 = "equeue.launch"(%2916, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2929 = "equeue.control_and"(%2928, %done_2553) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2554 = "equeue.launch"(%2916, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2930 = "equeue.control_and"(%2929, %done_2554) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2930) : (!equeue.signal) -> ()
      %2931 = "equeue.control_start"() : () -> !equeue.signal
      %2932 = "equeue.memcpy"(%2931, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2932) : (!equeue.signal) -> ()
      %2933 = "equeue.control_start"() : () -> !equeue.signal
      %done_2555 = "equeue.launch"(%2933, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2556 = "equeue.launch"(%2933, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2934 = "equeue.control_and"(%done_2555, %done_2556) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2557 = "equeue.launch"(%2933, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2935 = "equeue.control_and"(%2934, %done_2557) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2558 = "equeue.launch"(%2933, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2936 = "equeue.control_and"(%2935, %done_2558) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2559 = "equeue.launch"(%2933, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2937 = "equeue.control_and"(%2936, %done_2559) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2560 = "equeue.launch"(%2933, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2938 = "equeue.control_and"(%2937, %done_2560) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2561 = "equeue.launch"(%2933, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2939 = "equeue.control_and"(%2938, %done_2561) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2562 = "equeue.launch"(%2933, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2940 = "equeue.control_and"(%2939, %done_2562) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2563 = "equeue.launch"(%2933, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2941 = "equeue.control_and"(%2940, %done_2563) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2564 = "equeue.launch"(%2933, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2942 = "equeue.control_and"(%2941, %done_2564) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2565 = "equeue.launch"(%2933, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2943 = "equeue.control_and"(%2942, %done_2565) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2566 = "equeue.launch"(%2933, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2944 = "equeue.control_and"(%2943, %done_2566) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2567 = "equeue.launch"(%2933, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2945 = "equeue.control_and"(%2944, %done_2567) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2568 = "equeue.launch"(%2933, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2946 = "equeue.control_and"(%2945, %done_2568) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2569 = "equeue.launch"(%2933, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2947 = "equeue.control_and"(%2946, %done_2569) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2947) : (!equeue.signal) -> ()
      %2948 = "equeue.control_start"() : () -> !equeue.signal
      %2949 = "equeue.memcpy"(%2948, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2949) : (!equeue.signal) -> ()
      %2950 = "equeue.control_start"() : () -> !equeue.signal
      %done_2570 = "equeue.launch"(%2950, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2571 = "equeue.launch"(%2950, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2951 = "equeue.control_and"(%done_2570, %done_2571) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2572 = "equeue.launch"(%2950, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2952 = "equeue.control_and"(%2951, %done_2572) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2573 = "equeue.launch"(%2950, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2953 = "equeue.control_and"(%2952, %done_2573) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2574 = "equeue.launch"(%2950, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2954 = "equeue.control_and"(%2953, %done_2574) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2575 = "equeue.launch"(%2950, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2955 = "equeue.control_and"(%2954, %done_2575) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2576 = "equeue.launch"(%2950, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2956 = "equeue.control_and"(%2955, %done_2576) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2577 = "equeue.launch"(%2950, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2957 = "equeue.control_and"(%2956, %done_2577) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2578 = "equeue.launch"(%2950, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2958 = "equeue.control_and"(%2957, %done_2578) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2579 = "equeue.launch"(%2950, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2959 = "equeue.control_and"(%2958, %done_2579) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2580 = "equeue.launch"(%2950, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2960 = "equeue.control_and"(%2959, %done_2580) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2581 = "equeue.launch"(%2950, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2961 = "equeue.control_and"(%2960, %done_2581) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2582 = "equeue.launch"(%2950, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2962 = "equeue.control_and"(%2961, %done_2582) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2583 = "equeue.launch"(%2950, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2963 = "equeue.control_and"(%2962, %done_2583) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2584 = "equeue.launch"(%2950, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2964 = "equeue.control_and"(%2963, %done_2584) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2964) : (!equeue.signal) -> ()
      %2965 = "equeue.control_start"() : () -> !equeue.signal
      %2966 = "equeue.memcpy"(%2965, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2966) : (!equeue.signal) -> ()
      %2967 = "equeue.control_start"() : () -> !equeue.signal
      %done_2585 = "equeue.launch"(%2967, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2586 = "equeue.launch"(%2967, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2968 = "equeue.control_and"(%done_2585, %done_2586) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2587 = "equeue.launch"(%2967, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2969 = "equeue.control_and"(%2968, %done_2587) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2588 = "equeue.launch"(%2967, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2970 = "equeue.control_and"(%2969, %done_2588) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2589 = "equeue.launch"(%2967, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2971 = "equeue.control_and"(%2970, %done_2589) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2590 = "equeue.launch"(%2967, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2972 = "equeue.control_and"(%2971, %done_2590) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2591 = "equeue.launch"(%2967, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2973 = "equeue.control_and"(%2972, %done_2591) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2592 = "equeue.launch"(%2967, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2974 = "equeue.control_and"(%2973, %done_2592) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2593 = "equeue.launch"(%2967, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2975 = "equeue.control_and"(%2974, %done_2593) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2594 = "equeue.launch"(%2967, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2976 = "equeue.control_and"(%2975, %done_2594) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2595 = "equeue.launch"(%2967, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2977 = "equeue.control_and"(%2976, %done_2595) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2596 = "equeue.launch"(%2967, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2978 = "equeue.control_and"(%2977, %done_2596) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2597 = "equeue.launch"(%2967, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2979 = "equeue.control_and"(%2978, %done_2597) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2598 = "equeue.launch"(%2967, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2980 = "equeue.control_and"(%2979, %done_2598) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2599 = "equeue.launch"(%2967, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2981 = "equeue.control_and"(%2980, %done_2599) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2981) : (!equeue.signal) -> ()
      %2982 = "equeue.control_start"() : () -> !equeue.signal
      %2983 = "equeue.memcpy"(%2982, %121, %129, %102, %c0_2431) {dest_bank = 0 : i64, src_bank = 0 : i64} : (!equeue.signal, memref<5x7x7xf32>, memref<1xf32>, i32, index) -> !equeue.signal
      "equeue.await"(%2983) : (!equeue.signal) -> ()
      %2984 = "equeue.control_start"() : () -> !equeue.signal
      %done_2600 = "equeue.launch"(%2984, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2601 = "equeue.launch"(%2984, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2985 = "equeue.control_and"(%done_2600, %done_2601) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2602 = "equeue.launch"(%2984, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2986 = "equeue.control_and"(%2985, %done_2602) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2603 = "equeue.launch"(%2984, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2987 = "equeue.control_and"(%2986, %done_2603) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2604 = "equeue.launch"(%2984, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2988 = "equeue.control_and"(%2987, %done_2604) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2605 = "equeue.launch"(%2984, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2989 = "equeue.control_and"(%2988, %done_2605) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2606 = "equeue.launch"(%2984, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2990 = "equeue.control_and"(%2989, %done_2606) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2607 = "equeue.launch"(%2984, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2991 = "equeue.control_and"(%2990, %done_2607) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2608 = "equeue.launch"(%2984, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2992 = "equeue.control_and"(%2991, %done_2608) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2609 = "equeue.launch"(%2984, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2993 = "equeue.control_and"(%2992, %done_2609) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2610 = "equeue.launch"(%2984, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2994 = "equeue.control_and"(%2993, %done_2610) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2611 = "equeue.launch"(%2984, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2995 = "equeue.control_and"(%2994, %done_2611) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2612 = "equeue.launch"(%2984, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2996 = "equeue.control_and"(%2995, %done_2612) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2613 = "equeue.launch"(%2984, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2997 = "equeue.control_and"(%2996, %done_2613) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2614 = "equeue.launch"(%2984, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %2998 = "equeue.control_and"(%2997, %done_2614) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%2998) : (!equeue.signal) -> ()
      %2999 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%2999) : (!equeue.signal) -> ()
      %3000 = "equeue.control_start"() : () -> !equeue.signal
      %done_2615 = "equeue.launch"(%3000, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2616 = "equeue.launch"(%3000, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3001 = "equeue.control_and"(%done_2615, %done_2616) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2617 = "equeue.launch"(%3000, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3002 = "equeue.control_and"(%3001, %done_2617) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2618 = "equeue.launch"(%3000, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3003 = "equeue.control_and"(%3002, %done_2618) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2619 = "equeue.launch"(%3000, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 0 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3004 = "equeue.control_and"(%3003, %done_2619) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2620 = "equeue.launch"(%3000, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3005 = "equeue.control_and"(%3004, %done_2620) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2621 = "equeue.launch"(%3000, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3006 = "equeue.control_and"(%3005, %done_2621) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2622 = "equeue.launch"(%3000, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3007 = "equeue.control_and"(%3006, %done_2622) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2623 = "equeue.launch"(%3000, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg10) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3008 = "equeue.control_and"(%3007, %done_2623) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2624 = "equeue.launch"(%3000, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 1 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3009 = "equeue.control_and"(%3008, %done_2624) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2625 = "equeue.launch"(%3000, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3010 = "equeue.control_and"(%3009, %done_2625) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2626 = "equeue.launch"(%3000, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3011 = "equeue.control_and"(%3010, %done_2626) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2627 = "equeue.launch"(%3000, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3012 = "equeue.control_and"(%3011, %done_2627) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2628 = "equeue.launch"(%3000, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg9) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3013 = "equeue.control_and"(%3012, %done_2628) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2629 = "equeue.launch"(%3000, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        %3132 = addf %3131, %3130 : f32
        "equeue.write"(%3132, %arg8) {bank = 2 : i64} : (f32, memref<3x3x3xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3014 = "equeue.control_and"(%3013, %done_2629) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3014) : (!equeue.signal) -> ()
      %3015 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3015) : (!equeue.signal) -> ()
      %3016 = "equeue.control_start"() : () -> !equeue.signal
      %done_2630 = "equeue.launch"(%3016, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2631 = "equeue.launch"(%3016, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3017 = "equeue.control_and"(%done_2630, %done_2631) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2632 = "equeue.launch"(%3016, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3018 = "equeue.control_and"(%3017, %done_2632) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2633 = "equeue.launch"(%3016, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3019 = "equeue.control_and"(%3018, %done_2633) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2634 = "equeue.launch"(%3016, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3020 = "equeue.control_and"(%3019, %done_2634) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2635 = "equeue.launch"(%3016, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3021 = "equeue.control_and"(%3020, %done_2635) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2636 = "equeue.launch"(%3016, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3022 = "equeue.control_and"(%3021, %done_2636) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2637 = "equeue.launch"(%3016, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3023 = "equeue.control_and"(%3022, %done_2637) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2638 = "equeue.launch"(%3016, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3024 = "equeue.control_and"(%3023, %done_2638) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2639 = "equeue.launch"(%3016, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3025 = "equeue.control_and"(%3024, %done_2639) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2640 = "equeue.launch"(%3016, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3026 = "equeue.control_and"(%3025, %done_2640) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2641 = "equeue.launch"(%3016, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3027 = "equeue.control_and"(%3026, %done_2641) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2642 = "equeue.launch"(%3016, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3028 = "equeue.control_and"(%3027, %done_2642) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2643 = "equeue.launch"(%3016, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3029 = "equeue.control_and"(%3028, %done_2643) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2644 = "equeue.launch"(%3016, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3030 = "equeue.control_and"(%3029, %done_2644) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3030) : (!equeue.signal) -> ()
      %3031 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3031) : (!equeue.signal) -> ()
      %3032 = "equeue.control_start"() : () -> !equeue.signal
      %done_2645 = "equeue.launch"(%3032, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2646 = "equeue.launch"(%3032, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3033 = "equeue.control_and"(%done_2645, %done_2646) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2647 = "equeue.launch"(%3032, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3034 = "equeue.control_and"(%3033, %done_2647) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2648 = "equeue.launch"(%3032, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3035 = "equeue.control_and"(%3034, %done_2648) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2649 = "equeue.launch"(%3032, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3036 = "equeue.control_and"(%3035, %done_2649) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2650 = "equeue.launch"(%3032, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3037 = "equeue.control_and"(%3036, %done_2650) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2651 = "equeue.launch"(%3032, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3038 = "equeue.control_and"(%3037, %done_2651) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2652 = "equeue.launch"(%3032, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3039 = "equeue.control_and"(%3038, %done_2652) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2653 = "equeue.launch"(%3032, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3040 = "equeue.control_and"(%3039, %done_2653) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2654 = "equeue.launch"(%3032, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3041 = "equeue.control_and"(%3040, %done_2654) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2655 = "equeue.launch"(%3032, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3042 = "equeue.control_and"(%3041, %done_2655) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2656 = "equeue.launch"(%3032, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3043 = "equeue.control_and"(%3042, %done_2656) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2657 = "equeue.launch"(%3032, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3044 = "equeue.control_and"(%3043, %done_2657) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2658 = "equeue.launch"(%3032, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3045 = "equeue.control_and"(%3044, %done_2658) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2659 = "equeue.launch"(%3032, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3046 = "equeue.control_and"(%3045, %done_2659) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3046) : (!equeue.signal) -> ()
      %3047 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3047) : (!equeue.signal) -> ()
      %3048 = "equeue.control_start"() : () -> !equeue.signal
      %done_2660 = "equeue.launch"(%3048, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2661 = "equeue.launch"(%3048, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3049 = "equeue.control_and"(%done_2660, %done_2661) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2662 = "equeue.launch"(%3048, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3050 = "equeue.control_and"(%3049, %done_2662) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2663 = "equeue.launch"(%3048, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3051 = "equeue.control_and"(%3050, %done_2663) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2664 = "equeue.launch"(%3048, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3052 = "equeue.control_and"(%3051, %done_2664) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2665 = "equeue.launch"(%3048, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3053 = "equeue.control_and"(%3052, %done_2665) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2666 = "equeue.launch"(%3048, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3054 = "equeue.control_and"(%3053, %done_2666) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2667 = "equeue.launch"(%3048, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3055 = "equeue.control_and"(%3054, %done_2667) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2668 = "equeue.launch"(%3048, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3056 = "equeue.control_and"(%3055, %done_2668) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2669 = "equeue.launch"(%3048, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3057 = "equeue.control_and"(%3056, %done_2669) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2670 = "equeue.launch"(%3048, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3058 = "equeue.control_and"(%3057, %done_2670) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2671 = "equeue.launch"(%3048, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3059 = "equeue.control_and"(%3058, %done_2671) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2672 = "equeue.launch"(%3048, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3060 = "equeue.control_and"(%3059, %done_2672) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2673 = "equeue.launch"(%3048, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3061 = "equeue.control_and"(%3060, %done_2673) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2674 = "equeue.launch"(%3048, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3062 = "equeue.control_and"(%3061, %done_2674) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3062) : (!equeue.signal) -> ()
      %3063 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3063) : (!equeue.signal) -> ()
      %3064 = "equeue.control_start"() : () -> !equeue.signal
      %done_2675 = "equeue.launch"(%3064, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2676 = "equeue.launch"(%3064, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3065 = "equeue.control_and"(%done_2675, %done_2676) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2677 = "equeue.launch"(%3064, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3066 = "equeue.control_and"(%3065, %done_2677) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2678 = "equeue.launch"(%3064, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3067 = "equeue.control_and"(%3066, %done_2678) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2679 = "equeue.launch"(%3064, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3068 = "equeue.control_and"(%3067, %done_2679) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2680 = "equeue.launch"(%3064, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3069 = "equeue.control_and"(%3068, %done_2680) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2681 = "equeue.launch"(%3064, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3070 = "equeue.control_and"(%3069, %done_2681) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2682 = "equeue.launch"(%3064, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3071 = "equeue.control_and"(%3070, %done_2682) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2683 = "equeue.launch"(%3064, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3072 = "equeue.control_and"(%3071, %done_2683) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2684 = "equeue.launch"(%3064, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3073 = "equeue.control_and"(%3072, %done_2684) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2685 = "equeue.launch"(%3064, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3074 = "equeue.control_and"(%3073, %done_2685) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2686 = "equeue.launch"(%3064, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3075 = "equeue.control_and"(%3074, %done_2686) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2687 = "equeue.launch"(%3064, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3076 = "equeue.control_and"(%3075, %done_2687) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2688 = "equeue.launch"(%3064, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3077 = "equeue.control_and"(%3076, %done_2688) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2689 = "equeue.launch"(%3064, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3078 = "equeue.control_and"(%3077, %done_2689) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3078) : (!equeue.signal) -> ()
      %3079 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3079) : (!equeue.signal) -> ()
      %3080 = "equeue.control_start"() : () -> !equeue.signal
      %done_2690 = "equeue.launch"(%3080, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2691 = "equeue.launch"(%3080, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3081 = "equeue.control_and"(%done_2690, %done_2691) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2692 = "equeue.launch"(%3080, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3082 = "equeue.control_and"(%3081, %done_2692) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2693 = "equeue.launch"(%3080, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3083 = "equeue.control_and"(%3082, %done_2693) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2694 = "equeue.launch"(%3080, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3084 = "equeue.control_and"(%3083, %done_2694) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2695 = "equeue.launch"(%3080, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3085 = "equeue.control_and"(%3084, %done_2695) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2696 = "equeue.launch"(%3080, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3086 = "equeue.control_and"(%3085, %done_2696) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2697 = "equeue.launch"(%3080, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3087 = "equeue.control_and"(%3086, %done_2697) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2698 = "equeue.launch"(%3080, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3088 = "equeue.control_and"(%3087, %done_2698) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2699 = "equeue.launch"(%3080, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3089 = "equeue.control_and"(%3088, %done_2699) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2700 = "equeue.launch"(%3080, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3090 = "equeue.control_and"(%3089, %done_2700) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2701 = "equeue.launch"(%3080, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3091 = "equeue.control_and"(%3090, %done_2701) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2702 = "equeue.launch"(%3080, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3092 = "equeue.control_and"(%3091, %done_2702) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2703 = "equeue.launch"(%3080, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3093 = "equeue.control_and"(%3092, %done_2703) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2704 = "equeue.launch"(%3080, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3094 = "equeue.control_and"(%3093, %done_2704) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3094) : (!equeue.signal) -> ()
      %3095 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3095) : (!equeue.signal) -> ()
      %3096 = "equeue.control_start"() : () -> !equeue.signal
      %done_2705 = "equeue.launch"(%3096, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2706 = "equeue.launch"(%3096, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3097 = "equeue.control_and"(%done_2705, %done_2706) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2707 = "equeue.launch"(%3096, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3098 = "equeue.control_and"(%3097, %done_2707) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2708 = "equeue.launch"(%3096, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3099 = "equeue.control_and"(%3098, %done_2708) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2709 = "equeue.launch"(%3096, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3100 = "equeue.control_and"(%3099, %done_2709) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2710 = "equeue.launch"(%3096, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3101 = "equeue.control_and"(%3100, %done_2710) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2711 = "equeue.launch"(%3096, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3102 = "equeue.control_and"(%3101, %done_2711) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2712 = "equeue.launch"(%3096, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3103 = "equeue.control_and"(%3102, %done_2712) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2713 = "equeue.launch"(%3096, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3104 = "equeue.control_and"(%3103, %done_2713) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2714 = "equeue.launch"(%3096, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3105 = "equeue.control_and"(%3104, %done_2714) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2715 = "equeue.launch"(%3096, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3106 = "equeue.control_and"(%3105, %done_2715) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2716 = "equeue.launch"(%3096, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3107 = "equeue.control_and"(%3106, %done_2716) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2717 = "equeue.launch"(%3096, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3108 = "equeue.control_and"(%3107, %done_2717) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2718 = "equeue.launch"(%3096, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3109 = "equeue.control_and"(%3108, %done_2718) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2719 = "equeue.launch"(%3096, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3110 = "equeue.control_and"(%3109, %done_2719) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3110) : (!equeue.signal) -> ()
      %3111 = "equeue.control_start"() : () -> !equeue.signal
      "equeue.await"(%3111) : (!equeue.signal) -> ()
      %3112 = "equeue.control_start"() : () -> !equeue.signal
      %done_2720 = "equeue.launch"(%3112, %126, %129, %127, %128, %135, %159, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %done_2721 = "equeue.launch"(%3112, %156, %159, %157, %158, %165, %189, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3113 = "equeue.control_and"(%done_2720, %done_2721) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2722 = "equeue.launch"(%3112, %186, %189, %187, %188, %195, %219, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3114 = "equeue.control_and"(%3113, %done_2722) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2723 = "equeue.launch"(%3112, %216, %219, %217, %218, %225, %249, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3115 = "equeue.control_and"(%3114, %done_2723) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2724 = "equeue.launch"(%3112, %246, %249, %247, %248, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3116 = "equeue.control_and"(%3115, %done_2724) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2725 = "equeue.launch"(%3112, %132, %135, %133, %134, %141, %165, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3117 = "equeue.control_and"(%3116, %done_2725) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2726 = "equeue.launch"(%3112, %162, %165, %163, %164, %171, %195, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3118 = "equeue.control_and"(%3117, %done_2726) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2727 = "equeue.launch"(%3112, %192, %195, %193, %194, %201, %225, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3119 = "equeue.control_and"(%3118, %done_2727) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2728 = "equeue.launch"(%3112, %222, %225, %223, %224, %231, %255, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<1xf32>, %arg10: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3128, %arg9) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3120 = "equeue.control_and"(%3119, %done_2728) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2729 = "equeue.launch"(%3112, %252, %255, %253, %254, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3121 = "equeue.control_and"(%3120, %done_2729) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2730 = "equeue.launch"(%3112, %138, %141, %139, %140, %171, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3122 = "equeue.control_and"(%3121, %done_2730) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2731 = "equeue.launch"(%3112, %168, %171, %169, %170, %201, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3123 = "equeue.control_and"(%3122, %done_2731) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2732 = "equeue.launch"(%3112, %198, %201, %199, %200, %231, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3124 = "equeue.control_and"(%3123, %done_2732) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2733 = "equeue.launch"(%3112, %228, %231, %229, %230, %261, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<1xf32>, %arg9: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        "equeue.write"(%3127, %arg8) {bank = 0 : i64} : (f32, memref<1xf32>) -> ()
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.write"(%3131, %arg7) {bank = 2 : i64} : (f32, memref<1xf32>) -> ()
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3125 = "equeue.control_and"(%3124, %done_2733) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      %done_2734 = "equeue.launch"(%3112, %258, %261, %259, %260, %123) ( {
      ^bb0(%arg5: memref<1xf32>, %arg6: memref<1xf32>, %arg7: memref<1xf32>, %arg8: memref<3x3x3xf32>):  // no predecessors
        %3127 = "equeue.read"(%arg5) {bank = 0 : i64} : (memref<1xf32>) -> f32
        %3128 = "equeue.read"(%arg6) {bank = 1 : i64} : (memref<1xf32>) -> f32
        %3129 = mulf %3127, %3128 : f32
        %3130 = "equeue.read"(%arg7) {bank = 2 : i64} : (memref<1xf32>) -> f32
        %3131 = addf %3129, %3130 : f32
        "equeue.return"() : () -> ()
      }) : (!equeue.signal, i32, memref<1xf32>, memref<1xf32>, memref<1xf32>, memref<3x3x3xf32>) -> !equeue.signal
      %3126 = "equeue.control_and"(%3125, %done_2734) : (!equeue.signal, !equeue.signal) -> !equeue.signal
      "equeue.await"(%3126) : (!equeue.signal) -> ()
      "equeue.return"() : () -> ()
    }) : (!equeue.signal, i32, i32, memref<5x7x7xf32>, memref<3x5x7x3xf32>) -> !equeue.signal
    return
  }
}
