void F_1 ( T_1 V_1 , unsigned long V_2 )\r\n{\r\nif ( V_2 == 0 ) {\r\nV_1 -> V_3 . V_4 ++ ;\r\nreturn;\r\n}\r\nif ( V_2 & V_5 )\r\nV_1 -> V_3 . V_6 ++ ;\r\nif ( V_2 & V_7 )\r\nV_1 -> V_3 . V_8 ++ ;\r\nif ( V_2 & V_9 )\r\nV_1 -> V_3 . V_10 ++ ;\r\nif ( V_2 & V_11 )\r\nV_1 -> V_3 . V_12 ++ ;\r\nif ( V_2 & V_13 )\r\nV_1 -> V_3 . V_14 ++ ;\r\nif ( V_2 & V_15 )\r\nV_1 -> V_3 . V_16 ++ ;\r\nif ( V_2 & V_17 )\r\nV_1 -> V_3 . V_18 ++ ;\r\nif ( V_2 & V_19 )\r\nV_1 -> V_3 . V_20 ++ ;\r\nif ( V_2 & V_21 )\r\nV_1 -> V_3 . V_22 ++ ;\r\nif ( V_2 & V_23 )\r\nV_1 -> V_3 . V_24 ++ ;\r\nif ( V_2 & V_25 )\r\nV_1 -> V_3 . V_26 ++ ;\r\nif ( V_2 & V_27 )\r\nV_1 -> V_3 . V_28 ++ ;\r\nif ( V_2 & V_29 )\r\nV_1 -> V_3 . V_30 ++ ;\r\n}\r\nvoid\r\nF_2 (\r\nT_2 V_31 ,\r\nT_1 V_1 ,\r\nunsigned long V_32\r\n)\r\n{\r\nV_31 -> V_33 += ( unsigned long long ) ( V_32 & 0x000000ff ) ;\r\nV_31 -> V_34 += ( unsigned long long ) ( ( V_32 & 0x0000ff00 ) >> 8 ) ;\r\nV_31 -> V_35 += ( unsigned long long ) ( ( V_32 & 0x00ff0000 ) >> 16 ) ;\r\nV_31 -> V_36 += ( unsigned long long ) ( ( V_32 & 0xff000000 ) >> 24 ) ;\r\n}
