Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial_isim_beh.exe -prj C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial_beh.prj work.t_serial 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/basic_uart.vhd" into library work
Parsing VHDL file "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package math_real
Compiling architecture behavioral of entity basic_uart [\basic_uart(7)\]
Compiling architecture behavioral of entity t_serial
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial_isim_beh.exe
Fuse Memory Usage: 33208 KB
Fuse CPU Usage: 577 ms
