LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.math_real.ALL;
USE ieee.numeric_std.ALL;

ENTITY carry_generate IS
	PORT (
		P, G : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		cin : IN STD_LOGIC;
		Cout : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END ENTITY;

ARCHITECTURE basic OF carry_generate IS
	SIGNAL C : STD_LOGIC_VECTOR(4DOWNTO 0);
BEGIN
	C(0) <= cin;
	logic :
	FOR i IN 1 TO 4 GENERATE
		C(i) <= G(i - 1) OR (P(i - 1) AND C(i - 1));
	END GENERATE;

	Cout <= C(4DOWNTO 1);
END ARCHITECTURE;