static void F_1 ( T_1 V_1 ) {
T_2 T_3 * V_2 ;
T_4 * V_3 ;
T_5 V_4 [ 4 ] , V_5 , V_6 , V_7 ;
T_6 V_8 ;
int V_9 = ( V_1 -> V_10 == 1 ) ? 1 : 2 ;
V_2 = F_2 ( V_1 ) ;
V_6 = V_1 -> V_11 * ( V_1 -> V_12 >> V_9 ) ;
V_5 = F_3 ( & V_2 [ 0x80 ] ) ;
if ( ( V_5 == 0x99999999 ) || ( V_5 == 0x99999901 ) )
{
F_4 ( V_1 , & V_2 [ 0x90 ] ) ;
V_1 -> V_13 = 1 ;
}
V_4 [ 0 ] = F_3 ( ( V_2 + V_6 ) + 0x70 ) ;
V_4 [ 1 ] = F_3 ( ( V_2 + V_6 ) + 0x74 ) ;
V_4 [ 2 ] = F_3 ( ( V_2 + V_6 ) + 0x78 ) ;
V_4 [ 3 ] = F_3 ( ( V_2 + V_6 ) + 0x7c ) ;
V_4 [ 0 ] &= V_1 -> V_12 - 1 ;
if ( ( V_4 [ 0 ] >= V_6 )
&& ( V_4 [ 0 ] < V_6 + ( V_1 -> V_12 >> V_9 ) - 1 ) )
{
if ( ! ( V_3 = ( T_4 * ) F_5 ( 0 , V_14 ) ) ) {
F_6 ( V_1 , V_2 ) ;
return ;
}
V_7 = V_6 + ( V_1 -> V_12 >> V_9 ) - V_4 [ 0 ] ;
if ( V_7 > V_14 )
V_7 = V_14 ;
F_7 ( V_3 , & V_2 [ V_4 [ 0 ] ] , V_7 ) ;
V_8 . V_15 = V_3 ;
V_8 . V_16 = F_8 ( & V_2 [ V_4 [ 1 ] & ( V_1 -> V_12 - 1 ) ] ) ;
V_8 . V_17 = F_8 ( & V_2 [ V_4 [ 2 ] & ( V_1 -> V_12 - 1 ) ] ) ;
F_9 ( V_1 , & V_8 ) ;
F_10 ( 0 , V_3 ) ;
V_1 -> V_13 = 2 ;
}
F_6 ( V_1 , V_2 ) ;
}
static void F_11 ( T_1 V_1 ) {
T_4 volatile T_3 * V_18 ;
T_2 volatile T_3 * V_19 ;
T_2 volatile T_3 * V_20 ;
V_18 = ( T_4 volatile T_3 * ) F_12 ( V_1 ) ;
F_13 ( V_18 , F_8 ( V_18 ) | V_21 ) ;
F_14 ( 1 ) ;
F_13 ( V_18 , F_8 ( V_18 ) & ~ V_21 ) ;
F_14 ( 1 ) ;
F_13 ( V_18 , F_8 ( V_18 ) | V_22 ) ;
F_14 ( 1 ) ;
F_13 ( V_18 , F_8 ( V_18 ) & ~ V_22 ) ;
F_14 ( 1 ) ;
F_15 ( V_1 , V_18 ) ;
V_19 = F_16 ( V_1 ) ;
V_20 = & V_19 [ F_17 ( V_1 ) ? ( V_23 ) : ( V_24 ) ] ;
F_18 ( V_20 , 0 ) ;
F_19 ( V_1 , V_19 ) ;
F_20 ((L_1, qBriReset))
F_20 ((L_2, p))
}
void F_21 ( T_1 V_1 ) {
T_2 volatile T_3 * V_18 ;
T_2 volatile T_3 * V_20 ;
V_20 = F_16 ( V_1 ) ;
V_18 = & V_20 [ ( F_17 ( V_1 ) ) ? ( V_23 ) : ( V_24 ) ] ;
F_18 ( V_18 , V_25 ) ;
F_14 ( 2 ) ;
F_18 ( V_18 , V_26 | V_25 ) ;
F_14 ( 10 ) ;
F_19 ( V_1 , V_20 ) ;
F_20 ((L_3, qBriReset))
}
static void F_22 ( T_1 V_1 ) {
T_2 volatile T_3 * V_20 ;
T_5 volatile T_3 * V_18 ;
T_5 volatile T_3 * V_27 ;
T_5 volatile T_3 * V_28 ;
int V_29 = F_17 ( V_1 ) ;
int V_30 = V_29 ? ( V_23 ) : ( V_24 ) ;
int V_31 = V_29 ? ( V_32 ) : ( V_33 ) ;
int V_34 = V_29 ? ( V_35 ) : ( V_36 ) ;
if ( V_1 -> V_11 > 0 )
return ;
V_20 = F_16 ( V_1 ) ;
V_18 = ( T_5 volatile T_3 * ) & V_20 [ V_30 ] ;
V_28 = ( T_5 volatile T_3 * ) & V_20 [ V_34 ] ;
F_18 ( V_18 , 0 ) ;
F_18 ( V_28 , 0 ) ;
F_19 ( V_1 , V_20 ) ;
V_20 = F_23 ( V_1 ) ;
F_24 ( & V_20 [ V_37 ] , 0x00 ) ;
F_25 ( V_1 , V_20 ) ;
V_20 = F_16 ( V_1 ) ;
V_27 = ( T_5 volatile T_3 * ) & V_20 [ V_31 ] ;
F_18 ( V_27 , V_38 ) ;
F_19 ( V_1 , V_20 ) ;
F_20 ((L_4, qBriReset))
}
static T_2 * F_26 ( T_1 V_1 , char * V_39 ,
T_5 * V_40 , T_5 * V_41 ) {
T_2 * V_42 ;
char * V_43 , * V_44 , * V_45 , * V_46 ;
T_5 V_47 , V_48 , V_49 , V_16 , V_50 , V_51 ;
if ( ! ( V_42 = ( T_2 * ) F_27 ( V_39 , V_40 , 0 ) ) ) {
return ( NULL ) ;
}
for ( V_51 = 0 ; V_42 [ V_51 ] != 0xff ; )
{
if ( ++ V_51 >= * V_40 )
{
F_28 ((L_5))
F_29 ( V_42 ) ;
return ( NULL ) ;
}
}
* V_41 = V_51 ++ ;
if ( ( V_42 [ V_51 ] & 0xF0 ) != 0x20 )
{
F_28 ((L_6))
F_29 ( V_42 ) ;
return ( NULL ) ;
}
V_47 = ( T_5 ) V_42 [ V_52 - 1 ] ;
if ( V_47 == 0 )
V_47 = 12 ;
V_43 = ( char * ) & V_42 [ V_52 ] ;
V_48 = ( T_5 ) V_43 [ V_47 + 2 ] ;
if ( V_48 == 0 )
V_48 = 10 ;
V_44 = ( char * ) & V_43 [ V_47 + 3 ] ;
V_49 = ( T_5 ) V_44 [ V_48 + 2 ] ;
if ( V_49 == 0 )
V_49 = 11 ;
V_45 = ( char * ) & V_44 [ V_48 + 3 ] ;
V_46 = ( char * ) & V_45 [ V_49 + 3 ] ;
V_16 = ( T_5 ) ( ( ( V_42 [ V_51 ] & 0x0F ) << 20 ) + ( V_42 [ V_51 + 1 ] << 12 )
+ ( V_42 [ V_51 + 2 ] << 4 ) + ( V_42 [ V_51 + 3 ] >> 4 ) ) ;
if ( ( T_5 ) ( V_51 + ( V_16 / 8 ) ) > * V_40 )
{
F_28 ((L_7,
FileName, *Length, code + ((cnt + 7) / 8) ))
F_29 ( V_42 ) ;
return ( NULL ) ;
}
V_51 = 0 ;
do
{
while ( ( V_45 [ V_51 ] != '\0' )
&& ( ( V_45 [ V_51 ] < '0' ) || ( V_45 [ V_51 ] > '9' ) ) )
{
V_51 ++ ;
}
V_50 = 0 ;
while ( ( V_45 [ V_51 ] >= '0' ) && ( V_45 [ V_51 ] <= '9' ) )
V_50 = V_50 * 10 + ( V_45 [ V_51 ++ ] - '0' ) ;
} while ( ( V_50 < 2000 ) && ( V_45 [ V_51 ] != '\0' ) );
switch ( V_1 -> V_53 ) {
case V_54 :
break;
default:
if ( V_50 >= 2001 ) {
V_1 -> V_55 |= V_56 ;
}
}
F_30 ((L_8,
fpgaType, fpgaFile, fpgaDate, fpgaTime, cnt))
return ( V_42 ) ;
}
int F_31 ( T_1 V_1 ) {
int V_57 ;
T_2 * V_42 ;
T_5 V_41 , V_58 ;
T_4 volatile T_3 * V_59 = ( T_4 volatile T_3 * ) F_12 ( V_1 ) ;
T_4 V_60 , V_61 = V_62 | V_63 ;
if ( F_17 ( V_1 ) )
{
char * V_64 ;
switch ( V_1 -> V_53 ) {
case V_54 :
V_64 = L_9 ;
break;
case V_65 :
case V_66 :
V_64 = L_10 ;
break;
default:
V_64 = L_11 ;
}
V_42 = F_26 ( V_1 , V_64 ,
& V_58 , & V_41 ) ;
}
else
{
V_42 = F_26 ( V_1 , L_12 ,
& V_58 , & V_41 ) ;
}
if ( ! V_42 ) {
F_15 ( V_1 , V_59 ) ;
return ( 0 ) ;
}
F_13 ( V_59 , V_61 & ~ V_63 ) ;
F_13 ( V_59 , V_61 ) ;
F_14 ( 50 ) ;
if ( F_8 ( V_59 ) & V_67 )
{
F_28 ((L_13))
F_29 ( V_42 ) ;
F_15 ( V_1 , V_59 ) ;
return ( 0 ) ;
}
while ( V_41 < V_58 )
{
V_60 = ( ( T_4 ) V_42 [ V_41 ++ ] ) << 3 ;
for ( V_57 = 8 ; V_57 -- > 0 ; V_60 <<= 1 )
{
V_61 &= ~ V_68 ;
V_61 |= ( V_60 & V_68 ) ;
F_13 ( V_59 , V_61 ) ;
F_13 ( V_59 , V_61 | V_69 ) ;
F_13 ( V_59 , V_61 | V_69 ) ;
F_13 ( V_59 , V_61 ) ;
}
}
F_29 ( V_42 ) ;
F_14 ( 100 ) ;
V_60 = F_8 ( V_59 ) ;
F_15 ( V_1 , V_59 ) ;
if ( ! ( V_60 & V_67 ) )
{
F_28 ((L_14, val))
return ( 0 ) ;
}
return ( 1 ) ;
}
static int F_32 ( T_1 V_1 ) {
return ( 0 ) ;
}
static int F_33 ( struct V_70 * V_1 ) {
T_5 volatile T_3 * V_27 ;
T_7 V_71 = V_1 -> V_71 ;
T_4 V_51 ;
int V_72 = 0 ;
T_2 T_3 * V_20 ;
V_20 = F_23 ( V_1 ) ;
if ( ! ( F_34 ( & V_20 [ V_37 ] ) & 0x80 ) ) {
F_25 ( V_1 , V_20 ) ;
return ( 0 ) ;
}
F_25 ( V_1 , V_20 ) ;
V_20 = F_16 ( V_1 ) ;
V_27 = ( T_5 volatile T_3 * ) ( & V_20 [ F_17 ( V_1 ) ? ( V_32 ) : ( V_33 ) ] ) ;
F_18 ( V_27 , V_38 ) ;
F_19 ( V_1 , V_20 ) ;
for ( V_51 = 0 ; V_51 < V_1 -> V_10 ; ++ V_51 )
{
V_1 = V_71 -> V_73 [ V_51 ] ;
if ( V_1 && V_1 -> V_74
&& V_1 -> V_75 ( & V_1 -> V_76 ) )
{
V_1 -> V_77 ++ ;
V_72 = 1 ;
F_35 ( & V_1 -> V_78 ) ;
}
}
return ( V_72 ) ;
}
static void F_36 ( T_1 V_1 ) {
T_5 volatile T_3 * V_27 ;
T_2 T_3 * V_20 ;
if ( V_1 -> V_11 > 0 )
return ;
V_20 = F_23 ( V_1 ) ;
F_24 ( & V_20 [ V_37 ] , 0x00 ) ;
F_25 ( V_1 , V_20 ) ;
V_20 = F_16 ( V_1 ) ;
V_27 = ( T_5 volatile T_3 * ) ( & V_20 [ F_17 ( V_1 ) ? ( V_32 ) : ( V_33 ) ] ) ;
F_18 ( V_27 , V_38 ) ;
F_19 ( V_1 , V_20 ) ;
}
static void F_37 ( T_1 V_1 ) {
T_8 * V_76 ;
V_76 = & V_1 -> V_76 ;
V_76 -> V_79 = V_80 ;
V_76 -> V_81 = V_82 ;
V_76 -> V_83 = V_84 ;
V_76 -> V_85 = V_86 ;
V_76 -> V_87 = V_88 ;
V_76 -> V_89 = V_90 ;
V_76 -> V_91 = V_92 ;
V_76 -> V_93 = V_94 ;
V_1 -> V_17 = V_95 ;
V_1 -> V_96 = V_97 ;
V_1 -> V_75 = V_98 ;
V_1 -> V_99 = V_100 ;
V_1 -> V_101 = (struct V_102 * ) V_103 ;
V_1 -> V_104 = F_32 ;
V_1 -> V_105 = F_36 ;
V_1 -> V_106 = F_11 ;
V_1 -> V_107 = F_22 ;
V_1 -> V_108 = F_1 ;
V_1 -> V_109 = F_33 ;
V_1 -> V_76 . V_110 = ( void * ) V_1 ;
}
static void F_38 ( T_1 V_1 ) {
if ( ! V_1 -> V_10 ) {
V_1 -> V_10 = V_111 ;
}
V_1 -> V_12 = V_112 ;
F_37 ( V_1 ) ;
F_39 ( V_1 ) ;
}
static void F_40 ( T_1 V_1 ) {
if ( ! V_1 -> V_10 ) {
V_1 -> V_10 = V_111 ;
}
V_1 -> V_12 = ( V_1 -> V_10 == 1 ) ? V_113 : V_114 ;
F_37 ( V_1 ) ;
F_41 ( V_1 ) ;
}
void F_42 ( T_1 V_1 ) {
F_38 ( V_1 -> V_71 -> V_73 [ 0 ] ) ;
F_38 ( V_1 -> V_71 -> V_73 [ 1 ] ) ;
F_38 ( V_1 -> V_71 -> V_73 [ 2 ] ) ;
F_38 ( V_1 -> V_71 -> V_73 [ 3 ] ) ;
}
void F_43 ( T_1 V_1 ) {
if ( ! V_1 -> V_10 ) {
V_1 -> V_10 = V_111 ;
}
F_40 ( V_1 -> V_71 -> V_73 [ 0 ] ) ;
if ( V_1 -> V_10 > 1 ) {
F_40 ( V_1 -> V_71 -> V_73 [ 1 ] ) ;
F_40 ( V_1 -> V_71 -> V_73 [ 2 ] ) ;
F_40 ( V_1 -> V_71 -> V_73 [ 3 ] ) ;
}
}
