// Seed: 1792122473
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output uwire id_8,
    input wor id_9
);
  id_11(
      1, 1 == id_0, {id_4, id_6}, id_8
  ); timeunit 1ps;
  wire id_12, id_13, id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10
);
  assign id_2 = id_8;
  module_0 modCall_1 ();
endmodule
