/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [14:0] _01_;
  reg [14:0] _02_;
  wire [3:0] _03_;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [16:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[99] : celloutsig_1_1z[7];
  assign celloutsig_0_16z = celloutsig_0_1z[1] ? celloutsig_0_7z[4] : celloutsig_0_2z;
  assign celloutsig_0_25z = ~(celloutsig_0_14z | celloutsig_0_17z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_17z[2] | celloutsig_0_16z) & celloutsig_0_6z);
  assign celloutsig_1_0z = ~((in_data[147] | in_data[184]) & (in_data[168] | in_data[118]));
  assign celloutsig_1_19z = celloutsig_1_14z[2] | celloutsig_1_4z;
  assign celloutsig_0_34z = { celloutsig_0_10z[2], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_13z } + { celloutsig_0_32z[2], celloutsig_0_30z };
  assign celloutsig_0_17z = celloutsig_0_15z[14:12] + celloutsig_0_8z[6:4];
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _12_ <= 4'h0;
    else _12_ <= in_data[17:14];
  assign { _03_[3], _01_[14:13], _03_[0] } = _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_5z[23:16], celloutsig_1_6z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 15'h0000;
    else _02_ <= { _01_[14:13], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_36z = in_data[16:4] & { in_data[75:72], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_3z = in_data[173:171] & celloutsig_1_1z[4:2];
  assign celloutsig_1_5z = { in_data[144:139], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } & { in_data[131:108], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, _03_[3], _01_[14:13], _03_[0], celloutsig_0_2z } > { celloutsig_0_4z[2:1], _03_[3], _01_[14:13], _03_[0] };
  assign celloutsig_1_8z = ! { celloutsig_1_5z[23:18], celloutsig_1_4z };
  assign celloutsig_0_5z = ! celloutsig_0_4z[4:1];
  assign celloutsig_0_13z = ! { _03_[3], _01_[14:13], _02_ };
  assign celloutsig_0_22z = ! in_data[58:48];
  assign celloutsig_0_18z = { celloutsig_0_15z[6:4], _03_[3], _01_[14:13], _03_[0] } || celloutsig_0_15z[11:5];
  assign celloutsig_0_3z = in_data[93:79] < { in_data[58:45], celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[20:16] < in_data[32:28];
  assign celloutsig_0_4z = { _01_[14:13], _03_[0], celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[19:17], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_25z, celloutsig_0_15z } % { 1'h1, in_data[23:16], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_1_14z = { in_data[108], celloutsig_1_3z } * celloutsig_1_5z[24:21];
  assign celloutsig_1_1z = - { in_data[133:121], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_29z = { _01_[14:13], celloutsig_0_4z } !== { _03_[3], _01_[14:13], _03_[0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_6z = ~ { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = ~ { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_8z = ~ { celloutsig_0_1z[13:4], celloutsig_0_5z };
  assign celloutsig_0_10z = ~ { celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_4z = | { in_data[130:126], celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_14z = | { celloutsig_0_9z[1], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_9z[2] & celloutsig_0_9z[0];
  assign celloutsig_0_1z = { in_data[67:55], _03_[3], _01_[14:13], _03_[0], _03_[3], _01_[14:13], _03_[0] } << in_data[22:2];
  assign celloutsig_0_15z = { celloutsig_0_8z[5:4], celloutsig_0_14z, celloutsig_0_10z } >> { in_data[18:8], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_7z[5:1] >> { celloutsig_0_7z[3], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_7z[4:0], celloutsig_0_6z } >> celloutsig_0_10z[5:0];
  assign celloutsig_0_32z = { celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_4z } >> { _02_[13:10], celloutsig_0_19z };
  assign celloutsig_0_19z = { celloutsig_0_10z[1], celloutsig_0_13z, celloutsig_0_18z } <<< celloutsig_0_10z[9:7];
  assign celloutsig_0_26z = { _02_[11], celloutsig_0_17z } <<< { celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_34z[11:10], celloutsig_0_8z, celloutsig_0_23z } - { in_data[31:27], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_18z = _00_[8:3] - celloutsig_1_17z[7:2];
  assign celloutsig_0_9z = { celloutsig_0_4z[4:3], celloutsig_0_2z } - { in_data[36], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_17z = in_data[114:107] ^ { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z };
  assign _01_[12:0] = { celloutsig_0_5z, celloutsig_0_10z };
  assign _03_[2:1] = _01_[14:13];
  assign { out_data[133:128], out_data[96], out_data[45:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
