<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Uart_ETH_xbar_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_axi_smc_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_9_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_9_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_9_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_9_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_9_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_9_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_7_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_6_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_3_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_4_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_5_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_7_6_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_7_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_0_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_5_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_6_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_6_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_6_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_12_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_5_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_12_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_13_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_13_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_14_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_14_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_13_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_13_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_12_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_13_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_13_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_14_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_14_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_14_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_14_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_10_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_11_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_11_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_5_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_7_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_11_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_11_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_7_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_11_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_11_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_7_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_10_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_10_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_8_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_8_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_8_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_8_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_2_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_0_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_1_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_2_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_2_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_4_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xlslice_2_3_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xlslice_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_4_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_4_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_0_3_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_3_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_2_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_3_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_3_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_fifo_generator_2_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_fifo_generator_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_2_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_RX_8_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_UART_RX_8_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_0_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_tier2_xbar_2_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_0_synth_1"/>
		<Parent Id="Uart_ETH_axi_smc_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_9_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_9_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_9_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_7_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_6_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_3_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_4_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_5_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_6_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_0_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_1_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_0_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_2_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_5_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_6_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_6_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_6_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_12_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_5_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_12_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_13_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_14_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_13_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_12_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_13_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_14_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_14_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_10_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_11_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_5_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_7_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_11_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_7_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_11_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_7_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_10_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_10_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_8_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_8_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_1_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_4_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_3_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_4_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_4_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_3_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_3_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_3_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_3_1_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_2_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_2_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_8_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_2_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_0_synth_1"/>
		<Parent Id="Uart_ETH_axi_smc_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_9_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_9_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_9_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_7_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_6_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_3_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_4_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_5_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_7_6_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_0_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_1_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_0_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_2_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_5_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_6_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_6_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_6_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_12_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_5_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_12_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_13_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_14_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_13_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_12_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_13_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_14_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_14_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_10_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_11_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_5_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_7_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_11_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_7_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_11_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_7_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_10_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_10_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_8_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_8_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_0_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_1_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_2_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_4_0_synth_1"/>
		<Parent Id="Uart_ETH_xlslice_2_3_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_4_0_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_4_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_0_3_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_3_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_3_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_3_1_synth_1"/>
		<Parent Id="Uart_ETH_fifo_generator_2_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_2_0_synth_1"/>
		<Parent Id="Uart_ETH_UART_RX_8_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_2_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_2_0_synth_1"/>
	</Run>
</Runs>

