#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  1 14:28:49 2022
# Process ID: 8588
# Current directory: D:/projets/map2_dijkstra/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7992 D:\projets\map2_dijkstra\project_1\project_1.xpr
# Log file: D:/projets/map2_dijkstra/project_1/vivado.log
# Journal file: D:/projets/map2_dijkstra/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projets/map2_dijkstra/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projets/map2_dijkstra/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.660 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/projets/map2_dijkstra/project_1/project_1.srcs/sources_1/bd/design_dijkstra_reg/design_dijkstra_reg.bd}
Reading block design file <D:/projets/map2_dijkstra/project_1/project_1.srcs/sources_1/bd/design_dijkstra_reg/design_dijkstra_reg.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- elsys-design.com:user:Dijkstra_reg:1.0 - Dijkstra_reg_0
Successfully read diagram <design_dijkstra_reg> from block design file <D:/projets/map2_dijkstra/project_1/project_1.srcs/sources_1/bd/design_dijkstra_reg/design_dijkstra_reg.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1237.953 ; gain = 95.293
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 14:35:17 2022...
