Simulator report for Project
Sun Mar 17 14:12:34 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 177 nodes    ;
; Simulation Coverage         ;      48.24 % ;
; Total Number of Transitions ; 1568         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; test.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      48.24 % ;
; Total nodes checked                                 ; 177          ;
; Total output ports checked                          ; 199          ;
; Total output ports with complete 1/0-value coverage ; 96           ;
; Total output ports with no 1/0-value coverage       ; 32           ;
; Total output ports with no 1-value coverage         ; 50           ;
; Total output ports with no 0-value coverage         ; 85           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |test|ADDR[0]                                                                                                         ; |test|ADDR[0]                                                                                                              ; pin_out          ;
; |test|CLK                                                                                                             ; |test|CLK                                                                                                                  ; out              ;
; |test|push                                                                                                            ; |test|push                                                                                                                 ; out              ;
; |test|pop                                                                                                             ; |test|pop                                                                                                                  ; out              ;
; |test|CNTR[1]                                                                                                         ; |test|CNTR[1]                                                                                                              ; pin_out          ;
; |test|CNTR[0]                                                                                                         ; |test|CNTR[0]                                                                                                              ; pin_out          ;
; |test|DATA[7]                                                                                                         ; |test|DATA[7]~result                                                                                                       ; pin_out          ;
; |test|DATA[5]                                                                                                         ; |test|DATA[5]~result                                                                                                       ; pin_out          ;
; |test|DATA[4]                                                                                                         ; |test|DATA[4]                                                                                                              ; out              ;
; |test|DATA[4]                                                                                                         ; |test|DATA[4]~result                                                                                                       ; pin_out          ;
; |test|DATA[3]                                                                                                         ; |test|DATA[3]~result                                                                                                       ; pin_out          ;
; |test|DATA[1]                                                                                                         ; |test|DATA[1]~result                                                                                                       ; pin_out          ;
; |test|DATA[0]                                                                                                         ; |test|DATA[0]                                                                                                              ; out              ;
; |test|DATA[0]                                                                                                         ; |test|DATA[0]~result                                                                                                       ; pin_out          ;
; |test|RAM:inst1|dataOutForTest[7]                                                                                     ; |test|RAM:inst1|dataOutForTest[7]                                                                                          ; out0             ;
; |test|RAM:inst1|dataOutForTest[5]                                                                                     ; |test|RAM:inst1|dataOutForTest[5]                                                                                          ; out0             ;
; |test|RAM:inst1|dataOutForTest[4]                                                                                     ; |test|RAM:inst1|dataOutForTest[4]                                                                                          ; out0             ;
; |test|RAM:inst1|dataOutForTest[3]                                                                                     ; |test|RAM:inst1|dataOutForTest[3]                                                                                          ; out0             ;
; |test|RAM:inst1|dataOutForTest[1]                                                                                     ; |test|RAM:inst1|dataOutForTest[1]                                                                                          ; out0             ;
; |test|RAM:inst1|dataOutForTest[0]                                                                                     ; |test|RAM:inst1|dataOutForTest[0]                                                                                          ; out0             ;
; |test|write                                                                                                           ; |test|write                                                                                                                ; out              ;
; |test|read                                                                                                            ; |test|read                                                                                                                 ; out              ;
; |test|dataOutForTest[7]                                                                                               ; |test|dataOutForTest[7]                                                                                                    ; pin_out          ;
; |test|dataOutForTest[5]                                                                                               ; |test|dataOutForTest[5]                                                                                                    ; pin_out          ;
; |test|dataOutForTest[4]                                                                                               ; |test|dataOutForTest[4]                                                                                                    ; pin_out          ;
; |test|dataOutForTest[3]                                                                                               ; |test|dataOutForTest[3]                                                                                                    ; pin_out          ;
; |test|dataOutForTest[1]                                                                                               ; |test|dataOutForTest[1]                                                                                                    ; pin_out          ;
; |test|dataOutForTest[0]                                                                                               ; |test|dataOutForTest[0]                                                                                                    ; pin_out          ;
; |test|RAM:inst1|gdfx_temp0[7]                                                                                         ; |test|RAM:inst1|gdfx_temp0[7]                                                                                              ; out0             ;
; |test|RAM:inst1|gdfx_temp0[5]                                                                                         ; |test|RAM:inst1|gdfx_temp0[5]                                                                                              ; out0             ;
; |test|RAM:inst1|gdfx_temp0[4]                                                                                         ; |test|RAM:inst1|gdfx_temp0[4]                                                                                              ; out0             ;
; |test|RAM:inst1|gdfx_temp0[3]                                                                                         ; |test|RAM:inst1|gdfx_temp0[3]                                                                                              ; out0             ;
; |test|RAM:inst1|gdfx_temp0[1]                                                                                         ; |test|RAM:inst1|gdfx_temp0[1]                                                                                              ; out0             ;
; |test|RAM:inst1|gdfx_temp0[0]                                                                                         ; |test|RAM:inst1|gdfx_temp0[0]                                                                                              ; out0             ;
; |test|RAM:inst1|lpm_ram_io:inst|_~1                                                                                   ; |test|RAM:inst1|lpm_ram_io:inst|_~1                                                                                        ; out0             ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[7]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[7]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[5]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[5]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[4]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[4]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[3]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[3]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[1]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[1]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[0]                                                                            ; |test|RAM:inst1|lpm_ram_io:inst|datatri[0]                                                                                 ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a1          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a3          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a4          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a5          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a7          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                     ; portadataout0    ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[7]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[7]                                                  ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[5]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[5]                                                  ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[4]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[4]                                                  ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[3]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[3]                                                  ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[1]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[1]                                                  ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[0]                                             ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[0]                                                  ; out              ;
; |test|Stack:inst|inst6                                                                                                ; |test|Stack:inst|inst6                                                                                                     ; out0             ;
; |test|Stack:inst|inst5                                                                                                ; |test|Stack:inst|inst5                                                                                                     ; out0             ;
; |test|Stack:inst|inst43                                                                                               ; |test|Stack:inst|inst43                                                                                                    ; out0             ;
; |test|Stack:inst|inst26                                                                                               ; |test|Stack:inst|inst26                                                                                                    ; out0             ;
; |test|Stack:inst|inst30                                                                                               ; |test|Stack:inst|inst30                                                                                                    ; out0             ;
; |test|Stack:inst|inst15                                                                                               ; |test|Stack:inst|inst15                                                                                                    ; out0             ;
; |test|Stack:inst|inst16                                                                                               ; |test|Stack:inst|inst16                                                                                                    ; out0             ;
; |test|Stack:inst|inst46                                                                                               ; |test|Stack:inst|inst46                                                                                                    ; out0             ;
; |test|Stack:inst|gdfx_temp0[1]                                                                                        ; |test|Stack:inst|gdfx_temp0[1]                                                                                             ; out0             ;
; |test|Stack:inst|gdfx_temp0[0]                                                                                        ; |test|Stack:inst|gdfx_temp0[0]                                                                                             ; out0             ;
; |test|Stack:inst|inst3                                                                                                ; |test|Stack:inst|inst3                                                                                                     ; out0             ;
; |test|Stack:inst|add_sub~0                                                                                            ; |test|Stack:inst|add_sub~0                                                                                                 ; out0             ;
; |test|Stack:inst|inst41                                                                                               ; |test|Stack:inst|inst41                                                                                                    ; out0             ;
; |test|Stack:inst|inst18                                                                                               ; |test|Stack:inst|inst18                                                                                                    ; out0             ;
; |test|Stack:inst|inst44                                                                                               ; |test|Stack:inst|inst44                                                                                                    ; out0             ;
; |test|Stack:inst|inst9                                                                                                ; |test|Stack:inst|inst9                                                                                                     ; out0             ;
; |test|Stack:inst|inst45                                                                                               ; |test|Stack:inst|inst45                                                                                                    ; out0             ;
; |test|Stack:inst|inst42                                                                                               ; |test|Stack:inst|inst42                                                                                                    ; out0             ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]      ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]      ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT ; cout             ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe1            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe1                 ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2                 ; regout           ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0         ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1         ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2         ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                  ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                  ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |test|init                                                                                                           ; |test|init                                                                                                              ; out              ;
; |test|CNTR[7]                                                                                                        ; |test|CNTR[7]                                                                                                           ; pin_out          ;
; |test|CNTR[6]                                                                                                        ; |test|CNTR[6]                                                                                                           ; pin_out          ;
; |test|CNTR[5]                                                                                                        ; |test|CNTR[5]                                                                                                           ; pin_out          ;
; |test|CNTR[4]                                                                                                        ; |test|CNTR[4]                                                                                                           ; pin_out          ;
; |test|CNTR[3]                                                                                                        ; |test|CNTR[3]                                                                                                           ; pin_out          ;
; |test|CNTR[2]                                                                                                        ; |test|CNTR[2]                                                                                                           ; pin_out          ;
; |test|DATA[6]                                                                                                        ; |test|DATA[6]                                                                                                           ; out              ;
; |test|DATA[6]                                                                                                        ; |test|DATA[6]~result                                                                                                    ; pin_out          ;
; |test|DATA[2]                                                                                                        ; |test|DATA[2]                                                                                                           ; out              ;
; |test|DATA[2]                                                                                                        ; |test|DATA[2]~result                                                                                                    ; pin_out          ;
; |test|RAM:inst1|dataOutForTest[6]                                                                                    ; |test|RAM:inst1|dataOutForTest[6]                                                                                       ; out0             ;
; |test|RAM:inst1|dataOutForTest[2]                                                                                    ; |test|RAM:inst1|dataOutForTest[2]                                                                                       ; out0             ;
; |test|dataOutForTest[6]                                                                                              ; |test|dataOutForTest[6]                                                                                                 ; pin_out          ;
; |test|dataOutForTest[2]                                                                                              ; |test|dataOutForTest[2]                                                                                                 ; pin_out          ;
; |test|RAM:inst1|gdfx_temp0[6]                                                                                        ; |test|RAM:inst1|gdfx_temp0[6]                                                                                           ; out0             ;
; |test|RAM:inst1|gdfx_temp0[2]                                                                                        ; |test|RAM:inst1|gdfx_temp0[2]                                                                                           ; out0             ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[6]                                                                           ; |test|RAM:inst1|lpm_ram_io:inst|datatri[6]                                                                              ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|datatri[2]                                                                           ; |test|RAM:inst1|lpm_ram_io:inst|datatri[2]                                                                              ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2         ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                  ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6         ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                  ; portadataout0    ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[6]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[6]                                               ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[2]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|din[2]                                               ; out              ;
; |test|Stack:inst|inst13                                                                                              ; |test|Stack:inst|inst13                                                                                                 ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2] ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]               ; regout           ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |test|ADDR[7]                                                                                                         ; |test|ADDR[7]                                                                                                           ; pin_out          ;
; |test|ADDR[6]                                                                                                         ; |test|ADDR[6]                                                                                                           ; pin_out          ;
; |test|ADDR[5]                                                                                                         ; |test|ADDR[5]                                                                                                           ; pin_out          ;
; |test|ADDR[4]                                                                                                         ; |test|ADDR[4]                                                                                                           ; pin_out          ;
; |test|ADDR[3]                                                                                                         ; |test|ADDR[3]                                                                                                           ; pin_out          ;
; |test|ADDR[2]                                                                                                         ; |test|ADDR[2]                                                                                                           ; pin_out          ;
; |test|ADDR[1]                                                                                                         ; |test|ADDR[1]                                                                                                           ; pin_out          ;
; |test|CNTR[7]                                                                                                         ; |test|CNTR[7]                                                                                                           ; pin_out          ;
; |test|CNTR[6]                                                                                                         ; |test|CNTR[6]                                                                                                           ; pin_out          ;
; |test|CNTR[5]                                                                                                         ; |test|CNTR[5]                                                                                                           ; pin_out          ;
; |test|CNTR[4]                                                                                                         ; |test|CNTR[4]                                                                                                           ; pin_out          ;
; |test|CNTR[3]                                                                                                         ; |test|CNTR[3]                                                                                                           ; pin_out          ;
; |test|CNTR[2]                                                                                                         ; |test|CNTR[2]                                                                                                           ; pin_out          ;
; |test|DATA[7]                                                                                                         ; |test|DATA[7]                                                                                                           ; out              ;
; |test|DATA[5]                                                                                                         ; |test|DATA[5]                                                                                                           ; out              ;
; |test|DATA[3]                                                                                                         ; |test|DATA[3]                                                                                                           ; out              ;
; |test|DATA[1]                                                                                                         ; |test|DATA[1]                                                                                                           ; out              ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                  ; portadataout0    ;
; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6          ; |test|RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                  ; portadataout0    ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                              ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |test|RAM:inst1|lpm_bustri_8:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |test|Stack:inst|gdfx_temp0[7]                                                                                        ; |test|Stack:inst|gdfx_temp0[7]                                                                                          ; out0             ;
; |test|Stack:inst|gdfx_temp0[6]                                                                                        ; |test|Stack:inst|gdfx_temp0[6]                                                                                          ; out0             ;
; |test|Stack:inst|gdfx_temp0[5]                                                                                        ; |test|Stack:inst|gdfx_temp0[5]                                                                                          ; out0             ;
; |test|Stack:inst|gdfx_temp0[4]                                                                                        ; |test|Stack:inst|gdfx_temp0[4]                                                                                          ; out0             ;
; |test|Stack:inst|gdfx_temp0[3]                                                                                        ; |test|Stack:inst|gdfx_temp0[3]                                                                                          ; out0             ;
; |test|Stack:inst|gdfx_temp0[2]                                                                                        ; |test|Stack:inst|gdfx_temp0[2]                                                                                          ; out0             ;
; |test|Stack:inst|inst12                                                                                               ; |test|Stack:inst|inst12                                                                                                 ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2] ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]   ; sumout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe3            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe3              ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe4            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe4              ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe5              ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe6            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe6              ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe7            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe7              ; regout           ;
; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8            ; |test|Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8              ; regout           ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |test|Stack:inst|lpm_bustri_8bit:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7    ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]               ; regout           ;
; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]  ; |test|Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]               ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                    ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                    ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                    ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                    ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |test|Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Mar 17 14:12:34 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Project -c Project
Info: Using vector source file "D:////Project/test.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of test.vwf called Project.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      48.24 %
Info: Number of transitions in simulation is 1568
Info: Vector file test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Sun Mar 17 14:12:34 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


