;redcode
;assert 1
	SPL 0, <802
	CMP -247, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #624, #150
	SUB @121, 106
	SUB @27, 6
	JMZ 7, @20
	ADD 290, 60
	SPL -704, -600
	DAT <72, <260
	DAT <72, <260
	MOV 7, <20
	SPL <27, 6
	SUB @0, 2
	SUB 2, @0
	ADD 290, 60
	ADD 30, 9
	JMZ <537, -7
	SUB 12, @15
	MOV -1, <-20
	SUB @27, 6
	SPL 0, #2
	ADD 370, @60
	MOV 7, <20
	ADD 210, 60
	SUB @124, 150
	SUB @27, 6
	SUB @40, @-2
	SPL -704, -600
	SUB @127, 106
	SUB @-127, 100
	SPL <27, 6
	SUB @0, 2
	MOV -7, <-20
	SUB @0, 2
	SUB @100, 32
	SUB 1, <-1
	MOV -1, <-20
	CMP -207, <-120
	SLT 121, 0
	SPL 0, <802
	SPL 0, <802
	CMP -207, <-120
	CMP 121, 0
	SUB @12, @17
	CMP -207, <-120
	SPL 0, <802
	SPL 0, <802
	JMZ 7, @20
	DJN @12, #200
