#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fee0d204890 .scope module, "tb_i2c_master" "tb_i2c_master" 2 4;
 .timescale -9 -12;
o0x7fee0d3325a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fee0d2162d0_0 name=_ivl_0
L_0x7fee0d363008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fee0d216360_0 .net/2u *"_ivl_2", 0 0, L_0x7fee0d363008;  1 drivers
v0x7fee0d2163f0_0 .net "busy", 0 0, v0x7fee0d2155e0_0;  1 drivers
v0x7fee0d216480_0 .var "clk", 0 0;
v0x7fee0d216510_0 .var "data_in", 7 0;
v0x7fee0d2165e0_0 .net "data_out", 7 0, v0x7fee0d215820_0;  1 drivers
v0x7fee0d216670_0 .net "done", 0 0, v0x7fee0d2158d0_0;  1 drivers
v0x7fee0d216720_0 .var "read_write", 0 0;
v0x7fee0d2167d0_0 .var "rst_n", 0 0;
v0x7fee0d216900_0 .net "scl", 0 0, v0x7fee0d215bc0_0;  1 drivers
RS_0x7fee0d332218 .resolv tri, L_0x7fee0d216c30, L_0x7fee0d216d50;
v0x7fee0d216990_0 .net8 "sda", 0 0, RS_0x7fee0d332218;  2 drivers
v0x7fee0d216a20_0 .var "sda_slave", 0 0;
v0x7fee0d216ab0_0 .var "slave_addr", 6 0;
v0x7fee0d216b60_0 .var "start", 0 0;
L_0x7fee0d216c30 .functor MUXZ 1, L_0x7fee0d363008, o0x7fee0d3325a8, v0x7fee0d216a20_0, C4<>;
S_0x7fee0d204a10 .scope begin, "TEST_BENCH" "TEST_BENCH" 2 70, 2 70 0, S_0x7fee0d204890;
 .timescale -9 -12;
S_0x7fee0d204be0 .scope module, "uut" "i2c_master" 2 21, 3 5 0, S_0x7fee0d204890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 7 "slave_addr";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 7 "reg_addr";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "scl";
    .port_info 11 /INOUT 1 "sda";
P_0x7fee0d204db0 .param/l "ACK1" 1 3 32, C4<0100>;
P_0x7fee0d204df0 .param/l "ACK2" 1 3 34, C4<0110>;
P_0x7fee0d204e30 .param/l "ADDR" 1 3 30, C4<0010>;
P_0x7fee0d204e70 .param/l "IDLE" 1 3 28, C4<0000>;
P_0x7fee0d204eb0 .param/l "READ" 1 3 35, C4<0111>;
P_0x7fee0d204ef0 .param/l "RW" 1 3 31, C4<0011>;
P_0x7fee0d204f30 .param/l "START" 1 3 29, C4<0001>;
P_0x7fee0d204f70 .param/l "STOP" 1 3 36, C4<1000>;
P_0x7fee0d204fb0 .param/l "WRITE" 1 3 33, C4<0101>;
o0x7fee0d332008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fee0d205470_0 name=_ivl_0
v0x7fee0d215530_0 .var "bit_count", 3 0;
v0x7fee0d2155e0_0 .var "busy", 0 0;
v0x7fee0d215690_0 .net "clk", 0 0, v0x7fee0d216480_0;  1 drivers
v0x7fee0d215730_0 .net "data_in", 7 0, v0x7fee0d216510_0;  1 drivers
v0x7fee0d215820_0 .var "data_out", 7 0;
v0x7fee0d2158d0_0 .var "done", 0 0;
v0x7fee0d215970_0 .net "read_write", 0 0, v0x7fee0d216720_0;  1 drivers
o0x7fee0d332188 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7fee0d215a10_0 .net "reg_addr", 6 0, o0x7fee0d332188;  0 drivers
v0x7fee0d215b20_0 .net "rst_n", 0 0, v0x7fee0d2167d0_0;  1 drivers
v0x7fee0d215bc0_0 .var "scl", 0 0;
v0x7fee0d215c60_0 .net8 "sda", 0 0, RS_0x7fee0d332218;  alias, 2 drivers
v0x7fee0d215d00_0 .var "sda_enable", 0 0;
v0x7fee0d215da0_0 .var "sda_out", 0 0;
v0x7fee0d215e40_0 .var "shift_reg", 7 0;
v0x7fee0d215ef0_0 .net "slave_addr", 6 0, v0x7fee0d216ab0_0;  1 drivers
v0x7fee0d215fa0_0 .net "start", 0 0, v0x7fee0d216b60_0;  1 drivers
v0x7fee0d216130_0 .var "state", 3 0;
E_0x7fee0d205420/0 .event negedge, v0x7fee0d215b20_0;
E_0x7fee0d205420/1 .event posedge, v0x7fee0d215690_0;
E_0x7fee0d205420 .event/or E_0x7fee0d205420/0, E_0x7fee0d205420/1;
L_0x7fee0d216d50 .functor MUXZ 1, o0x7fee0d332008, v0x7fee0d215da0_0, v0x7fee0d215d00_0, C4<>;
    .scope S_0x7fee0d204be0;
T_0 ;
    %wait E_0x7fee0d205420;
    %load/vec4 v0x7fee0d215b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d2155e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d2158d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fee0d216130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d2155e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d2158d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fee0d215820_0, 0;
    %load/vec4 v0x7fee0d215fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d2155e0_0, 0;
T_0.11 ;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215bc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
    %load/vec4 v0x7fee0d215ef0_0;
    %load/vec4 v0x7fee0d215970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fee0d215e40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fee0d215530_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fee0d215530_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0x7fee0d215e40_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %load/vec4 v0x7fee0d215e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fee0d215e40_0, 0;
    %load/vec4 v0x7fee0d215530_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fee0d215530_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d215d00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
T_0.14 ;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fee0d215c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215d00_0, 0;
    %load/vec4 v0x7fee0d215970_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %assign/vec4 v0x7fee0d216130_0, 0;
    %load/vec4 v0x7fee0d215730_0;
    %assign/vec4 v0x7fee0d215e40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fee0d215530_0, 0;
T_0.15 ;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fee0d215530_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.19, 5;
    %load/vec4 v0x7fee0d215e40_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %load/vec4 v0x7fee0d215e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fee0d215e40_0, 0;
    %load/vec4 v0x7fee0d215530_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fee0d215530_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d215d00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
T_0.20 ;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fee0d215c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
T_0.21 ;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fee0d215530_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.23, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d215d00_0, 0;
    %load/vec4 v0x7fee0d215820_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fee0d215c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fee0d215820_0, 0;
    %load/vec4 v0x7fee0d215530_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fee0d215530_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
T_0.24 ;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d215da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fee0d2158d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fee0d2155e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fee0d216130_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fee0d204890;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7fee0d216480_0;
    %inv;
    %store/vec4 v0x7fee0d216480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fee0d204890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d2167d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216720_0, 0, 1;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x7fee0d216ab0_0, 0, 7;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x7fee0d216510_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d2167d0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216720_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216b60_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fee0d216a20_0, 0, 1;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fee0d204890;
T_3 ;
    %fork t_1, S_0x7fee0d204a10;
    %jmp t_0;
    .scope S_0x7fee0d204a10;
t_1 ;
    %vpi_call 2 71 "$dumpfile", "i2c_sim.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fee0d204be0 {0 0 0};
    %end;
    .scope S_0x7fee0d204890;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/interfaces/i2c_tb.v";
    "./src/interfaces/i2c/i2c_master.v";
