//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_80
.address_size 64

	// .globl	relu

.visible .entry relu(
	.param .u64 relu_param_0,
	.param .u64 relu_param_1,
	.param .u32 relu_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;

//tests_wasm2ptx/cuda/relu.cu:3 void relu(
	.loc	1 3 0


	ld.param.u64 	%rd1, [relu_param_0];
	ld.param.u64 	%rd2, [relu_param_1];
	ld.param.u32 	%r2, [relu_param_2];

//tests_wasm2ptx/cuda/relu.cu:8     auto idx = blockIdx.x * blockDim.x + threadIdx.x;
	.loc	1 8 14
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;

//tests_wasm2ptx/cuda/relu.cu:9     if (idx < M) {
	.loc	1 9 5
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;


//tests_wasm2ptx/cuda/relu.cu:8     auto idx = blockIdx.x * blockDim.x + threadIdx.x;
	.loc	1 8 14
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;

//tests_wasm2ptx/cuda/relu.cu:10         B[idx] = A[idx] > 0 ? A[idx] : 0;
	.loc	1 10 9
	mul.wide.u32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	max.f64 	%fd2, %fd1, 0d0000000000000000;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f64 	[%rd7], %fd2;

$L__BB0_2:

//tests_wasm2ptx/cuda/relu.cu:12 }
	.loc	1 12 1
	ret;

}

	.file	1 "/home/siyuanch/ssd/workspace/wasm-jit/tests_wasm2ptx/cuda/relu.cu"
