Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 02 08:21:57 2017
| Host         : Aarent running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          430 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             | reset_IBUF       |                4 |             12 |
| ~clk_IBUF_BUFG | rf/register[10][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clk_IBUF_BUFG | rf/register[11][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[12][31]_i_1_n_0 | reset_IBUF       |               19 |             32 |
| ~clk_IBUF_BUFG | rf/register[13][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |
| ~clk_IBUF_BUFG | rf/register[14][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clk_IBUF_BUFG | rf/register[15][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | rf/register[16][31]_i_1_n_0 | reset_IBUF       |               21 |             32 |
| ~clk_IBUF_BUFG | rf/register[17][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |
| ~clk_IBUF_BUFG | rf/register[18][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[19][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[1][31]_i_1_n_0  | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | rf/register[20][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[21][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | rf/register[22][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |
| ~clk_IBUF_BUFG | rf/register[23][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[24][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[25][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[26][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[27][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |
| ~clk_IBUF_BUFG | rf/register[28][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[29][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[2][31]_i_1_n_0  | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[30][31]_i_1_n_0 | reset_IBUF       |               19 |             32 |
| ~clk_IBUF_BUFG | rf/register[31][31]_i_1_n_0 | reset_IBUF       |               20 |             32 |
| ~clk_IBUF_BUFG | rf/register[3][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[4][31]_i_1_n_0  | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | rf/register[5][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[6][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[7][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | rf/register[8][31]_i_1_n_0  | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | rf/register[9][31]_i_1_n_0  | reset_IBUF       |               24 |             32 |
+----------------+-----------------------------+------------------+------------------+----------------+


