INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:51:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 buffer15/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.525ns period=7.050ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.525ns period=7.050ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.050ns  (clk rise@7.050ns - clk rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 1.766ns (20.927%)  route 6.673ns (79.073%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.533 - 7.050 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1977, unset)         0.508     0.508    buffer15/clk
                         FDSE                                         r  buffer15/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer15/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/dataReg[0]_i_2__1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/start_ready_INST_0_i_5/CO[3]
                         net (fo=13, unplaced)        0.638     2.291    control_merge0/tehb/control/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.334 f  control_merge0/tehb/control/fullReg_i_3__3/O
                         net (fo=10, unplaced)        0.287     2.621    buffer12/control/Empty_i_3__3
                         LUT6 (Prop_lut6_I4_O)        0.043     2.664 r  buffer12/control/Tail[3]_i_5/O
                         net (fo=4, unplaced)         0.268     2.932    control_merge1/tehb/control/dataReg_reg[28]_2
                         LUT3 (Prop_lut3_I1_O)        0.043     2.975 f  control_merge1/tehb/control/Tail[3]_i_3__0/O
                         net (fo=8, unplaced)         0.282     3.257    control_merge1/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043     3.300 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=64, unplaced)        0.332     3.632    control_merge1/tehb/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.675 f  control_merge1/tehb/control/level4_c1[24]_i_3/O
                         net (fo=9, unplaced)         0.746     4.421    control_merge1/tehb/control/buffer5_outs[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.464 r  control_merge1/tehb/control/ltOp_carry__2_i_26/O
                         net (fo=1, unplaced)         0.705     5.169    control_merge1/tehb/control/ltOp_carry__2_i_26_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.212 f  control_merge1/tehb/control/ltOp_carry__2_i_11/O
                         net (fo=9, unplaced)         0.418     5.630    mulf0/operator/RoundingAdder/signR_c1_reg_2[0]
                         LUT4 (Prop_lut4_I2_O)        0.043     5.673 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     5.921    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.108 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.108    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.243 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, unplaced)        0.271     6.514    control_merge1/tehb/control/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     6.641 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     7.100    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     7.392 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     7.907    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     8.027 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, unplaced)         0.279     8.306    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     8.349 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, unplaced)        0.598     8.947    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.050     7.050 r  
                                                      0.000     7.050 r  clk (IN)
                         net (fo=1977, unset)         0.483     7.533    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.533    
                         clock uncertainty           -0.035     7.497    
                         FDRE (Setup_fdre_C_R)       -0.294     7.203    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -1.744    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2591.215 ; gain = 74.812 ; free physical = 38221 ; free virtual = 214747
