Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jun 15 12:44:50 2019
| Host         : Asus running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: ssg/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.400        0.000                      0                  224        0.221        0.000                      0                  224        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.400        0.000                      0                  224        0.221        0.000                      0                  224        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 sq_anim/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.827ns (43.074%)  route 3.736ns (56.926%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.548     5.069    sq_anim/CLK
    SLICE_X38Y64         FDRE                                         r  sq_anim/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  sq_anim/y_reg[8]/Q
                         net (fo=10, routed)          1.001     6.588    sq_anim/y_reg[8]
    SLICE_X41Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.712 r  sq_anim/x_dir2_carry_i_16/O
                         net (fo=1, routed)           0.000     6.712    sq_anim/x_dir2_carry_i_16_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  sq_anim/x_dir2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    sq_anim/x_dir2_carry_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.444 r  sq_anim/x_dir2_carry__0_i_3/O[1]
                         net (fo=4, routed)           0.973     8.417    sq_anim/x_dir3[11]
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.303     8.720 r  sq_anim/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.720    sq_anim/i__carry__0_i_3__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.270 r  sq_anim/x_dir2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.270    sq_anim/x_dir2_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  sq_anim/x_dir2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.384    sq_anim/x_dir2_inferred__0/i__carry__1_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 f  sq_anim/x_dir2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.756    10.254    sq_anim/x_dir215_in
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.378 r  sq_anim/x_dir_i_3/O
                         net (fo=1, routed)           0.573    10.951    sq_anim/x_dir_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.075 r  sq_anim/x_dir_i_2/O
                         net (fo=1, routed)           0.433    11.508    sq_anim/x_dir_i_2_n_0
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.124    11.632 r  sq_anim/x_dir_i_1/O
                         net (fo=1, routed)           0.000    11.632    sq_anim/x_dir_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  sq_anim/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425    14.766    sq_anim/CLK
    SLICE_X39Y68         FDRE                                         r  sq_anim/x_dir_reg/C
                         clock pessimism              0.273    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.029    15.033    sq_anim/x_dir_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/player2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.868ns (31.664%)  route 4.032ns (68.336%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 f  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 f  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 f  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 f  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.020     9.818    sq_anim/player2_reg[3]_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.354    10.172 r  sq_anim/player2[3]_i_2/O
                         net (fo=3, routed)           0.468    10.639    sq_anim/player2[3]_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.965 r  sq_anim/player2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.965    sq_anim/player2[1]
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    14.765    sq_anim/CLK
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[1]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.029    14.945    sq_anim/player2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/player2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 1.868ns (31.680%)  route 4.029ns (68.320%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 f  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 f  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 f  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 f  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.020     9.818    sq_anim/player2_reg[3]_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.354    10.172 r  sq_anim/player2[3]_i_2/O
                         net (fo=3, routed)           0.465    10.636    sq_anim/player2[3]_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.962 r  sq_anim/player2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.962    sq_anim/player2[2]
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    14.765    sq_anim/CLK
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[2]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.031    14.947    sq_anim/player2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/player2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 1.868ns (31.681%)  route 4.028ns (68.319%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 f  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 f  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 f  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 f  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.020     9.818    sq_anim/player2_reg[3]_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.354    10.172 r  sq_anim/player2[3]_i_2/O
                         net (fo=3, routed)           0.465    10.636    sq_anim/player2[3]_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.962 r  sq_anim/player2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.962    sq_anim/player2[3]
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    14.765    sq_anim/CLK
    SLICE_X36Y70         FDRE                                         r  sq_anim/player2_reg[3]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.031    14.947    sq_anim/player2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.834ns (30.817%)  route 4.117ns (69.183%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.510    10.691    player2_anim/y_reg[1]_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I3_O)        0.326    11.017 r  player2_anim/y[3]_i_1/O
                         net (fo=1, routed)           0.000    11.017    player2_anim/y[3]_i_1_n_0
    SLICE_X33Y58         FDRE                                         r  player2_anim/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.434    14.775    player2_anim/CLK
    SLICE_X33Y58         FDRE                                         r  player2_anim/y_reg[3]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.031    15.044    player2_anim/y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.834ns (30.731%)  route 4.134ns (69.269%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.526    10.708    player2_anim/y_reg[1]_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I3_O)        0.326    11.034 r  player2_anim/y[8]_i_1/O
                         net (fo=1, routed)           0.000    11.034    player2_anim/y[8]_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  player2_anim/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432    14.773    player2_anim/CLK
    SLICE_X34Y60         FDRE                                         r  player2_anim/y_reg[8]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)        0.079    15.075    player2_anim/y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.834ns (30.762%)  route 4.128ns (69.238%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.520    10.702    player2_anim/y_reg[1]_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I3_O)        0.326    11.028 r  player2_anim/y[2]_i_1/O
                         net (fo=1, routed)           0.000    11.028    player2_anim/y[2]_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  player2_anim/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432    14.773    player2_anim/CLK
    SLICE_X34Y60         FDRE                                         r  player2_anim/y_reg[2]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)        0.077    15.073    player2_anim/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.834ns (30.783%)  route 4.124ns (69.217%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.516    10.698    player2_anim/y_reg[1]_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I3_O)        0.326    11.024 r  player2_anim/y[7]_i_1/O
                         net (fo=1, routed)           0.000    11.024    player2_anim/y[7]_i_1_n_0
    SLICE_X34Y60         FDSE                                         r  player2_anim/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432    14.773    player2_anim/CLK
    SLICE_X34Y60         FDSE                                         r  player2_anim/y_reg[7]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y60         FDSE (Setup_fdse_C_D)        0.079    15.075    player2_anim/y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.834ns (30.778%)  route 4.125ns (69.222%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.517    10.699    player2_anim/y_reg[1]_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.326    11.025 r  player2_anim/y[6]_i_1/O
                         net (fo=1, routed)           0.000    11.025    player2_anim/y[6]_i_1_n_0
    SLICE_X34Y60         FDSE                                         r  player2_anim/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.432    14.773    player2_anim/CLK
    SLICE_X34Y60         FDSE                                         r  player2_anim/y_reg[6]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y60         FDSE (Setup_fdse_C_D)        0.081    15.077    player2_anim/y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2_anim/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.834ns (31.054%)  route 4.072ns (68.946%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.545     5.066    display/CLK
    SLICE_X31Y66         FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  display/h_count_reg[2]/Q
                         net (fo=16, routed)          1.317     6.802    display/h_count_reg[2]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  display/x[11]_i_6/O
                         net (fo=2, routed)           0.642     7.743    display/x[11]_i_6_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.893 r  display/v_count[9]_i_3/O
                         net (fo=8, routed)           0.584     8.478    display/v_count[9]_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I1_O)        0.320     8.798 r  display/pRst_1_i_2/O
                         net (fo=4, routed)           1.064     9.861    display/v_count_reg[4]_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.320    10.181 r  display/y[8]_i_5/O
                         net (fo=7, routed)           0.464    10.646    player2_anim/y_reg[1]_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  player2_anim/y[1]_i_1/O
                         net (fo=1, routed)           0.000    10.972    player2_anim/y[1]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  player2_anim/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.433    14.774    player2_anim/CLK
    SLICE_X31Y59         FDRE                                         r  player2_anim/y_reg[1]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.029    15.041    player2_anim/y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 display/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.440    display/CLK
    SLICE_X31Y63         FDRE                                         r  display/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/v_count_reg[8]/Q
                         net (fo=21, routed)          0.126     1.708    display/v_count[8]
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  display/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    display/p_1_in[8]
    SLICE_X31Y63         FDRE                                         r  display/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.952    display/CLK
    SLICE_X31Y63         FDRE                                         r  display/v_count_reg[8]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.091     1.531    display/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sq_anim/y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.764%)  route 0.125ns (33.236%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.440    sq_anim/CLK
    SLICE_X39Y63         FDRE                                         r  sq_anim/y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sq_anim/y_dir_reg/Q
                         net (fo=11, routed)          0.125     1.707    sq_anim/y_dir
    SLICE_X38Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  sq_anim/y[1]_i_4/O
                         net (fo=1, routed)           0.000     1.752    sq_anim/y[1]_i_4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.818 r  sq_anim/y_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.818    sq_anim/y_reg[1]_i_1_n_6
    SLICE_X38Y63         FDRE                                         r  sq_anim/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.952    sq_anim/CLK
    SLICE_X38Y63         FDRE                                         r  sq_anim/y_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     1.587    sq_anim/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sq_anim/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq_anim/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.741%)  route 0.109ns (30.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    sq_anim/CLK
    SLICE_X36Y69         FDRE                                         r  sq_anim/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sq_anim/x_reg[5]/Q
                         net (fo=12, routed)          0.109     1.687    sq_anim/x_reg_n_0_[5]
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.732 r  sq_anim/x1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.732    sq_anim/x1_carry__0_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.798 r  sq_anim/x1_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.798    sq_anim/x1_carry__0_n_5
    SLICE_X37Y69         FDRE                                         r  sq_anim/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.819     1.947    sq_anim/CLK
    SLICE_X37Y69         FDRE                                         r  sq_anim/x_reg[6]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.105     1.554    sq_anim/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.669    cnt_reg_n_0_[14]
    SLICE_X30Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.818 r  cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    cnt0[15]
    SLICE_X30Y67         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.821     1.949    CLK_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.134     1.572    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    ssg/CLK
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ssg/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.685    ssg/refresh_counter_reg_n_0_[15]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  ssg/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    ssg/refresh_counter_reg[12]_i_1_n_4
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.821     1.948    ssg/CLK
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    ssg/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.438    ssg/CLK
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ssg/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.687    ssg/refresh_counter_reg_n_0_[7]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  ssg/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    ssg/refresh_counter_reg[4]_i_1_n_4
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.950    ssg/CLK
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    ssg/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.437    ssg/CLK
    SLICE_X29Y68         FDRE                                         r  ssg/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ssg/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.686    ssg/refresh_counter_reg_n_0_[11]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  ssg/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    ssg/refresh_counter_reg[8]_i_1_n_4
    SLICE_X29Y68         FDRE                                         r  ssg/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.949    ssg/CLK
    SLICE_X29Y68         FDRE                                         r  ssg/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    ssg/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.556     1.439    ssg/CLK
    SLICE_X29Y66         FDRE                                         r  ssg/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ssg/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    ssg/refresh_counter_reg_n_0_[3]
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  ssg/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    ssg/refresh_counter_reg[0]_i_1_n_4
    SLICE_X29Y66         FDRE                                         r  ssg/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.951    ssg/CLK
    SLICE_X29Y66         FDRE                                         r  ssg/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.105     1.544    ssg/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    ssg/CLK
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ssg/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.682    ssg/refresh_counter_reg_n_0_[12]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  ssg/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    ssg/refresh_counter_reg[12]_i_1_n_7
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.821     1.948    ssg/CLK
    SLICE_X29Y69         FDRE                                         r  ssg/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    ssg/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssg/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.438    ssg/CLK
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ssg/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.684    ssg/refresh_counter_reg_n_0_[4]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  ssg/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    ssg/refresh_counter_reg[4]_i_1_n_7
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.950    ssg/CLK
    SLICE_X29Y67         FDRE                                         r  ssg/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    ssg/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y67   cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y67   cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y67   cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y66   display/h_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y66   display/h_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y66   display/h_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67   display/h_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67   display/h_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y67   display/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y68   sq_anim/pRst_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   sq_anim/player1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   sq_anim/player1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   sq_anim/player1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   sq_anim/player1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y70   sq_anim/player2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y70   sq_anim/player2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y70   sq_anim/player2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   sq_anim/x_dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   sq_anim/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y66   display/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y66   display/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y66   display/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   display/h_count_reg[3]/C



