Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Tue Apr 01 17:43:58 2025
Host:    vlsilab9.nitrkl.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB) (16187548KB)
PID:     6166
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 1436 days old.
@genus:root: 1> source syn.tcl
Sourcing './syn.tcl' (Tue Apr 01 17:44:19 IST 2025)...
#@ Begin verbose source ./syn.tcl
@file(syn.tcl) 4: set DESIGN lock
@file(syn.tcl) 5: set GEN_EFF medium
@file(syn.tcl) 6: set MAP_OPT_EFF high
@file(syn.tcl) 7: set clockname clk
@file(syn.tcl) 9: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(syn.tcl) 10: set _OUTPUTS_PATH /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/output_files
@file(syn.tcl) 11: set _REPORTS_PATH /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files
@file(syn.tcl) 12: set _LOG_PATH /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/logs
@file(syn.tcl) 14: set_db / .init_lib_search_path { /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff
/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss}
  Setting attribute of root '/': 'init_lib_search_path' =  /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff
/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss
@file(syn.tcl) 16: set_db / .script_search_path {. ./Scripts} 
  Setting attribute of root '/': 'script_search_path' = . ./Scripts
@file(syn.tcl) 17: set_db / .init_hdl_search_path {. ./RTL_source}
  Setting attribute of root '/': 'init_hdl_search_path' = . ./RTL_source
@file(syn.tcl) 18: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 27: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(syn.tcl) 33: set_db / .library { /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib}

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 15)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 96)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 847)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 951)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 1187)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 1424)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 1661)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 1897)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 2134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 2371)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 2607)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 2844)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 3088)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 3325)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 3561)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 3798)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 4035)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 4271)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 4508)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 4745)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib, Line 15200)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 88865)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 128091)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 211382)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib, Line 15290)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 6
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 190
  ********************************************
 
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_max'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18fs120_scl_ff'.
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'tsl18fs120_scl_ff.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct). Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not display this Warning, can be helpful to debug the issue.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor211d1 and tsl18fs120_scl_ff/aor211d1).  Deleting (tsl18fs120_scl_ff/aor211d1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/invtd2 and tsl18fs120_scl_ff/invtd2).  Deleting (tsl18fs120_scl_ff/invtd2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xn02d2 and tsl18fs120_scl_ff/xn02d2).  Deleting (tsl18fs120_scl_ff/xn02d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai221d1 and tsl18fs120_scl_ff/oai221d1).  Deleting (tsl18fs120_scl_ff/oai221d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nd13d2 and tsl18fs120_scl_ff/nd13d2).  Deleting (tsl18fs120_scl_ff/nd13d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai322d2 and tsl18fs120_scl_ff/oai322d2).  Deleting (tsl18fs120_scl_ff/oai322d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dfnrq2 and tsl18fs120_scl_ff/dfnrq2).  Deleting (tsl18fs120_scl_ff/dfnrq2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor22d2 and tsl18fs120_scl_ff/aor22d2).  Deleting (tsl18fs120_scl_ff/aor22d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdpfb1 and tsl18fs120_scl_ff/sdpfb1).  Deleting (tsl18fs120_scl_ff/sdpfb1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim311d1 and tsl18fs120_scl_ff/aoim311d1).  Deleting (tsl18fs120_scl_ff/aoim311d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai311d2 and tsl18fs120_scl_ff/oai311d2).  Deleting (tsl18fs120_scl_ff/oai311d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/senrb4 and tsl18fs120_scl_ff/senrb4).  Deleting (tsl18fs120_scl_ff/senrb4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/inv0d2 and tsl18fs120_scl_ff/inv0d2).  Deleting (tsl18fs120_scl_ff/inv0d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xr02d1 and tsl18fs120_scl_ff/xr02d1).  Deleting (tsl18fs120_scl_ff/xr02d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim211d4 and tsl18fs120_scl_ff/aoim211d4).  Deleting (tsl18fs120_scl_ff/aoim211d4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nr04d1 and tsl18fs120_scl_ff/nr04d1).  Deleting (tsl18fs120_scl_ff/nr04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oaim21d2 and tsl18fs120_scl_ff/oaim21d2).  Deleting (tsl18fs120_scl_ff/oaim21d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dl04d1 and tsl18fs120_scl_ff/dl04d1).  Deleting (tsl18fs120_scl_ff/dl04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aon211d1 and tsl18fs120_scl_ff/aon211d1).  Deleting (tsl18fs120_scl_ff/aon211d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdbrb2 and tsl18fs120_scl_ff/sdbrb2).  Deleting (tsl18fs120_scl_ff/sdbrb2).
  Setting attribute of root '/': 'library' =  /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib
@file(syn.tcl) 35: read_libs -max_libs { /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib} \
-min_libs { /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib}
Freeing libraries in memory ( /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ff/tsl18fs120_scl_ff.lib /home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_min.lib)

            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/dependencies/synthesis/models/tsl18cio150_max.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_max'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slchq2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slclq4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
@file(syn.tcl) 44: puts "load RTL"
load RTL
@file(syn.tcl) 45: set FILE_LIST  {lock.v}
@file(syn.tcl) 46: read_hdl $FILE_LIST
            Reading Verilog file 'lock.v'
@file(syn.tcl) 48: puts "elobrate design"
elobrate design
@file(syn.tcl) 49: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lock' from file 'lock.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'lock' in file 'lock.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 48.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 48.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 126.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 48.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 61.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 35.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 87.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 35.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file 'lock.v' on line 100.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file 'lock.v' on line 35.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'lock' in file 'lock.v' on line 34.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lock'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: lock, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: lock, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(syn.tcl) 50: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(syn.tcl) 51: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:02 (Apr01) |  134.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:18) |  00:00:08(00:00:18) | 100.0(100.0) |   17:44:20 (Apr01) |  243.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 52: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'lock'

No empty modules in design 'lock'

  Done Checking the design.
@file(syn.tcl) 57: read_sdc /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc
Error   : Invalid SDC command option combination. [SDC-204] [set_driving_cell]
        : 'The set_driving_cell' command on line '24' of the SDC file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc' cannot find a lib_cell named 'BUFX2' in library 'library' specified with the '-libcell' or '-cell' option.
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '24' of the SDC file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc': set_driving_cell -lib_cell BUFX2 [get_ports x].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '25' of the SDC file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc': set_driving_cell -lib_cell BUFX2 [get_ports reset].
Warning : Unsupported SDC command option. [SDC-201] [set_operating_conditions]
        : The 'set_operating_conditions' command on line '35' in the SDC file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc' does not support '-analysis_type' option values other than single.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/lock_sdc.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful     11 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      0 , failed      2 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      3 , failed      0 (runtime  0.00)
 "set_operating_conditions" - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      3 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(syn.tcl) 58: path_adjust -from [all_inputs] -to [all_outputs] -delay -1300 -name PA_I2O 
@file(syn.tcl) 59: path_adjust -from [all_inputs] -to [all_register] -delay -1500 -name PA_I2C
@file(syn.tcl) 60: path_adjust -from [all_register] -to [all_outputs] -delay -1500 -name PA_C2O
@file(syn.tcl) 61: path_adjust -from [all_register] -to [all_register] -delay -1500 -name PA_C2C
@file(syn.tcl) 62: report_timing -lint -verbose 
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:20 pm
  Module:                 lock
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:lock/reset
port:lock/x
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        2
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          2
@file(syn.tcl) 64: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 5
@file(syn.tcl) 65: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
    puts "Creating directory ${_OUTPUTS_PATH}"
    }
Creating directory /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/output_files
@file(syn.tcl) 70:     if {![file exists ${_REPORTS_PATH}]} {
file mkdir ${_REPORTS_PATH}
 puts "Creating directory ${_REPORTS_PATH}"
 }
Creating directory /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files
@file(syn.tcl) 75: set_db lp_power_analysis_effort high
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
@file(syn.tcl) 81: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(syn.tcl) 82: syn_generic
      Running additional step before syn_gen...

##Generic Timing Info for library domain: _default_ typical gate delay: 228.9 ps std_slew: 32.6 ps std_load: 5.3 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: lock, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_error_74_21', 'mux_error_87_21', 'mux_error_100_21', 
'mux_error_126_22', 'mux_next_state_61_21', 'mux_next_state_74_21', 
'mux_next_state_87_21', 'mux_next_state_100_21', 'mux_next_state_113_21', 
'mux_ready_35_21'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'lock' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: lock, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: lock, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 12, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: lock, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'lock':
          sop(1) 
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'lock'.
      Removing temporary intermediate hierarchies under lock
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: lock, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: lock, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: lock, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.004s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CDFG-472 |Warning |    1 |Unreachable statements for case item.              |
| CDFG-738 |Info    |    6 |Common subexpression eliminated.                   |
| CDFG-739 |Info    |    6 |Common subexpression kept.                         |
| CDFG-769 |Info    |    1 |Identified sum-of-products logic to be optimized   |
|          |        |      | during syn_generic.                               |
| CWD-19   |Info    |    8 |An implementation was inferred.                    |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                    |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                      |
| ELAB-1   |Info    |    1 |Elaborating Design.                                |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                           |
| GLO-34   |Info    |    1 |Deleting instances not driving any primary         |
|          |        |      | outputs.                                          |
|          |        |      |Optimizations such as constant propagation or      |
|          |        |      | redundancy removal could change the connections   |
|          |        |      | so a hierarchical instance does not drive any     |
|          |        |      | primary outputs anymore. To see the list of       |
|          |        |      | deleted hierarchical instances, set the           |
|          |        |      | 'information_level' attribute to 2 or above. If   |
|          |        |      | the message is truncated set the message          |
|          |        |      | attribute 'truncate' to false to see the complete |
|          |        |      | list. To prevent this optimization, set the       |
|          |        |      | 'delete_unloaded_insts' root/subdesign attribute  |
|          |        |      | to 'false' or 'preserve' instance attribute to    |
|          |        |      | 'true'.                                           |
| LBR-9    |Warning |   12 |Library cell has no output pins defined.           |
|          |        |      |Add the missing output pin(s)                      |
|          |        |      | , then reload the library. Else the library cell  |
|          |        |      | will be marked as timing model i.e. unusable.     |
|          |        |      | Timing_model means that the cell does not have    |
|          |        |      | any defined function. If there is no output pin,  |
|          |        |      | Genus will mark library cell as unusable i.e. the |
|          |        |      | attribute 'usable' will be marked to 'false' on   |
|          |        |      | the libcell. Therefore, the cell is not used for  |
|          |        |      | mapping and it will not be picked up from the     |
|          |        |      | library for synthesis. If you query the attribute |
|          |        |      | 'unusable_reason' on the libcell; result will be: |
|          |        |      | 'Library cell has no output pins.'Note: The       |
|          |        |      | message LBR-9 is only for the logical pins and    |
|          |        |      | not for the power_ground pins. Genus will depend  |
|          |        |      | upon the output function defined in the pin group |
|          |        |      | (output pin)                                      |
|          |        |      | of the cell, to use it for mapping. The pg_pin    |
|          |        |      | will not have any function defined.               |
| LBR-12   |Warning |    1 |Found libraries with and without pg_pin construct. |
|          |        |      |This can lead to issues later in the flow.         |
| LBR-22   |Warning |  627 |Multiply-defined library cell.                     |
|          |        |      |Library cell names must be unique.  Any duplicates |
|          |        |      | will be deleted.  Only the first                  |
|          |        |      | (as determined by the order of libraries)         |
|          |        |      | will be retained.                                 |
| LBR-38   |Warning |    4 |Libraries have inconsistent nominal operating      |
|          |        |      | conditions. In the Liberty library, there are     |
|          |        |      | attributes called nom_voltage, nom_process and    |
|          |        |      | nom_temperature. Genus reports the message, if    |
|          |        |      | the respective values of the 2 given .libs        |
|          |        |      | differ.                                           |
|          |        |      |This is a common source of delay calculation       |
|          |        |      | confusion and should be avoided.                  |
| LBR-40   |Info    |  190 |An unsupported construct was detected in this      |
|          |        |      | library.                                          |
|          |        |      |Check to see if this construct is really needed    |
|          |        |      | for synthesis. Many liberty constructs are not    |
|          |        |      | actually required.                                |
| LBR-41   |Info    |   48 |An output library pin lacks a function attribute.  |
|          |        |      |If the remainder of this library cell's semantic   |
|          |        |      | checks are successful, it will be considered as a |
|          |        |      | timing-model                                      |
|          |        |      | (because one of its outputs does not have a valid |
|          |        |      | function.                                         |
| LBR-66   |Warning |   45 |Library cell only has usable test_cell function.   |
|          |        |      |This library has a valid test_cell function, but   |
|          |        |      | its regular cell function is either missing or    |
|          |        |      | not completely understood                         |
|          |        |      | (for example, cell has a state_table construct)   |
|          |        |      | . Consult your library vendor about why this cell |
|          |        |      | is either missing or has an incorrectly specified |
|          |        |      | cell non-test function. Comparing this cell to    |
|          |        |      | the other cells that do not display this Warning, |
|          |        |      | can be helpful to debug the issue.                |
| LBR-77   |Info    |  117 |Automatically disabling a scan-only combinational  |
|          |        |      | arc.                                              |
|          |        |      |The library cell is sequential and it has a        |
|          |        |      | combinational arc involving at least one pin that |
|          |        |      | is only used in scan mode.  You can enable such   |
|          |        |      | arcs by setting root-level attribute              |
|          |        |      | 'ignore_scan_combinational_arcs' to false, but    |
|          |        |      | that will deem the cell unusable.                 |
| LBR-155  |Info    |  189 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| LBR-158  |Warning |    1 |Libcell will be treated as a timing model.         |
|          |        |      |Ensure that the relevant timing arcs are defined   |
|          |        |      | in the Liberty model of the libcell.              |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to |
|          |        |      | 10 if information_level is less than 9.           |
| LBR-162  |Info    |  142 |Both 'pos_unate' and 'neg_unate' timing_sense arcs |
|          |        |      | have been processed.                              |
|          |        |      |Setting the 'timing_sense' to non_unate.           |
| LBR-412  |Info    |    6 |Created nominal operating condition.               |
|          |        |      |The nominal operating condition is represented,    |
|          |        |      | either by the nominal PVT values specified in the |
|          |        |      | library source                                    |
|          |        |      | (via nom_process,nom_voltage and nom_temperature  |
|          |        |      | respectively)                                     |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).     |
| LBR-518  |Info    |    2 |Missing a function attribute in the output pin     |
|          |        |      | definition.                                       |
| LBR-525  |Warning |    6 |Missing clock pin in the sequential cell.          |
|          |        |      |Sequential timing checks, such as 'setup_rising'   |
|          |        |      | or 'hold_rising', on flop and latch cells require |
|          |        |      | a clock pin. Verify that the 'clock' attribute of |
|          |        |      | the clock pin is set to 'true' or that the clock  |
|          |        |      | pin has a 'clocked_on' attribute.                 |
| PA-7     |Info    |    1 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| SDC-201  |Warning |    1 |Unsupported SDC command option.                    |
|          |        |      |The current version does not support this SDC      |
|          |        |      | command option.  However, future versions may be  |
|          |        |      | enhanced to support this option.                  |
| SDC-202  |Error   |    2 |Could not interpret SDC command.                   |
|          |        |      |The 'read_sdc' command encountered a problem while |
|          |        |      | trying to evaluate an SDC command. This SDC       |
|          |        |      | command will be added to the Tcl variable         |
|          |        |      | $::dc::sdc_failed_commands.                       |
| SDC-204  |Error   |    1 |Invalid SDC command option combination.            |
|          |        |      |This option is not valid for the indicated SDC     |
|          |        |      | command. Check the SDC command and contact        |
|          |        |      | Cadence customer support if you believe this      |
|          |        |      | option combination should be supported.           |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints |
|          |        |      | were applied.                                     |
|          |        |      |You can examine the failed commands or save them   |
|          |        |      | to a file by querying the Tcl variable            |
|          |        |      | $::dc::sdc_failed_commands.                       |
| SYNTH-1  |Info    |    1 |Synthesizing.                                      |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.          |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'lock'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=685242480  new_slack=3483.10  new_is_better=1
        Done preparing the circuit
          Structuring (delay-based) lock...
            Starting partial collapsing  lock
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) lock
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    91 ps
Target path end-point (Port: lock/error)

         Pin                     Type          Fanout  Load  Arrival   
                                                       (fF)    (ps)    
-----------------------------------------------------------------------
(clock CLK)            <<<  launch                                 0 R 
(lock_sdc.sdc_line_13)      ext delay                                  
x                      (u)  in port                 7   35.7           
g227/in_1                                                              
g227/z                 (u)  unmapped_complex2       3   15.3           
g220/in_1                                                              
g220/z                 (u)  unmapped_or2            1    5.1           
g198/in_1                                                              
g198/z                 (u)  unmapped_complex2       1 5003.1           
error                  <<<  interconnect                               
                            out port                                   
(lock_sdc.sdc_line_20)      ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                            10000 R 
                            uncertainty                                
                            adjustments                                
-----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2O' path adjust   -1300ps
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : x
End-point    : error

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2456ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     3        100.0
Excluded from State Retention       3        100.0
    - Will not convert              3        100.0
      - Preserved                   0          0.0
      - Power intent excluded       3        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9160380000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) | 100.0(100.0) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) | 100.0( 50.0) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 50.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        38      1992       243
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -        35       896       243
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'lock' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(syn.tcl) 83: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(syn.tcl) 84: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:02 (Apr01) |  134.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:18) |  00:00:08(00:00:18) |  89.7( 90.0) |   17:44:20 (Apr01) |  243.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:02) |  10.3( 10.0) |   17:44:22 (Apr01) |  243.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 85: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Applying wireload models.
        Computing net loads.
@file(syn.tcl) 86: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (04/01 17:44:22, mem=1180.88M)
%# Begin qos_stats (04/01 17:44:22, mem=1180.88M)
        Computing arrivals and requireds.
%# End qos_stats (04/01 17:44:22, total cpu=13:30:00, real=13:30:00, peak res=243.80M, current mem=1180.88M)


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     3,700
  R2R (ps):                     6,711
  I2R (ps):                     5,836
  R2O (ps):                     4,324
  I2O (ps):                     3,700
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        896
Total Cell Area:                  896
Leaf Instances:                    35
Total Instances:                   35
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09
Real Runtime (h:m:s):        00:30:20
CPU  Elapsed (h:m:s):        00:30:13
Real Elapsed (h:m:s):        00:30:22
Memory (MB):                  1180.88
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:20
Total Memory (MB):     1180.88
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:lock should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:lock has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : lock
Only 6 violating paths found
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files/generic_lock.db' for 'lock' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (04/01 17:44:22, total cpu=13:30:00, real=13:30:00, peak res=243.80M, current mem=1180.88M)
@file(syn.tcl) 87: report_summary -directory $_REPORTS_PATH


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     3,700
  R2R (ps):                     6,711
  I2R (ps):                     5,836
  R2O (ps):                     4,324
  I2O (ps):                     3,700
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        896
Total Cell Area:                  896
Leaf Instances:                    35
Total Instances:                   35
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09
Real Runtime (h:m:s):        00:30:20
CPU  Elapsed (h:m:s):        00:30:13
Real Elapsed (h:m:s):        00:30:22
Memory (MB):                  1180.88
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:20
Total Memory (MB):     1180.88
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 88: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(syn.tcl) 89: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_generic.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 97: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(syn.tcl) 98: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 228.9 ps std_slew: 32.6 ps std_load: 5.3 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'lock' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  47.8( 50.0) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 50.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  52.2(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  47.8( 50.0) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 50.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  52.2(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'lock'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) lock...
          Done structuring (delay-based) lock
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    91 ps
Target path end-point (Port: lock/error)

         Pin                     Type          Fanout  Load  Arrival   
                                                       (fF)    (ps)    
-----------------------------------------------------------------------
(clock CLK)            <<<  launch                                 0 R 
(lock_sdc.sdc_line_13)      ext delay                                  
x                      (u)  in port                 7   35.7           
g227/in_1                                                              
g227/z                 (u)  unmapped_complex2       3   15.3           
g220/in_1                                                              
g220/z                 (u)  unmapped_or2            1    5.1           
g198/in_1                                                              
g198/z                 (u)  unmapped_complex2       1 5003.1           
error                  <<<  interconnect                               
                            out port                                   
(lock_sdc.sdc_line_20)      ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                            10000 R 
                            uncertainty                                
                            adjustments                                
-----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2O' path adjust   -1300ps
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : x
End-point    : error

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2497ps.
 
          Restructuring (delay-based) lock...
          Done restructuring (delay-based) lock
        Optimizing component lock...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout  Load  Slew Delay Arrival   
                                                  (fF)  (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                 launch                                       0 R 
(lock_sdc.sdc_line_13)      ext delay                        +2000    2000 R 
x                           in port            5   40.7    0    +0    2000 R 
g355/I                                                          +1    2001   
g355/ZN                     inv0d1             3   19.6  130   +70    2072 F 
g351/A1                                                         +0    2072   
g351/ZN                     nd02d1             3   20.8  426  +228    2300 R 
g342/A2                                                         +0    2300   
g342/ZN                     nr02d1             1    7.0  146  +117    2417 F 
g334/A3                                                         +0    2417   
g334/Z                      or03da             1 5003.1 4244 +3073    5490 F 
error                  <<<  interconnect                4244   +20    5510 F 
                            out port                            +0    5510 F 
(lock_sdc.sdc_line_20)      ext delay                        +2000    7510 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                  10000 R 
                            uncertainty                       -100    9900 R 
                            adjustments                      -1300    8600   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2O' path adjust   -1300ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    1090ps 
Start-point  : x
End-point    : error

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  630        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK                91     1090              8700     (launch clock period: 10000)

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    41 ps
Target path end-point (Port: lock/error)

         Pin                   Type       Fanout  Load  Arrival   
                                                  (fF)    (ps)    
------------------------------------------------------------------
(clock CLK)            <<<  launch                            0 R 
(lock_sdc.sdc_line_13)      ext delay                             
x                           in port            5   40.7           
g355/I                                                            
g355/ZN                     inv0d1             3   19.6           
g351/A1                                                           
g351/ZN                     nd02d1             3   20.8           
g342/A2                                                           
g342/ZN                     nr02d1             1    7.0           
g334/A3                                                           
g334/Z                      or03da             1 5003.1           
error                  <<<  interconnect                          
                            out port                              
(lock_sdc.sdc_line_20)      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                       10000 R 
                            uncertainty                           
                            adjustments                           
------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2O' path adjust   -1300ps
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : x
End-point    : error

The global mapper estimates a slack for this path of 826ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout  Load  Slew Delay Arrival   
                                                  (fF)  (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                 launch                                       0 R 
(lock_sdc.sdc_line_13)      ext delay                        +2000    2000 R 
x                           in port            5   40.7    0    +0    2000 R 
g355/I                                                          +1    2001   
g355/ZN                     inv0d1             3   19.6  130   +70    2072 F 
g351/A1                                                         +0    2072   
g351/ZN                     nd02d1             3   20.8  426  +228    2300 R 
g342/A2                                                         +0    2300   
g342/ZN                     nr02d1             1    7.0  146  +117    2417 F 
g334/A3                                                         +0    2417   
g334/Z                      or03da             1 5003.1 4244 +3073    5490 F 
error                  <<<  interconnect                4244   +20    5510 F 
                            out port                            +0    5510 F 
(lock_sdc.sdc_line_20)      ext delay                        +2000    7510 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                  10000 R 
                            uncertainty                       -100    9900 R 
                            adjustments                      -1300    8600   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2O' path adjust   -1300ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    1090ps 
Start-point  : x
End-point    : error

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 624        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK                41     1090              8700     (launch clock period: 10000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     3        100.0
Excluded from State Retention       3        100.0
    - Will not convert              3        100.0
      - Preserved                   0          0.0
      - Power intent excluded       3        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.057293999999998846
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  49.3( 50.0) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 50.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  53.8(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -3.1(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/lock/fv_map.fv.json' for netlist 'fv/lock/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/lock/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  32.0( 33.3) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 33.3) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  35.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -2.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  35.0( 33.3) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00013200000000068712
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  32.0( 33.3) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 33.3) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  35.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -2.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  35.0( 33.3) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:lock ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.000 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  32.0( 33.3) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 33.3) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  35.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -2.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  35.0( 33.3) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   624        0         0      3795     6009        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  624        0         0      3795     6009        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    624        0         0      3795     6009        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.00014799999999937086
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  32.0( 33.3) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 33.3) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  35.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -2.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  35.0( 33.3) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:20 (Apr01) |  243.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:19) |  00:00:00(00:00:01) |  32.0( 33.3) |   17:44:21 (Apr01) |  243.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:01) |   0.0( 33.3) |   17:44:22 (Apr01) |  243.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:01(00:00:00) |  35.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:20) |  00:00:00(00:00:00) |  -2.0(  0.0) |   17:44:22 (Apr01) |  243.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  35.0( 33.3) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:23 (Apr01) |  570.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        35       896       243
##>M:Pre Cleanup                        0         -         -        35       896       243
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -        27       614       570
##>M:Const Prop                         0      1089         0        27       614       570
##>M:Cleanup                            0      1089         0        27       614       570
##>M:MBCI                               0         -         -        27       614       570
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lock'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(syn.tcl) 99: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(syn.tcl) 100: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:02 (Apr01) |  134.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:18) |  00:00:08(00:00:18) |  73.7( 85.7) |   17:44:20 (Apr01) |  243.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:02) |   8.4(  9.5) |   17:44:22 (Apr01) |  243.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  17.9(  4.8) |   17:44:23 (Apr01) |  570.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 101: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (04/01 17:44:23, mem=1221.35M)
%# Begin qos_stats (04/01 17:44:23, mem=1221.35M)
        Computing arrivals and requireds.
%# End qos_stats (04/01 17:44:23, total cpu=13:30:00, real=13:30:00, peak res=570.70M, current mem=1221.35M)


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     3,700           1,090
  R2R (ps):                     6,711           5,650
  I2R (ps):                     5,836           5,369
  R2O (ps):                     4,324           1,589
  I2O (ps):                     3,700           1,090
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        896             624
Total Cell Area:                  896             624
Leaf Instances:                    35              27
Total Instances:                   35              27
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02
Real Runtime (h:m:s):        00:30:20        00:30:01
CPU  Elapsed (h:m:s):        00:30:13        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23
Memory (MB):                  1180.88         1221.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:21
Total Memory (MB):     1229.36
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Only 6 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : lock
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   2%   3%   5%   6%   7%   8%  10%  11%  12%  14%  15%  16%  17%  19%  20%  21%  23%  24%  25%  26%  28%  29%  30%  32%  33%  34%  35%  37%  38%  39%  41%  42%  43%  44%  46%  47%  48%  50%  51%  52%  53%  55%  56%  57%  58%  60%  61%  62%  64%  65%  66%  67%  69%  70%  71%  73%  74%  75%  76%  78%  79%  80%  82%  83%  84%  85%  87%  88%  89%  91%  92%  93%  94%  96%  97%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files/map_lock.db' for 'lock' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (04/01 17:44:24, total cpu=13:30:00, real=13:30:01, peak res=570.70M, current mem=1229.36M)
@file(syn.tcl) 102: report_summary -directory $_REPORTS_PATH


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     3,700           1,090
  R2R (ps):                     6,711           5,650
  I2R (ps):                     5,836           5,369
  R2O (ps):                     4,324           1,589
  I2O (ps):                     3,700           1,090
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        896             624
Total Cell Area:                  896             624
Leaf Instances:                    35              27
Total Instances:                   35              27
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02
Real Runtime (h:m:s):        00:30:20        00:30:01
CPU  Elapsed (h:m:s):        00:30:13        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23
Memory (MB):                  1180.88         1221.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1229.36
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 103: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(syn.tcl) 104: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_map.v
@file(syn.tcl) 105: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_map.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 107: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate_c.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate_c.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/output_files/rtl2intermediate_c.lec.do'.
        : Alias mapping flow is enabled.
@file(syn.tcl) 113: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(syn.tcl) 114: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lock' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   624        0         0      3795     6009        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.000 seconds.

-------------------------------------------------------------------------------
 const_prop                  624        0         0      3795     6009        0
-------------------------------------------------------------------------------
 hi_fo_buf                   624        0         0      3795     6009        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  624        0         0      3795     6009        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    624        0         0      3795     6009        0
 incr_max_trans              850        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
        drc_bufs         6  (        3 /        3 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    850        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   850        0         0         0        0        0
 rem_inv_qb                  843        0         0         0        0        0
 gate_comp                   765        0         0         0        0        0
 glob_area                   746        0         0         0        0        0
 area_down                   736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        1 /        1 )  0.01
    seq_res_area         1  (        0 /        0 )  0.03
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         3  (        2 /        2 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         7  (        2 /        7 )  0.00
       area_down         3  (        1 /        1 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         6  (        0 /        6 )  0.00
       area_down         2  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    736        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| CFM-212    |Info    |    2 |Forcing flat compare.                            |
| CPI-506    |Info    |    1 |Command 'commit_power_intent' cannot proceed as  |
|            |        |      | there is no power intent loaded.                |
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lock'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(syn.tcl) 115: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (04/01 17:44:24, mem=1194.34M)
%# Begin qos_stats (04/01 17:44:24, mem=1194.34M)
        Computing arrivals and requireds.
%# End qos_stats (04/01 17:44:24, total cpu=13:30:00, real=13:30:00, peak res=570.70M, current mem=1194.34M)


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     3,700           1,090           1,648
  R2R (ps):                     6,711           5,650           6,271
  I2R (ps):                     5,836           5,369           4,716
  R2O (ps):                     4,324           1,589           3,224
  I2O (ps):                     3,700           1,090           1,648
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        896             624             736
Total Cell Area:                  896             624             736
Leaf Instances:                    35              27              25
Total Instances:                   35              27              25
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:20        00:30:01        00:30:01
CPU  Elapsed (h:m:s):        00:30:13        00:30:15        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23        00:30:24
Memory (MB):                  1180.88         1221.35         1194.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1194.34
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Only 6 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : lock
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   2%   4%   5%   6%   8%   9%  11%  12%  13%  15%  16%  18%  19%  20%  22%  23%  25%  26%  27%  29%  30%  31%  33%  34%  36%  37%  38%  40%  41%  43%  44%  45%  47%  48%  50%  51%  52%  54%  55%  56%  58%  59%  61%  62%  63%  65%  66%  68%  69%  70%  72%  73%  75%  76%  77%  79%  80%  81%  83%  84%  86%  87%  88%  90%  91%  93%  94%  95%  97%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files/syn_opt_lock.db' for 'lock' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (04/01 17:44:24, total cpu=13:30:00, real=13:30:00, peak res=570.70M, current mem=1194.34M)
@file(syn.tcl) 116: report_summary -directory $_REPORTS_PATH


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     3,700           1,090           1,648
  R2R (ps):                     6,711           5,650           6,271
  I2R (ps):                     5,836           5,369           4,716
  R2O (ps):                     4,324           1,589           3,224
  I2O (ps):                     3,700           1,090           1,648
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        896             624             736
Total Cell Area:                  896             624             736
Leaf Instances:                    35              27              25
Total Instances:                   35              27              25
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:20        00:30:01        00:30:01
CPU  Elapsed (h:m:s):        00:30:13        00:30:15        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23        00:30:24
Memory (MB):                  1180.88         1221.35         1194.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1194.34
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 118: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(syn.tcl) 119: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:02 (Apr01) |  134.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:18) |  00:00:08(00:00:18) |  73.7( 81.8) |   17:44:20 (Apr01) |  243.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:02) |   8.4(  9.1) |   17:44:22 (Apr01) |  243.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  17.9(  4.5) |   17:44:23 (Apr01) |  570.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:22) |  00:00:00(00:00:01) |  -0.0(  4.5) |   17:44:24 (Apr01) |  570.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 121: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (04/01 17:44:24, mem=1194.34M)
%# Begin qos_stats (04/01 17:44:24, mem=1194.34M)
        Computing arrivals and requireds.
%# End qos_stats (04/01 17:44:24, total cpu=13:30:00, real=13:30:00, peak res=570.70M, current mem=1194.34M)


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     3,700           1,090           1,648           1,648
  R2R (ps):                     6,711           5,650           6,271           6,271
  I2R (ps):                     5,836           5,369           4,716           4,716
  R2O (ps):                     4,324           1,589           3,224           3,224
  I2O (ps):                     3,700           1,090           1,648           1,648
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        896             624             736             736
Total Cell Area:                  896             624             736             736
Leaf Instances:                    35              27              25              25
Total Instances:                   35              27              25              25
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02        00:30:00        00:30:00
Real Runtime (h:m:s):        00:30:20        00:30:01        00:30:01        00:30:00
CPU  Elapsed (h:m:s):        00:30:13        00:30:15        00:30:15        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23        00:30:24        00:30:24
Memory (MB):                  1180.88         1221.35         1194.34         1194.34
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1194.34
Executable Version:    20.11-s111_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Only 6 violating paths found
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : lock
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   1%   2%   4%   5%   6%   8%   9%  11%  12%  13%  15%  16%  18%  19%  20%  22%  23%  25%  26%  27%  29%  30%  31%  33%  34%  36%  37%  38%  40%  41%  43%  44%  45%  47%  48%  50%  51%  52%  54%  55%  56%  58%  59%  61%  62%  63%  65%  66%  68%  69%  70%  72%  73%  75%  76%  77%  79%  80%  81%  83%  84%  86%  87%  88%  90%  91%  93%  94%  95%  97%  98% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/report_files/final_lock.db' for 'lock' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (04/01 17:44:25, total cpu=13:30:00, real=13:30:01, peak res=570.70M, current mem=1194.34M)
@file(syn.tcl) 122: report_summary -directory $_REPORTS_PATH


Working Directory = /home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn
QoS Summary for lock
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     3,700           1,090           1,648           1,648
  R2R (ps):                     6,711           5,650           6,271           6,271
  I2R (ps):                     5,836           5,369           4,716           4,716
  R2O (ps):                     4,324           1,589           3,224           3,224
  I2O (ps):                     3,700           1,090           1,648           1,648
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        896             624             736             736
Total Cell Area:                  896             624             736             736
Leaf Instances:                    35              27              25              25
Total Instances:                   35              27              25              25
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:09        00:30:02        00:30:00        00:30:00
Real Runtime (h:m:s):        00:30:20        00:30:01        00:30:01        00:30:00
CPU  Elapsed (h:m:s):        00:30:13        00:30:15        00:30:15        00:30:15
Real Elapsed (h:m:s):        00:30:22        00:30:23        00:30:24        00:30:24
Memory (MB):                  1180.88         1221.35         1194.34         1194.34
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:23
Total Memory (MB):     1194.34
Executable Version:    20.11-s111_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 123: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_incremental.v 
@file(syn.tcl) 125: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_incremental.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 129: write_sdf -version 2.1 -recrem split -setuphold merge_when_paired -edges check_edge > ${_OUTPUTS_PATH}/db_synth.sdf
@file(syn.tcl) 135: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_incremental.v -logfile  ${_LOG_PATH}/intermediate2final_c.lec.log > ${_OUTPUTS_PATH}/intermediate2final_c.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/lock/lock_incrementalv.fv.json' for netlist '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/output_files/lock_incremental.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Syn/output_files/intermediate2final_c.lec.do'.
        : Alias mapping flow is enabled.
@file(syn.tcl) 139: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(syn.tcl) 140: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:44:02 (Apr01) |  134.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:18) |  00:00:08(00:00:18) |  67.5( 78.3) |   17:44:20 (Apr01) |  243.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:20) |  00:00:00(00:00:02) |   7.7(  8.7) |   17:44:22 (Apr01) |  243.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:01(00:00:01) |  16.4(  4.3) |   17:44:23 (Apr01) |  570.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:22) |  00:00:00(00:00:01) |  -0.0(  4.3) |   17:44:24 (Apr01) |  570.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:23) |  00:00:01(00:00:01) |   8.4(  4.3) |   17:44:25 (Apr01) |  570.7 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(syn.tcl) 141: puts "============================"
============================
@file(syn.tcl) 142: puts "synthesis of custom design is complete "
synthesis of custom design is complete 
@file(syn.tcl) 143: puts "============================"
============================
#@ End verbose source ./syn.tcl
