# Reading pref.tcl
# do experimento-1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:28:38 on Aug 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv 
# -- Compiling module conversor_bdc
# 
# Top level modules:
# 	conversor_bdc
# End time: 09:28:38 on Aug 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:28:38 on Aug 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv 
# -- Compiling module conversor_bdc_tb
# 
# Top level modules:
# 	conversor_bdc_tb
# End time: 09:28:39 on Aug 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  conversor_bdc_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" conversor_bdc_tb 
# Start time: 09:28:39 on Aug 17,2021
# Loading sv_std.std
# Loading work.conversor_bdc_tb
# Loading work.conversor_bdc
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'switches'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /conversor_bdc_tb/test File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv Line: 4
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'display'. The port definition is at: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /conversor_bdc_tb/test File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv Line: 4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Start testbench !!! 
# SUCCESS: #7
# SUCCESS: #9
# ** Error: FAILED: #12
#    Time: 20 ps  Scope: conversor_bdc_tb File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv Line: 24
# ** Error: FAILED: #3
#    Time: 30 ps  Scope: conversor_bdc_tb File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv Line: 30
# End time: 09:29:53 on Aug 17,2021, Elapsed time: 0:01:14
# Errors: 2, Warnings: 2
