viewName "module"
extDirs ".v"
libFiles ""
langName "Verilog"
libDirs ""
libName ""
