Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 11 17:04:01 2015
| Host         : BRANDONWYNNC42A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stack_control_sets_placed.rpt
| Design       : stack
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             103 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  sck_IBUF_BUFG |                             |                  |                1 |              2 |
|  sck_IBUF_BUFG | display[15]_i_1_n_0         |                  |                4 |              8 |
|  sck_IBUF_BUFG | memory_reg_0_63_0_2_i_1_n_0 |                  |                3 |             12 |
|  clk_IBUF_BUFG |                             |                  |                5 |             24 |
|  sck_IBUF_BUFG | SP[31]_i_1_n_0              |                  |                8 |             32 |
|  sck_IBUF_BUFG | buff_in[14]_i_1_n_0         |                  |               24 |             63 |
+----------------+-----------------------------+------------------+------------------+----------------+


