Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      726 LCs used as LUT4 only
Info:      359 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      164 LCs used as DFF only
Info: Packing carries..
Info:      196 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'common.pb.n_reset_SB_LUT4_O_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 527)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting common.pb.n_reset_SB_LUT4_I3_O [reset] (fanout 74)
Info: promoting common.pb.uart.arb_rx_allowed [reset] (fanout 25)
Info: promoting common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] [reset] (fanout 24)
Info: promoting common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O [cen] (fanout 43)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       44 LCs used to legalise carry chains.
Info: Checksum: 0x4facbe14

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x76109f42

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1491/ 7680    19%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial analytic placement for 1032 cells, random placement wirelen = 40808.
Info:     at initial placer iter 0, wirelen = 1114
Info:     at initial placer iter 1, wirelen = 1008
Info:     at initial placer iter 2, wirelen = 1050
Info:     at initial placer iter 3, wirelen = 1021
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1060, spread = 6564, legal = 7634; time = 0.05s
Info:     at iteration #2, type ALL: wirelen solved = 1308, spread = 5614, legal = 6973; time = 0.05s
Info:     at iteration #3, type ALL: wirelen solved = 1615, spread = 5595, legal = 6418; time = 0.62s
Info:     at iteration #4, type ALL: wirelen solved = 1816, spread = 5446, legal = 7068; time = 0.37s
Info:     at iteration #5, type ALL: wirelen solved = 1970, spread = 5139, legal = 7233; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 1999, spread = 5519, legal = 6776; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 2269, spread = 5278, legal = 7374; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 2287, spread = 4970, legal = 7582; time = 1.90s
Info: HeAP Placer Time: 3.42s
Info:   of which solving equations: 0.37s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 2.83s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 448, wirelen = 6418
Info:   at iteration #5: temp = 0.000000, timing cost = 324, wirelen = 5103
Info:   at iteration #10: temp = 0.000000, timing cost = 342, wirelen = 4777
Info:   at iteration #15: temp = 0.000000, timing cost = 321, wirelen = 4671
Info:   at iteration #20: temp = 0.000000, timing cost = 322, wirelen = 4543
Info:   at iteration #25: temp = 0.000000, timing cost = 320, wirelen = 4487
Info:   at iteration #26: temp = 0.000000, timing cost = 320, wirelen = 4475 
Info: SA placement time 2.15s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 33.84 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 21.57 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 12.35 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 53781,  55181) |*******+
Info: [ 55181,  56581) |+
Info: [ 56581,  57981) |+
Info: [ 57981,  59381) | 
Info: [ 59381,  60781) | 
Info: [ 60781,  62181) |******+
Info: [ 62181,  63581) |***+
Info: [ 63581,  64981) |*******+
Info: [ 64981,  66381) |*******+
Info: [ 66381,  67781) |*************************+
Info: [ 67781,  69181) |*****************+
Info: [ 69181,  70581) |*********************************+
Info: [ 70581,  71981) |*******************************************+
Info: [ 71981,  73381) |***************************+
Info: [ 73381,  74781) |****************************+
Info: [ 74781,  76181) |********************************+
Info: [ 76181,  77581) |**********************+
Info: [ 77581,  78981) |*********************+
Info: [ 78981,  80381) |************************************************************ 
Info: [ 80381,  81781) |*********************************************************+
Info: Checksum: 0x1d08e023

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4687 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       31        968 |   31   968 |      3719|       0.33       0.33|
Info:       2000 |       81       1918 |   50   950 |      2770|       0.48       0.81|
Info:       3000 |      235       2764 |  154   846 |      1959|       0.49       1.30|
Info:       4000 |      488       3511 |  253   747 |      1258|       0.39       1.69|
Info:       5000 |      796       4203 |  308   692 |       654|       0.43       2.12|
Info:       5752 |      878       4874 |   82   671 |         0|       0.50       2.62|
Info: Routing complete.
Info: Router1 time 2.62s
Info: Checksum: 0x6ab5a514

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source common.pb.uart_clks_per_sym_SB_DFFE_Q_23_DFFLC.O
Info:  0.9  1.7    Net common.pb.tsyn_clks[0] budget 0.000000 ns (6,10) -> (7,10)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:393.13-393.30
Info:                  main.v:74.15-92.3
Info:  0.5  2.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_23_LC.O
Info:  0.9  3.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[0] budget 0.000000 ns (7,10) -> (7,11)
Info:                Sink $nextpnr_ICESTORM_LC_42.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.4  3.4  Source $nextpnr_ICESTORM_LC_42.COUT
Info:  0.0  3.4    Net $nextpnr_ICESTORM_LC_42$O budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:  0.2  3.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0  3.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[1] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  3.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[2] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  3.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[3] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  4.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[4] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  4.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[5] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[6] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3  5.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[7] budget 0.290000 ns (7,11) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  5.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[8] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  5.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[9] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  5.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[10] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  5.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[11] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  5.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[12] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  6.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[13] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  6.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[14] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.3  6.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[15] budget 0.290000 ns (7,12) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  6.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[16] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  7.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[17] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  7.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[18] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  7.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[19] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  7.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[20] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  7.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[21] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[22] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.9    Net $nextpnr_ICESTORM_LC_43$I3 budget 0.670000 ns (7,13) -> (7,14)
Info:                Sink $nextpnr_ICESTORM_LC_43.I3
Info:  0.5  9.4  Source $nextpnr_ICESTORM_LC_43.O
Info:  2.4 11.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[23] budget 0.000000 ns (7,14) -> (9,9)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.6 12.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.O
Info:  0.9 13.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited[0] budget 0.000000 ns (9,9) -> (9,10)
Info:                Sink $nextpnr_ICESTORM_LC_26.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4 13.6  Source $nextpnr_ICESTORM_LC_26.COUT
Info:  0.0 13.6    Net $nextpnr_ICESTORM_LC_26$O budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_12_LC.CIN
Info:  0.2 13.8  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.0  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_7_LC.COUT
Info:  0.0 14.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.2  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_6_LC.COUT
Info:  0.0 14.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_5_LC.COUT
Info:  0.0 14.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.5  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_4_LC.COUT
Info:  0.0 14.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_3_LC.COUT
Info:  0.0 14.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.COUT
Info:  0.3 15.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8] budget 0.290000 ns (9,10) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.4  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
Info:  0.0 15.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.6  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0 15.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[10] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.8  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_22_LC.COUT
Info:  0.0 15.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[11] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_21_LC.COUT
Info:  0.0 15.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[12] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_20_LC.COUT
Info:  0.4 16.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[13] budget 0.380000 ns (9,11) -> (9,11)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_19_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5 17.0  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_19_LC.O
Info:  1.9 18.8    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[13] budget 0.000000 ns (9,11) -> (11,14)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_10_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:31.22-31.23
Info:  0.5 19.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_10_LC.O
Info:  1.9 21.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13] budget 0.000000 ns (11,14) -> (9,16)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3 21.5  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 21.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 21.7    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.COUT
Info:  0.3 22.2    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] budget 0.290000 ns (9,16) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.4  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 22.4    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.6  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 22.6    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.8  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 22.8    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 22.9    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.1  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 23.1    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.3  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 23.3    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.5  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 23.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] budget 0.000000 ns (9,17) -> (9,17)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.3 24.0    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] budget 0.290000 ns (9,17) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.2  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 24.2    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.3  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 24.3    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.5  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 24.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 24.7    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 24.9    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.1  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 25.1    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.3  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 25.3    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] budget 0.000000 ns (9,18) -> (9,18)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.5  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.7 26.1    Net $nextpnr_ICESTORM_LC_25$I3 budget 0.670000 ns (9,18) -> (9,19)
Info:                Sink $nextpnr_ICESTORM_LC_25.I3
Info:  0.5 26.6  Source $nextpnr_ICESTORM_LC_25.O
Info:  2.4 29.0    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D[0] budget 42.846001 ns (9,19) -> (12,16)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7 29.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  0.9 30.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0] budget 6.868000 ns (12,16) -> (13,16)
Info:                Sink common.pb.uart.rx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:74.14-74.23
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 31.2  Setup common.pb.uart.rx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info: 16.0 ns logic, 15.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13$SB_IO_IN budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink PIN_13_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:43.8-43.14
Info:  0.5  1.3  Source PIN_13_SB_LUT4_I3_LC.O
Info:  0.9  2.2    Net PIN_10_$_TBUF__Y_E budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.5  4.5    Net PIN_1$SB_IO_IN budget 13.354000 ns (4,33) -> (1,1)
Info:                Sink common.pb.n_reset_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:161.8-161.13
Info:  0.6  5.0  Source common.pb.n_reset_SB_LUT4_O_LC.O
Info:  2.3  7.4    Net n_reset budget 12.443000 ns (1,1) -> (6,5)
Info:                Sink common.pb.softreset_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  main.v:203.7-203.14
Info:  0.5  7.8  Source common.pb.softreset_SB_LUT4_I2_LC.O
Info:  0.9  8.7    Net common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] budget 11.133000 ns (6,5) -> (6,6)
Info:                Sink common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.3  Source common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.9 10.1    Net common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] budget 11.009000 ns (6,6) -> (6,6)
Info:                Sink common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.7  Source common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_LC.O
Info:  5.0 15.7    Net common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O budget 13.354000 ns (6,6) -> (17,33)
Info:                Sink $gbuf_common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9 16.6  Source $gbuf_common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9 17.5    Net common.pb.spirx_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_$glb_ce budget 13.353000 ns (17,33) -> (5,12)
Info:                Sink common.pb.tsyn_clks_SB_DFFE_Q_D_SB_LUT4_O_9_LC.CEN
Info:  0.1 17.6  Setup common.pb.tsyn_clks_SB_DFFE_Q_D_SB_LUT4_O_9_LC.CEN
Info: 3.2 ns logic, 14.4 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source common.pb.rx_buf_rd_addr_SB_DFFE_Q_D_SB_LUT4_O_7_LC.O
Info:  1.4  2.2    Net common.pb.rx_buf_rd_addr[0] budget 11.743000 ns (3,14) -> (3,12)
Info:                Sink common.pb.spitx_data_running_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_LC.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:997.26-997.44
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.6  2.8  Source common.pb.spitx_data_running_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_LC.O
Info:  1.3  4.1    Net common.pb.spitx_data_running_SB_LUT4_I3_O_SB_LUT4_O_I0[0] budget 11.743000 ns (3,12) -> (3,12)
Info:                Sink common.pb.spitx_data_running_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.8  Source common.pb.spitx_data_running_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  4.2  9.0    Net common.pb.spitx_data_running_SB_LUT4_I3_O[0] budget 20.188000 ns (3,12) -> (22,19)
Info:                Sink PIN_20_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.5  Source PIN_20_SB_LUT4_O_LC.O
Info:  4.0 13.5    Net PIN_20$SB_IO_OUT budget 19.535999 ns (22,19) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:65.7-65.19
Info: 2.5 ns logic, 10.9 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.01 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 17.63 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 13.45 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 52093,  53578) |******+
Info: [ 53578,  55063) |+
Info: [ 55063,  56548) |+
Info: [ 56548,  58033) |+
Info: [ 58033,  59518) | 
Info: [ 59518,  61003) | 
Info: [ 61003,  62488) | 
Info: [ 62488,  63973) | 
Info: [ 63973,  65458) | 
Info: [ 65458,  66943) |******+
Info: [ 66943,  68428) |***********+
Info: [ 68428,  69913) |**************************+
Info: [ 69913,  71398) |*****************************************************+
Info: [ 71398,  72883) |******************************+
Info: [ 72883,  74368) |********************+
Info: [ 74368,  75853) |*************************************************+
Info: [ 75853,  77338) |********************+
Info: [ 77338,  78823) |*******************+
Info: [ 78823,  80308) |****************************************+
Info: [ 80308,  81793) |************************************************************ 
