{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 02:36:48 2015 " "Info: Processing started: Mon Mar 16 02:36:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU16 -c ALU16 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU16 -c ALU16 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Info: Found design unit 1: my_lib" {  } { { "my_lib.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/my_lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-Behavior " "Info: Found design unit 1: ADD1-Behavior" {  } { { "ADD1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Info: Found entity 1: ADD1" {  } { { "ADD1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-AddBehavior " "Info: Found design unit 1: ADD4-AddBehavior" {  } { { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Info: Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-behavior " "Info: Found design unit 1: ALU16-behavior" {  } { { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Info: Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-behavior " "Info: Found design unit 1: BWAND4-behavior" {  } { { "BWAND4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWAND4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Info: Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWAND4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-behavior " "Info: Found design unit 1: BWOR4-behavior" {  } { { "BWOR4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWOR4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Info: Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWOR4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4Behavior " "Info: Found design unit 1: ALU4-ALU4Behavior" {  } { { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Info: Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-behavior " "Info: Found design unit 1: PINV4-behavior" {  } { { "PINV4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/PINV4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Info: Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/PINV4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4x4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x4to1-behavior " "Info: Found design unit 1: MUX_4x4to1-behavior" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x4to1 " "Info: Found entity 1: MUX_4x4to1" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Info: Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/fulladd.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/fulladd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU16 " "Info: Elaborating entity \"ALU16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:ALU_0 " "Info: Elaborating entity \"ALU4\" for hierarchy \"ALU4:ALU_0\"" {  } { { "ALU16.vhd" "ALU_0" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAND4 ALU4:ALU_0\|BWAND4:bitwiseAnd " "Info: Elaborating entity \"BWAND4\" for hierarchy \"ALU4:ALU_0\|BWAND4:bitwiseAnd\"" {  } { { "ALU4.vhd" "bitwiseAnd" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWOR4 ALU4:ALU_0\|BWOR4:bitwiseOr " "Info: Elaborating entity \"BWOR4\" for hierarchy \"ALU4:ALU_0\|BWOR4:bitwiseOr\"" {  } { { "ALU4.vhd" "bitwiseOr" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINV4 ALU4:ALU_0\|PINV4:b_inv_or_not " "Info: Elaborating entity \"PINV4\" for hierarchy \"ALU4:ALU_0\|PINV4:b_inv_or_not\"" {  } { { "ALU4.vhd" "b_inv_or_not" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ALU4:ALU_0\|ADD4:A_B_Adder " "Info: Elaborating entity \"ADD4\" for hierarchy \"ALU4:ALU_0\|ADD4:A_B_Adder\"" {  } { { "ALU4.vhd" "A_B_Adder" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ALU4:ALU_0\|ADD4:A_B_Adder\|fulladd:FA0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"ALU4:ALU_0\|ADD4:A_B_Adder\|fulladd:FA0\"" {  } { { "ADD4.vhd" "FA0" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x4to1 ALU4:ALU_0\|MUX_4x4to1:selectOutput " "Info: Elaborating entity \"MUX_4x4to1\" for hierarchy \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\"" {  } { { "ALU4.vhd" "selectOutput" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output MUX_4x4to1.vhd(16) " "Warning (10631): VHDL Process Statement warning at MUX_4x4to1.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[0\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[1\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[2\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[3\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 02:36:50 2015 " "Info: Processing ended: Mon Mar 16 02:36:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
