Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Imagen_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Imagen_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Imagen_1"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Imagen_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Diego/Documents/FPGA/VGA/Prueba6/Prueba6/Sync.vhd" in Library work.
Architecture sync of Entity sync is up to date.
Compiling vhdl file "D:/Users/Diego/Documents/FPGA/VGA/Prueba6/Prueba6/Imagen_1.vhd" in Library work.
Entity <imagen_1> compiled.
Entity <imagen_1> (Architecture <imagen_1>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Imagen_1> in library <work> (architecture <imagen_1>).

Analyzing hierarchy for entity <sync> in library <work> (architecture <sync>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Imagen_1> in library <work> (Architecture <imagen_1>).
Entity <Imagen_1> analyzed. Unit <Imagen_1> generated.

Analyzing Entity <sync> in library <work> (Architecture <sync>).
Entity <sync> analyzed. Unit <sync> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sync>.
    Related source file is "D:/Users/Diego/Documents/FPGA/VGA/Prueba6/Prueba6/Sync.vhd".
    Found 1-bit register for signal <CK25>.
    Found 10-bit subtractor for signal <Cuenta_X$addsub0000> created at line 74.
    Found 10-bit subtractor for signal <Cuenta_X$addsub0001> created at line 74.
    Found 10-bit subtractor for signal <Cuenta_Y$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <Cuenta_Y$addsub0001> created at line 76.
    Found 10-bit up counter for signal <CurrentHPos>.
    Found 11-bit comparator less for signal <CurrentHPos$cmp_lt0000> created at line 46.
    Found 10-bit up counter for signal <CurrentVPos>.
    Found 11-bit comparator less for signal <CurrentVPos$cmp_lt0000> created at line 49.
    Found 11-bit comparator greatequal for signal <H_GO$cmp_ge0000> created at line 67.
    Found 11-bit comparator less for signal <H_GO$cmp_lt0000> created at line 67.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 60.
    Found 11-bit comparator greatequal for signal <V_GO$cmp_ge0000> created at line 70.
    Found 11-bit comparator less for signal <V_GO$cmp_lt0000> created at line 70.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 63.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <sync> synthesized.


Synthesizing Unit <Imagen_1>.
    Related source file is "D:/Users/Diego/Documents/FPGA/VGA/Prueba6/Prueba6/Imagen_1.vhd".
WARNING:Xst:646 - Signal <Y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator greater for signal <B$cmp_gt0000> created at line 39.
    Found 11-bit comparator lessequal for signal <B$cmp_le0000> created at line 39.
    Found 11-bit comparator greater for signal <G$cmp_gt0000> created at line 38.
    Found 11-bit comparator lessequal for signal <G$cmp_le0000> created at line 38.
    Found 11-bit comparator lessequal for signal <R$cmp_le0000> created at line 37.
    Summary:
	inferred   5 Comparator(s).
Unit <Imagen_1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 4
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 13
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 6
 11-bit comparator lessequal                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 4
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 13
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 6
 11-bit comparator lessequal                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Imagen_1> ...

Optimizing unit <sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Imagen_1, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Imagen_1.ngr
Top Level Output File Name         : Imagen_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 109
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 6
#      LUT3                        : 8
#      LUT4                        : 26
#      LUT4_D                      : 1
#      MUXCY                       : 18
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 21
#      FDR                         : 11
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       35  out of    960     3%  
 Number of Slice Flip Flops:             21  out of   1920     1%  
 Number of 4 input LUTs:                 61  out of   1920     3%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     83    15%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Sincronizacion/CK251               | BUFG                   | 20    |
CK                                 | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.727ns (Maximum Frequency: 148.655MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.227ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sincronizacion/CK251'
  Clock period: 6.727ns (frequency: 148.655MHz)
  Total number of paths / destination ports: 550 / 50
-------------------------------------------------------------------------
Delay:               6.727ns (Levels of Logic = 4)
  Source:            Sincronizacion/CurrentHPos_9 (FF)
  Destination:       Sincronizacion/CurrentVPos_9 (FF)
  Source Clock:      Sincronizacion/CK251 rising
  Destination Clock: Sincronizacion/CK251 rising

  Data Path: Sincronizacion/CurrentHPos_9 to Sincronizacion/CurrentVPos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.035  Sincronizacion/CurrentHPos_9 (Sincronizacion/CurrentHPos_9)
     LUT4:I2->O            2   0.704   0.451  Sincronizacion/CurrentVPos_and000029_SW1_G (N24)
     LUT4:I3->O            1   0.704   0.000  Sincronizacion/CurrentVPos_and0000220_F (N33)
     MUXF5:I0->O           1   0.321   0.424  Sincronizacion/CurrentVPos_and0000220 (Sincronizacion/CurrentHPos_not0001)
     LUT4:I3->O           10   0.704   0.882  Sincronizacion/CurrentVPos_and0000 (Sincronizacion/CurrentVPos_and0000)
     FDRE:R                    0.911          Sincronizacion/CurrentVPos_0
    ----------------------------------------
    Total                      6.727ns (3.935ns logic, 2.792ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            Sincronizacion/CK25 (FF)
  Destination:       Sincronizacion/CK25 (FF)
  Source Clock:      CK rising
  Destination Clock: CK rising

  Data Path: Sincronizacion/CK25 to Sincronizacion/CK25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  Sincronizacion/CK25 (Sincronizacion/CK251)
     FDR:R                     0.911          Sincronizacion/CK25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Sincronizacion/CK251'
  Total number of paths / destination ports: 868 / 12
-------------------------------------------------------------------------
Offset:              12.227ns (Levels of Logic = 7)
  Source:            Sincronizacion/CurrentHPos_4 (FF)
  Destination:       G<2> (PAD)
  Source Clock:      Sincronizacion/CK251 rising

  Data Path: Sincronizacion/CurrentHPos_4 to G<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  Sincronizacion/CurrentHPos_4 (Sincronizacion/CurrentHPos_4)
     LUT3:I0->O            5   0.704   0.668  Sincronizacion/Cuenta_X<8>11 (Sincronizacion/N6)
     LUT4:I2->O            4   0.704   0.587  Sincronizacion/Cuenta_X<0>11 (Sincronizacion/N01)
     MUXF5:S->O            1   0.739   0.499  B_cmp_gt000028_f5 (B_cmp_gt000028)
     LUT4:I1->O            1   0.704   0.455  B_cmp_gt0000239_SW0 (N27)
     LUT4:I2->O            2   0.704   0.482  B_cmp_gt0000239 (B_cmp_gt0000)
     LUT4:I2->O            3   0.704   0.531  G_and00001 (G_0_OBUF)
     OBUF:I->O                 3.272          G_2_OBUF (G<2>)
    ----------------------------------------
    Total                     12.227ns (8.122ns logic, 4.105ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.04 secs
 
--> 

Total memory usage is 277236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

