INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ALL PROJECTS/VIVADO/sourse/project_5/project_5.srcs/sim_1/new/PWM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_1
