#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029a03136950 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
v0000029a0318c670_0 .var "clk", 0 0;
v0000029a0318d250_0 .net "q", 1 0, L_0000029a0318d570;  1 drivers
v0000029a0318ca30_0 .var "reset", 0 0;
v0000029a0318bef0_0 .var "show", 0 0;
v0000029a0318c8f0_0 .var "stop", 0 0;
S_0000029a03136ae0 .scope module, "s" "state" 2 5, 3 1 0, S_0000029a03136950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "stop";
    .port_info 2 /INPUT 1 "show";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_0000029a03128ed0 .functor NOT 1, v0000029a0318c8f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a03128b50 .functor AND 1, L_0000029a0318cad0, v0000029a0318bef0_0, C4<1>, C4<1>;
L_0000029a03128bc0 .functor AND 1, L_0000029a0318cb70, v0000029a0318bef0_0, C4<1>, C4<1>;
v0000029a0318b020_0 .net *"_ivl_0", 0 0, L_0000029a03128b50;  1 drivers
v0000029a0318b0c0_0 .net *"_ivl_3", 0 0, L_0000029a0318cad0;  1 drivers
v0000029a0318b200_0 .net *"_ivl_4", 0 0, L_0000029a03128bc0;  1 drivers
v0000029a0318d390_0 .net *"_ivl_8", 0 0, L_0000029a0318cb70;  1 drivers
v0000029a0318d6b0_0 .net "clk", 0 0, v0000029a0318c670_0;  1 drivers
v0000029a0318c490_0 .net "q", 1 0, L_0000029a0318d570;  alias, 1 drivers
v0000029a0318c2b0_0 .net "qin", 1 0, L_0000029a0318ccb0;  1 drivers
v0000029a0318d070_0 .net "reset", 0 0, v0000029a0318ca30_0;  1 drivers
v0000029a0318c530_0 .net "show", 0 0, v0000029a0318bef0_0;  1 drivers
v0000029a0318c990_0 .net "stop", 0 0, v0000029a0318c8f0_0;  1 drivers
v0000029a0318c5d0_0 .net "stopToEn", 0 0, L_0000029a03128ed0;  1 drivers
L_0000029a0318cad0 .part L_0000029a0318ccb0, 1, 1;
L_0000029a0318d570 .concat8 [ 1 1 0 0], L_0000029a03128bc0, L_0000029a03128b50;
L_0000029a0318cb70 .part L_0000029a0318ccb0, 0, 1;
S_0000029a03138fb0 .scope module, "c1" "countup2bit" 3 8, 3 13 0, S_0000029a03136ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_0000029a0318dc88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029a031288b0 .functor AND 1, L_0000029a0318dc88, L_0000029a03128ed0, C4<1>, C4<1>;
L_0000029a03128c30 .functor AND 1, L_0000029a0318c710, L_0000029a03128ed0, C4<1>, C4<1>;
v0000029a0318b160_0 .net/2u *"_ivl_0", 0 0, L_0000029a0318dc88;  1 drivers
v0000029a0318b660_0 .net *"_ivl_3", 0 0, L_0000029a0318c710;  1 drivers
v0000029a0318a9e0_0 .net "clk", 0 0, v0000029a0318c670_0;  alias, 1 drivers
v0000029a0318af80_0 .net "en", 0 0, L_0000029a03128ed0;  alias, 1 drivers
v0000029a0318aa80_0 .net "q", 1 0, L_0000029a0318ccb0;  alias, 1 drivers
v0000029a0318ab20_0 .net "reset", 0 0, v0000029a0318ca30_0;  alias, 1 drivers
v0000029a0318abc0_0 .net "t0", 0 0, L_0000029a031288b0;  1 drivers
v0000029a0318aee0_0 .net "t1", 0 0, L_0000029a03128c30;  1 drivers
L_0000029a0318c710 .part L_0000029a0318ccb0, 0, 1;
L_0000029a0318ccb0 .concat8 [ 1 1 0 0], v0000029a03136c70_0, v0000029a0318b2a0_0;
S_0000029a03139140 .scope module, "tff0" "T_FF" 3 20, 3 24 0, S_0000029a03138fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_0000029a03128840 .functor XOR 1, v0000029a03136c70_0, L_0000029a031288b0, C4<0>, C4<0>;
v0000029a0318ac60_0 .net "clk", 0 0, v0000029a0318c670_0;  alias, 1 drivers
v0000029a0318a8a0_0 .net "d", 0 0, L_0000029a03128840;  1 drivers
v0000029a0318b520_0 .net "q", 0 0, v0000029a03136c70_0;  1 drivers
v0000029a0318ad00_0 .net "reset", 0 0, v0000029a0318ca30_0;  alias, 1 drivers
v0000029a0318a940_0 .net "t", 0 0, L_0000029a031288b0;  alias, 1 drivers
S_0000029a0313a980 .scope module, "d1" "D_FF" 3 30, 3 33 0, S_0000029a03139140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v0000029a031392d0_0 .net "clk", 0 0, v0000029a0318c670_0;  alias, 1 drivers
v0000029a03139370_0 .net "d", 0 0, L_0000029a03128840;  alias, 1 drivers
v0000029a03136c70_0 .var "q", 0 0;
v0000029a03136d10_0 .net "reset", 0 0, v0000029a0318ca30_0;  alias, 1 drivers
E_0000029a03126ce0 .event posedge, v0000029a031392d0_0, v0000029a03136d10_0;
S_0000029a0313ab10 .scope module, "tff1" "T_FF" 3 21, 3 24 0, S_0000029a03138fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_0000029a03128920 .functor XOR 1, v0000029a0318b2a0_0, L_0000029a03128c30, C4<0>, C4<0>;
v0000029a0318b700_0 .net "clk", 0 0, v0000029a0318c670_0;  alias, 1 drivers
v0000029a0318b3e0_0 .net "d", 0 0, L_0000029a03128920;  1 drivers
v0000029a0318b5c0_0 .net "q", 0 0, v0000029a0318b2a0_0;  1 drivers
v0000029a0318b7a0_0 .net "reset", 0 0, v0000029a0318ca30_0;  alias, 1 drivers
v0000029a0318b480_0 .net "t", 0 0, L_0000029a03128c30;  alias, 1 drivers
S_0000029a031f63e0 .scope module, "d1" "D_FF" 3 30, 3 33 0, S_0000029a0313ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v0000029a0318b340_0 .net "clk", 0 0, v0000029a0318c670_0;  alias, 1 drivers
v0000029a0318ada0_0 .net "d", 0 0, L_0000029a03128920;  alias, 1 drivers
v0000029a0318b2a0_0 .var "q", 0 0;
v0000029a0318ae40_0 .net "reset", 0 0, v0000029a0318ca30_0;  alias, 1 drivers
    .scope S_0000029a0313a980;
T_0 ;
    %wait E_0000029a03126ce0;
    %load/vec4 v0000029a03136d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a03136c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a03139370_0;
    %assign/vec4 v0000029a03136c70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029a031f63e0;
T_1 ;
    %wait E_0000029a03126ce0;
    %load/vec4 v0000029a0318ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a0318b2a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029a0318ada0_0;
    %assign/vec4 v0000029a0318b2a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029a03136950;
T_2 ;
    %vpi_call 2 9 "$dumpfile", "stateTD.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029a03136950 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a0318c8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a0318bef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a0318ca30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a0318c670_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000029a03136950;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000029a0318c670_0;
    %inv;
    %store/vec4 v0000029a0318c670_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029a03136950;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a0318ca30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a0318bef0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a0318c8f0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000029a03136950;
T_5 ;
    %vpi_call 2 26 "$monitor", $time, " q1=%b q0=%b stop=%d show=%d reset=%d CLK=%d", &PV<v0000029a0318d250_0, 1, 1>, &PV<v0000029a0318d250_0, 0, 1>, v0000029a0318c8f0_0, v0000029a0318bef0_0, v0000029a0318ca30_0, v0000029a0318c670_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stiState.v";
    "state.v";
