-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 5       
 Total paths improved: 5       
-------------------------

Path 1
------------------------
From: m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:EN
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:EN
-------------------------------------
  Pin max-delay slack:    19314 ps
  Min-delay inserted:       448 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1A_TEST
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1C_TEST


Path 2
------------------------
From: m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:EN
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:EN
-------------------------------------
  Pin max-delay slack:    19315 ps
  Min-delay inserted:       448 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1A_TEST
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1C_TEST


Path 3
------------------------
From: m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:EN
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:EN
-------------------------------------
  Pin max-delay slack:    19302 ps
  Min-delay inserted:       448 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1A_TEST
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1C_TEST


Path 4
------------------------
From: m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:EN
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:EN
-------------------------------------
  Pin max-delay slack:    19302 ps
  Min-delay inserted:       448 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1A_TEST
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1C_TEST


Path 5
------------------------
From: m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:EN
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:EN
-------------------------------------
  Pin max-delay slack:    19302 ps
  Min-delay inserted:       448 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1A_TEST
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1C_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 5       
 Total paths improved: 5       
-------------------------

Path 1
------------------------
From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ALn
------------------------
Path min-delay slack:      -242 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ALn
-------------------------------------
  Pin max-delay slack:    19652 ps
  Min-delay inserted:       621 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1D_TEST


Path 2
------------------------
From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ALn
------------------------
Path min-delay slack:      -242 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ALn
-------------------------------------
  Pin max-delay slack:    19652 ps
  Min-delay inserted:       621 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1D_TEST


Path 3
------------------------
From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ALn
------------------------
Path min-delay slack:      -234 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ALn
-------------------------------------
  Pin max-delay slack:    19639 ps
  Min-delay inserted:       621 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1D_TEST


Path 4
------------------------
From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn
------------------------
Path min-delay slack:      -234 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn
-------------------------------------
  Pin max-delay slack:    19639 ps
  Min-delay inserted:       621 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1D_TEST


Path 5
------------------------
From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ALn
------------------------
Path min-delay slack:      -234 ps
------------------------
  On sink pin: m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ALn
-------------------------------------
  Pin max-delay slack:    19640 ps
  Min-delay inserted:       621 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr[10]_CFG1D_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 3  
 Total paths eligible for improvement: 0       
 Total paths improved: 0       
-------------------------


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;
         - the sink and driving pins are placed in the same cluster.

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.



