
Car_Door_Security_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000128c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001420  08001420  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001420  08001420  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001420  08001420  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001420  08001420  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001420  08001420  00011420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001424  08001424  00011424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001428  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  20000004  0800142c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  0800142c  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000277f  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b46  00000000  00000000  000227b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003e8  00000000  00000000  00023300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000350  00000000  00000000  000236e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000ce6  00000000  00000000  00023a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002c8d  00000000  00000000  0002471e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fbb6  00000000  00000000  000273ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a6f61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d24  00000000  00000000  000a6fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001408 	.word	0x08001408

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08001408 	.word	0x08001408

080001d4 <MEXTI_voidEnableExternalInterrupt>:

static void(*MEXTI_PF[16])(void)= {NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL};



void MEXTI_voidEnableExternalInterrupt(u8 copy_u8InterruptNumber){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
	SET_BIT(EXTI->IMR , copy_u8InterruptNumber);
 80001de:	4b08      	ldr	r3, [pc, #32]	; (8000200 <MEXTI_voidEnableExternalInterrupt+0x2c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	79fa      	ldrb	r2, [r7, #7]
 80001e4:	2101      	movs	r1, #1
 80001e6:	fa01 f202 	lsl.w	r2, r1, r2
 80001ea:	4611      	mov	r1, r2
 80001ec:	4a04      	ldr	r2, [pc, #16]	; (8000200 <MEXTI_voidEnableExternalInterrupt+0x2c>)
 80001ee:	430b      	orrs	r3, r1
 80001f0:	6013      	str	r3, [r2, #0]
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40013c00 	.word	0x40013c00

08000204 <MEXTI_voidTriggerSelect>:

void MEXTI_voidSoftwareInterrupt(u8 copy_u8InterruptNumber){
	SET_BIT(EXTI->SWIER , copy_u8InterruptNumber);
}

void MEXTI_voidTriggerSelect(EXTI_Lines_t copy_enumLine , u8 copy_u8SelectedTrigger){
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	460a      	mov	r2, r1
 800020e:	71fb      	strb	r3, [r7, #7]
 8000210:	4613      	mov	r3, r2
 8000212:	71bb      	strb	r3, [r7, #6]
	switch(copy_u8SelectedTrigger){
 8000214:	79bb      	ldrb	r3, [r7, #6]
 8000216:	2b03      	cmp	r3, #3
 8000218:	d01c      	beq.n	8000254 <MEXTI_voidTriggerSelect+0x50>
 800021a:	2b03      	cmp	r3, #3
 800021c:	dc2f      	bgt.n	800027e <MEXTI_voidTriggerSelect+0x7a>
 800021e:	2b01      	cmp	r3, #1
 8000220:	d002      	beq.n	8000228 <MEXTI_voidTriggerSelect+0x24>
 8000222:	2b02      	cmp	r3, #2
 8000224:	d00b      	beq.n	800023e <MEXTI_voidTriggerSelect+0x3a>
			SET_BIT(EXTI->RTSR , copy_enumLine);
			SET_BIT(EXTI->FTSR , copy_enumLine);
			break;
		}
	}
}
 8000226:	e02a      	b.n	800027e <MEXTI_voidTriggerSelect+0x7a>
		case EXTI_RISING_EDGE  : SET_BIT(EXTI->RTSR , copy_enumLine);  break;
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 800022a:	689b      	ldr	r3, [r3, #8]
 800022c:	79fa      	ldrb	r2, [r7, #7]
 800022e:	2101      	movs	r1, #1
 8000230:	fa01 f202 	lsl.w	r2, r1, r2
 8000234:	4611      	mov	r1, r2
 8000236:	4a15      	ldr	r2, [pc, #84]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 8000238:	430b      	orrs	r3, r1
 800023a:	6093      	str	r3, [r2, #8]
 800023c:	e01f      	b.n	800027e <MEXTI_voidTriggerSelect+0x7a>
			SET_BIT(EXTI->FTSR , copy_enumLine);
 800023e:	4b13      	ldr	r3, [pc, #76]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 8000240:	68db      	ldr	r3, [r3, #12]
 8000242:	79fa      	ldrb	r2, [r7, #7]
 8000244:	2101      	movs	r1, #1
 8000246:	fa01 f202 	lsl.w	r2, r1, r2
 800024a:	4611      	mov	r1, r2
 800024c:	4a0f      	ldr	r2, [pc, #60]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 800024e:	430b      	orrs	r3, r1
 8000250:	60d3      	str	r3, [r2, #12]
			break;
 8000252:	e014      	b.n	800027e <MEXTI_voidTriggerSelect+0x7a>
			SET_BIT(EXTI->RTSR , copy_enumLine);
 8000254:	4b0d      	ldr	r3, [pc, #52]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 8000256:	689b      	ldr	r3, [r3, #8]
 8000258:	79fa      	ldrb	r2, [r7, #7]
 800025a:	2101      	movs	r1, #1
 800025c:	fa01 f202 	lsl.w	r2, r1, r2
 8000260:	4611      	mov	r1, r2
 8000262:	4a0a      	ldr	r2, [pc, #40]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 8000264:	430b      	orrs	r3, r1
 8000266:	6093      	str	r3, [r2, #8]
			SET_BIT(EXTI->FTSR , copy_enumLine);
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	79fa      	ldrb	r2, [r7, #7]
 800026e:	2101      	movs	r1, #1
 8000270:	fa01 f202 	lsl.w	r2, r1, r2
 8000274:	4611      	mov	r1, r2
 8000276:	4a05      	ldr	r2, [pc, #20]	; (800028c <MEXTI_voidTriggerSelect+0x88>)
 8000278:	430b      	orrs	r3, r1
 800027a:	60d3      	str	r3, [r2, #12]
			break;
 800027c:	bf00      	nop
}
 800027e:	bf00      	nop
 8000280:	370c      	adds	r7, #12
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	40013c00 	.word	0x40013c00

08000290 <MEXTI_voidSetEXTIConfig>:

void MEXTI_voidSetEXTIConfig (EXTI_Lines_t copy_enumLine , EXTI_Ports_t copy_enumPort){
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	460a      	mov	r2, r1
 800029a:	71fb      	strb	r3, [r7, #7]
 800029c:	4613      	mov	r3, r2
 800029e:	71bb      	strb	r3, [r7, #6]
	switch (copy_enumLine){
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	2b0f      	cmp	r3, #15
 80002a4:	f200 810c 	bhi.w	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
 80002a8:	a201      	add	r2, pc, #4	; (adr r2, 80002b0 <MEXTI_voidSetEXTIConfig+0x20>)
 80002aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ae:	bf00      	nop
 80002b0:	080002f1 	.word	0x080002f1
 80002b4:	0800030b 	.word	0x0800030b
 80002b8:	08000329 	.word	0x08000329
 80002bc:	08000347 	.word	0x08000347
 80002c0:	08000365 	.word	0x08000365
 80002c4:	0800037f 	.word	0x0800037f
 80002c8:	0800039d 	.word	0x0800039d
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003d9 	.word	0x080003d9
 80002d4:	080003f3 	.word	0x080003f3
 80002d8:	08000411 	.word	0x08000411
 80002dc:	0800042f 	.word	0x0800042f
 80002e0:	0800044d 	.word	0x0800044d
 80002e4:	08000467 	.word	0x08000467
 80002e8:	08000485 	.word	0x08000485
 80002ec:	080004a3 	.word	0x080004a3
		case EXTI_LINE0  : SYSCFG->EXTICR1 &= ~(CONFIG_MASKING)     ; SYSCFG->EXTICR1 |= (copy_enumPort)     ; break;
 80002f0:	4b76      	ldr	r3, [pc, #472]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	4a75      	ldr	r2, [pc, #468]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80002f6:	f023 030f 	bic.w	r3, r3, #15
 80002fa:	6093      	str	r3, [r2, #8]
 80002fc:	4b73      	ldr	r3, [pc, #460]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80002fe:	689a      	ldr	r2, [r3, #8]
 8000300:	79bb      	ldrb	r3, [r7, #6]
 8000302:	4972      	ldr	r1, [pc, #456]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000304:	4313      	orrs	r3, r2
 8000306:	608b      	str	r3, [r1, #8]
 8000308:	e0da      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE1  : SYSCFG->EXTICR1 &=  ~(CONFIG_MASKING<<4)  ; SYSCFG->EXTICR1 |= (copy_enumPort<<4)  ;break;
 800030a:	4b70      	ldr	r3, [pc, #448]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	4a6f      	ldr	r2, [pc, #444]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000310:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000314:	6093      	str	r3, [r2, #8]
 8000316:	4b6d      	ldr	r3, [pc, #436]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	79ba      	ldrb	r2, [r7, #6]
 800031c:	0112      	lsls	r2, r2, #4
 800031e:	4611      	mov	r1, r2
 8000320:	4a6a      	ldr	r2, [pc, #424]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000322:	430b      	orrs	r3, r1
 8000324:	6093      	str	r3, [r2, #8]
 8000326:	e0cb      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE2  : SYSCFG->EXTICR1 &= ~(CONFIG_MASKING<<8)  ; SYSCFG->EXTICR1 |= (copy_enumPort<<8)  ; break;
 8000328:	4b68      	ldr	r3, [pc, #416]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800032a:	689b      	ldr	r3, [r3, #8]
 800032c:	4a67      	ldr	r2, [pc, #412]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800032e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000332:	6093      	str	r3, [r2, #8]
 8000334:	4b65      	ldr	r3, [pc, #404]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	79ba      	ldrb	r2, [r7, #6]
 800033a:	0212      	lsls	r2, r2, #8
 800033c:	4611      	mov	r1, r2
 800033e:	4a63      	ldr	r2, [pc, #396]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000340:	430b      	orrs	r3, r1
 8000342:	6093      	str	r3, [r2, #8]
 8000344:	e0bc      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE3  : SYSCFG->EXTICR1 &= ~(CONFIG_MASKING<<12) ; SYSCFG->EXTICR1 |= (copy_enumPort<<12) ; break;
 8000346:	4b61      	ldr	r3, [pc, #388]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000348:	689b      	ldr	r3, [r3, #8]
 800034a:	4a60      	ldr	r2, [pc, #384]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800034c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000350:	6093      	str	r3, [r2, #8]
 8000352:	4b5e      	ldr	r3, [pc, #376]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	79ba      	ldrb	r2, [r7, #6]
 8000358:	0312      	lsls	r2, r2, #12
 800035a:	4611      	mov	r1, r2
 800035c:	4a5b      	ldr	r2, [pc, #364]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800035e:	430b      	orrs	r3, r1
 8000360:	6093      	str	r3, [r2, #8]
 8000362:	e0ad      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE4  : SYSCFG->EXTICR2 &= ~(CONFIG_MASKING)     ; SYSCFG->EXTICR2 |= (copy_enumPort)     ; break;
 8000364:	4b59      	ldr	r3, [pc, #356]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000366:	68db      	ldr	r3, [r3, #12]
 8000368:	4a58      	ldr	r2, [pc, #352]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800036a:	f023 030f 	bic.w	r3, r3, #15
 800036e:	60d3      	str	r3, [r2, #12]
 8000370:	4b56      	ldr	r3, [pc, #344]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000372:	68da      	ldr	r2, [r3, #12]
 8000374:	79bb      	ldrb	r3, [r7, #6]
 8000376:	4955      	ldr	r1, [pc, #340]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000378:	4313      	orrs	r3, r2
 800037a:	60cb      	str	r3, [r1, #12]
 800037c:	e0a0      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE5  : SYSCFG->EXTICR2 &= ~(CONFIG_MASKING<<4)  ; SYSCFG->EXTICR2 |= (copy_enumPort<<4)  ; break;
 800037e:	4b53      	ldr	r3, [pc, #332]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000380:	68db      	ldr	r3, [r3, #12]
 8000382:	4a52      	ldr	r2, [pc, #328]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000384:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000388:	60d3      	str	r3, [r2, #12]
 800038a:	4b50      	ldr	r3, [pc, #320]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800038c:	68db      	ldr	r3, [r3, #12]
 800038e:	79ba      	ldrb	r2, [r7, #6]
 8000390:	0112      	lsls	r2, r2, #4
 8000392:	4611      	mov	r1, r2
 8000394:	4a4d      	ldr	r2, [pc, #308]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000396:	430b      	orrs	r3, r1
 8000398:	60d3      	str	r3, [r2, #12]
 800039a:	e091      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE6  : SYSCFG->EXTICR2 &= ~(CONFIG_MASKING<<8)  ; SYSCFG->EXTICR2 |= (copy_enumPort<<8)  ; break;
 800039c:	4b4b      	ldr	r3, [pc, #300]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800039e:	68db      	ldr	r3, [r3, #12]
 80003a0:	4a4a      	ldr	r2, [pc, #296]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80003a6:	60d3      	str	r3, [r2, #12]
 80003a8:	4b48      	ldr	r3, [pc, #288]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	79ba      	ldrb	r2, [r7, #6]
 80003ae:	0212      	lsls	r2, r2, #8
 80003b0:	4611      	mov	r1, r2
 80003b2:	4a46      	ldr	r2, [pc, #280]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003b4:	430b      	orrs	r3, r1
 80003b6:	60d3      	str	r3, [r2, #12]
 80003b8:	e082      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE7  : SYSCFG->EXTICR2 &= ~(CONFIG_MASKING<<12) ; SYSCFG->EXTICR2 |= (copy_enumPort<<12) ; break;
 80003ba:	4b44      	ldr	r3, [pc, #272]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003bc:	68db      	ldr	r3, [r3, #12]
 80003be:	4a43      	ldr	r2, [pc, #268]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80003c4:	60d3      	str	r3, [r2, #12]
 80003c6:	4b41      	ldr	r3, [pc, #260]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003c8:	68db      	ldr	r3, [r3, #12]
 80003ca:	79ba      	ldrb	r2, [r7, #6]
 80003cc:	0312      	lsls	r2, r2, #12
 80003ce:	4611      	mov	r1, r2
 80003d0:	4a3e      	ldr	r2, [pc, #248]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003d2:	430b      	orrs	r3, r1
 80003d4:	60d3      	str	r3, [r2, #12]
 80003d6:	e073      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE8  : SYSCFG->EXTICR3 &= ~(CONFIG_MASKING)     ; SYSCFG->EXTICR3 |= (copy_enumPort)     ; break;
 80003d8:	4b3c      	ldr	r3, [pc, #240]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003da:	691b      	ldr	r3, [r3, #16]
 80003dc:	4a3b      	ldr	r2, [pc, #236]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003de:	f023 030f 	bic.w	r3, r3, #15
 80003e2:	6113      	str	r3, [r2, #16]
 80003e4:	4b39      	ldr	r3, [pc, #228]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003e6:	691a      	ldr	r2, [r3, #16]
 80003e8:	79bb      	ldrb	r3, [r7, #6]
 80003ea:	4938      	ldr	r1, [pc, #224]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003ec:	4313      	orrs	r3, r2
 80003ee:	610b      	str	r3, [r1, #16]
 80003f0:	e066      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE9  : SYSCFG->EXTICR3 &= ~(CONFIG_MASKING<<4)  ; SYSCFG->EXTICR3 |= (copy_enumPort<<4)  ; break;
 80003f2:	4b36      	ldr	r3, [pc, #216]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003f4:	691b      	ldr	r3, [r3, #16]
 80003f6:	4a35      	ldr	r2, [pc, #212]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80003f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003fc:	6113      	str	r3, [r2, #16]
 80003fe:	4b33      	ldr	r3, [pc, #204]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000400:	691b      	ldr	r3, [r3, #16]
 8000402:	79ba      	ldrb	r2, [r7, #6]
 8000404:	0112      	lsls	r2, r2, #4
 8000406:	4611      	mov	r1, r2
 8000408:	4a30      	ldr	r2, [pc, #192]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800040a:	430b      	orrs	r3, r1
 800040c:	6113      	str	r3, [r2, #16]
 800040e:	e057      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE10 : SYSCFG->EXTICR3 &= ~(CONFIG_MASKING<<8)  ; SYSCFG->EXTICR3 |= (copy_enumPort<<8)  ; break;
 8000410:	4b2e      	ldr	r3, [pc, #184]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000412:	691b      	ldr	r3, [r3, #16]
 8000414:	4a2d      	ldr	r2, [pc, #180]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000416:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800041a:	6113      	str	r3, [r2, #16]
 800041c:	4b2b      	ldr	r3, [pc, #172]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800041e:	691b      	ldr	r3, [r3, #16]
 8000420:	79ba      	ldrb	r2, [r7, #6]
 8000422:	0212      	lsls	r2, r2, #8
 8000424:	4611      	mov	r1, r2
 8000426:	4a29      	ldr	r2, [pc, #164]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000428:	430b      	orrs	r3, r1
 800042a:	6113      	str	r3, [r2, #16]
 800042c:	e048      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE11 : SYSCFG->EXTICR3 &= ~(CONFIG_MASKING<<12) ; SYSCFG->EXTICR3 |= (copy_enumPort<<12) ; break;
 800042e:	4b27      	ldr	r3, [pc, #156]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000430:	691b      	ldr	r3, [r3, #16]
 8000432:	4a26      	ldr	r2, [pc, #152]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000434:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000438:	6113      	str	r3, [r2, #16]
 800043a:	4b24      	ldr	r3, [pc, #144]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800043c:	691b      	ldr	r3, [r3, #16]
 800043e:	79ba      	ldrb	r2, [r7, #6]
 8000440:	0312      	lsls	r2, r2, #12
 8000442:	4611      	mov	r1, r2
 8000444:	4a21      	ldr	r2, [pc, #132]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000446:	430b      	orrs	r3, r1
 8000448:	6113      	str	r3, [r2, #16]
 800044a:	e039      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE12 : SYSCFG->EXTICR4 &= ~(CONFIG_MASKING)     ; SYSCFG->EXTICR4 |= (copy_enumPort)     ; break;
 800044c:	4b1f      	ldr	r3, [pc, #124]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	4a1e      	ldr	r2, [pc, #120]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000452:	f023 030f 	bic.w	r3, r3, #15
 8000456:	6153      	str	r3, [r2, #20]
 8000458:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800045a:	695a      	ldr	r2, [r3, #20]
 800045c:	79bb      	ldrb	r3, [r7, #6]
 800045e:	491b      	ldr	r1, [pc, #108]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000460:	4313      	orrs	r3, r2
 8000462:	614b      	str	r3, [r1, #20]
 8000464:	e02c      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE13 : SYSCFG->EXTICR4 &= ~(CONFIG_MASKING<<4)  ; SYSCFG->EXTICR4 |= (copy_enumPort<<4)  ; break;
 8000466:	4b19      	ldr	r3, [pc, #100]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a18      	ldr	r2, [pc, #96]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800046c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b16      	ldr	r3, [pc, #88]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	79ba      	ldrb	r2, [r7, #6]
 8000478:	0112      	lsls	r2, r2, #4
 800047a:	4611      	mov	r1, r2
 800047c:	4a13      	ldr	r2, [pc, #76]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800047e:	430b      	orrs	r3, r1
 8000480:	6153      	str	r3, [r2, #20]
 8000482:	e01d      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE14 : SYSCFG->EXTICR4 &= ~(CONFIG_MASKING<<8)  ; SYSCFG->EXTICR4 |= (copy_enumPort<<8)  ; break;
 8000484:	4b11      	ldr	r3, [pc, #68]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000486:	695b      	ldr	r3, [r3, #20]
 8000488:	4a10      	ldr	r2, [pc, #64]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800048a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800048e:	6153      	str	r3, [r2, #20]
 8000490:	4b0e      	ldr	r3, [pc, #56]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 8000492:	695b      	ldr	r3, [r3, #20]
 8000494:	79ba      	ldrb	r2, [r7, #6]
 8000496:	0212      	lsls	r2, r2, #8
 8000498:	4611      	mov	r1, r2
 800049a:	4a0c      	ldr	r2, [pc, #48]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 800049c:	430b      	orrs	r3, r1
 800049e:	6153      	str	r3, [r2, #20]
 80004a0:	e00e      	b.n	80004c0 <MEXTI_voidSetEXTIConfig+0x230>
		case EXTI_LINE15 : SYSCFG->EXTICR4 &= ~(CONFIG_MASKING<<12) ; SYSCFG->EXTICR4 |= (copy_enumPort<<12) ; break;
 80004a2:	4b0a      	ldr	r3, [pc, #40]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	4a09      	ldr	r2, [pc, #36]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80004a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80004ac:	6153      	str	r3, [r2, #20]
 80004ae:	4b07      	ldr	r3, [pc, #28]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	79ba      	ldrb	r2, [r7, #6]
 80004b4:	0312      	lsls	r2, r2, #12
 80004b6:	4611      	mov	r1, r2
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <MEXTI_voidSetEXTIConfig+0x23c>)
 80004ba:	430b      	orrs	r3, r1
 80004bc:	6153      	str	r3, [r2, #20]
 80004be:	bf00      	nop
		}
}
 80004c0:	bf00      	nop
 80004c2:	370c      	adds	r7, #12
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	40013800 	.word	0x40013800

080004d0 <MEXTI_u8EXTISetCallBack>:


u8 MEXTI_u8EXTISetCallBack(u8 Copy_u8EXTINum,void(*Copy_Pf)(void)){
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	6039      	str	r1, [r7, #0]
 80004da:	71fb      	strb	r3, [r7, #7]
	u8 local_u8Error = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	73fb      	strb	r3, [r7, #15]
	if(Copy_Pf != NULL && Copy_u8EXTINum <= 15){
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d009      	beq.n	80004fa <MEXTI_u8EXTISetCallBack+0x2a>
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	2b0f      	cmp	r3, #15
 80004ea:	d806      	bhi.n	80004fa <MEXTI_u8EXTISetCallBack+0x2a>
		local_u8Error = 1;
 80004ec:	2301      	movs	r3, #1
 80004ee:	73fb      	strb	r3, [r7, #15]
		MEXTI_PF[Copy_u8EXTINum] = Copy_Pf;
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	4905      	ldr	r1, [pc, #20]	; (8000508 <MEXTI_u8EXTISetCallBack+0x38>)
 80004f4:	683a      	ldr	r2, [r7, #0]
 80004f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	return local_u8Error;
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	3714      	adds	r7, #20
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	20000020 	.word	0x20000020

0800050c <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void){
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
	if(MEXTI_PF[EXTI_LINE0] != NULL){
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <EXTI0_IRQHandler+0x24>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d008      	beq.n	800052a <EXTI0_IRQHandler+0x1e>
		/*excute the function*/
		MEXTI_PF[EXTI_LINE0]();
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <EXTI0_IRQHandler+0x24>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4798      	blx	r3
		/*clear the flag*/
		SET_BIT(EXTI->PR , EXTI_LINE0);
 800051e:	4b05      	ldr	r3, [pc, #20]	; (8000534 <EXTI0_IRQHandler+0x28>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	4a04      	ldr	r2, [pc, #16]	; (8000534 <EXTI0_IRQHandler+0x28>)
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	6153      	str	r3, [r2, #20]
	}
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000020 	.word	0x20000020
 8000534:	40013c00 	.word	0x40013c00

08000538 <EXTI1_IRQHandler>:


void EXTI1_IRQHandler(void){
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
	if(MEXTI_PF[EXTI_LINE1] != NULL){
 800053c:	4b07      	ldr	r3, [pc, #28]	; (800055c <EXTI1_IRQHandler+0x24>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d008      	beq.n	8000556 <EXTI1_IRQHandler+0x1e>
		/*excute the function*/
		MEXTI_PF[EXTI_LINE1]();
 8000544:	4b05      	ldr	r3, [pc, #20]	; (800055c <EXTI1_IRQHandler+0x24>)
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	4798      	blx	r3
		/*clear the flag*/
		SET_BIT(EXTI->PR , EXTI_LINE1);
 800054a:	4b05      	ldr	r3, [pc, #20]	; (8000560 <EXTI1_IRQHandler+0x28>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a04      	ldr	r2, [pc, #16]	; (8000560 <EXTI1_IRQHandler+0x28>)
 8000550:	f043 0302 	orr.w	r3, r3, #2
 8000554:	6153      	str	r3, [r2, #20]
	}
}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	20000020 	.word	0x20000020
 8000560:	40013c00 	.word	0x40013c00

08000564 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void){
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	if(MEXTI_PF[EXTI_LINE2] != NULL){
 8000568:	4b07      	ldr	r3, [pc, #28]	; (8000588 <EXTI2_IRQHandler+0x24>)
 800056a:	689b      	ldr	r3, [r3, #8]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d008      	beq.n	8000582 <EXTI2_IRQHandler+0x1e>
		/*excute the function*/
		MEXTI_PF[EXTI_LINE2]();
 8000570:	4b05      	ldr	r3, [pc, #20]	; (8000588 <EXTI2_IRQHandler+0x24>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	4798      	blx	r3
		/*clear the flag*/
		SET_BIT(EXTI->PR , EXTI_LINE2);
 8000576:	4b05      	ldr	r3, [pc, #20]	; (800058c <EXTI2_IRQHandler+0x28>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	4a04      	ldr	r2, [pc, #16]	; (800058c <EXTI2_IRQHandler+0x28>)
 800057c:	f043 0304 	orr.w	r3, r3, #4
 8000580:	6153      	str	r3, [r2, #20]
	}
}
 8000582:	bf00      	nop
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000020 	.word	0x20000020
 800058c:	40013c00 	.word	0x40013c00

08000590 <EXTI3_IRQHandler>:


void EXTI3_IRQHandler(void){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	if(MEXTI_PF[EXTI_LINE3] != NULL){
 8000594:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <EXTI3_IRQHandler+0x24>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d008      	beq.n	80005ae <EXTI3_IRQHandler+0x1e>
		/*excute the function*/
		MEXTI_PF[EXTI_LINE3]();
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <EXTI3_IRQHandler+0x24>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	4798      	blx	r3
		/*clear the flag*/
		SET_BIT(EXTI->PR , EXTI_LINE3);
 80005a2:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <EXTI3_IRQHandler+0x28>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	4a04      	ldr	r2, [pc, #16]	; (80005b8 <EXTI3_IRQHandler+0x28>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6153      	str	r3, [r2, #20]
	}
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000020 	.word	0x20000020
 80005b8:	40013c00 	.word	0x40013c00

080005bc <EXTI4_IRQHandler>:


void EXTI4_IRQHandler(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	if(MEXTI_PF[EXTI_LINE4] != NULL){
 80005c0:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <EXTI4_IRQHandler+0x24>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d008      	beq.n	80005da <EXTI4_IRQHandler+0x1e>
		/*excute the function*/
		MEXTI_PF[EXTI_LINE4]();
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <EXTI4_IRQHandler+0x24>)
 80005ca:	691b      	ldr	r3, [r3, #16]
 80005cc:	4798      	blx	r3
		/*clear the flag*/
		SET_BIT(EXTI->PR , EXTI_LINE4);
 80005ce:	4b05      	ldr	r3, [pc, #20]	; (80005e4 <EXTI4_IRQHandler+0x28>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	4a04      	ldr	r2, [pc, #16]	; (80005e4 <EXTI4_IRQHandler+0x28>)
 80005d4:	f043 0310 	orr.w	r3, r3, #16
 80005d8:	6153      	str	r3, [r2, #20]
	}
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000020 	.word	0x20000020
 80005e4:	40013c00 	.word	0x40013c00

080005e8 <MGPIO_voidSetPinMode>:

/***********************************Start Function*********************************************/



void MGPIO_voidSetPinMode(u8 copy_u8PortId , u8 copy_u8PinNumber , u8 copy_u8Mode){
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
 80005f2:	460b      	mov	r3, r1
 80005f4:	71bb      	strb	r3, [r7, #6]
 80005f6:	4613      	mov	r3, r2
 80005f8:	717b      	strb	r3, [r7, #5]
	switch(copy_u8PortId){
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	2b05      	cmp	r3, #5
 80005fe:	f200 809f 	bhi.w	8000740 <MGPIO_voidSetPinMode+0x158>
 8000602:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <MGPIO_voidSetPinMode+0x20>)
 8000604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000608:	08000621 	.word	0x08000621
 800060c:	08000651 	.word	0x08000651
 8000610:	08000681 	.word	0x08000681
 8000614:	080006b1 	.word	0x080006b1
 8000618:	080006e1 	.word	0x080006e1
 800061c:	08000711 	.word	0x08000711
		case GPIO_PORTA:{
			GPIOA->MODER &=  ~(0b11 << (copy_u8PinNumber*2));
 8000620:	4b4a      	ldr	r3, [pc, #296]	; (800074c <MGPIO_voidSetPinMode+0x164>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	79ba      	ldrb	r2, [r7, #6]
 8000626:	0052      	lsls	r2, r2, #1
 8000628:	2103      	movs	r1, #3
 800062a:	fa01 f202 	lsl.w	r2, r1, r2
 800062e:	43d2      	mvns	r2, r2
 8000630:	4611      	mov	r1, r2
 8000632:	4a46      	ldr	r2, [pc, #280]	; (800074c <MGPIO_voidSetPinMode+0x164>)
 8000634:	400b      	ands	r3, r1
 8000636:	6013      	str	r3, [r2, #0]
			GPIOA->MODER |=  (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 8000638:	4b44      	ldr	r3, [pc, #272]	; (800074c <MGPIO_voidSetPinMode+0x164>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	7979      	ldrb	r1, [r7, #5]
 800063e:	79ba      	ldrb	r2, [r7, #6]
 8000640:	0052      	lsls	r2, r2, #1
 8000642:	fa01 f202 	lsl.w	r2, r1, r2
 8000646:	4611      	mov	r1, r2
 8000648:	4a40      	ldr	r2, [pc, #256]	; (800074c <MGPIO_voidSetPinMode+0x164>)
 800064a:	430b      	orrs	r3, r1
 800064c:	6013      	str	r3, [r2, #0]
			break;
 800064e:	e077      	b.n	8000740 <MGPIO_voidSetPinMode+0x158>
		}
		case GPIO_PORTB:{
			GPIOB->MODER &= ~(0b11 << (copy_u8PinNumber*2));
 8000650:	4b3f      	ldr	r3, [pc, #252]	; (8000750 <MGPIO_voidSetPinMode+0x168>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	79ba      	ldrb	r2, [r7, #6]
 8000656:	0052      	lsls	r2, r2, #1
 8000658:	2103      	movs	r1, #3
 800065a:	fa01 f202 	lsl.w	r2, r1, r2
 800065e:	43d2      	mvns	r2, r2
 8000660:	4611      	mov	r1, r2
 8000662:	4a3b      	ldr	r2, [pc, #236]	; (8000750 <MGPIO_voidSetPinMode+0x168>)
 8000664:	400b      	ands	r3, r1
 8000666:	6013      	str	r3, [r2, #0]
			GPIOB->MODER |=  (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 8000668:	4b39      	ldr	r3, [pc, #228]	; (8000750 <MGPIO_voidSetPinMode+0x168>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	7979      	ldrb	r1, [r7, #5]
 800066e:	79ba      	ldrb	r2, [r7, #6]
 8000670:	0052      	lsls	r2, r2, #1
 8000672:	fa01 f202 	lsl.w	r2, r1, r2
 8000676:	4611      	mov	r1, r2
 8000678:	4a35      	ldr	r2, [pc, #212]	; (8000750 <MGPIO_voidSetPinMode+0x168>)
 800067a:	430b      	orrs	r3, r1
 800067c:	6013      	str	r3, [r2, #0]
			break;
 800067e:	e05f      	b.n	8000740 <MGPIO_voidSetPinMode+0x158>
		}
		case GPIO_PORTC:{
			GPIOC->MODER &= ~(0b11 << (copy_u8PinNumber*2));
 8000680:	4b34      	ldr	r3, [pc, #208]	; (8000754 <MGPIO_voidSetPinMode+0x16c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	79ba      	ldrb	r2, [r7, #6]
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	2103      	movs	r1, #3
 800068a:	fa01 f202 	lsl.w	r2, r1, r2
 800068e:	43d2      	mvns	r2, r2
 8000690:	4611      	mov	r1, r2
 8000692:	4a30      	ldr	r2, [pc, #192]	; (8000754 <MGPIO_voidSetPinMode+0x16c>)
 8000694:	400b      	ands	r3, r1
 8000696:	6013      	str	r3, [r2, #0]
			GPIOC->MODER |= (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 8000698:	4b2e      	ldr	r3, [pc, #184]	; (8000754 <MGPIO_voidSetPinMode+0x16c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	7979      	ldrb	r1, [r7, #5]
 800069e:	79ba      	ldrb	r2, [r7, #6]
 80006a0:	0052      	lsls	r2, r2, #1
 80006a2:	fa01 f202 	lsl.w	r2, r1, r2
 80006a6:	4611      	mov	r1, r2
 80006a8:	4a2a      	ldr	r2, [pc, #168]	; (8000754 <MGPIO_voidSetPinMode+0x16c>)
 80006aa:	430b      	orrs	r3, r1
 80006ac:	6013      	str	r3, [r2, #0]
			break;
 80006ae:	e047      	b.n	8000740 <MGPIO_voidSetPinMode+0x158>
		}
		case GPIO_PORTD:{
			GPIOD->MODER &= ~(0b11 << (copy_u8PinNumber*2));
 80006b0:	4b29      	ldr	r3, [pc, #164]	; (8000758 <MGPIO_voidSetPinMode+0x170>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	79ba      	ldrb	r2, [r7, #6]
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	2103      	movs	r1, #3
 80006ba:	fa01 f202 	lsl.w	r2, r1, r2
 80006be:	43d2      	mvns	r2, r2
 80006c0:	4611      	mov	r1, r2
 80006c2:	4a25      	ldr	r2, [pc, #148]	; (8000758 <MGPIO_voidSetPinMode+0x170>)
 80006c4:	400b      	ands	r3, r1
 80006c6:	6013      	str	r3, [r2, #0]
			GPIOD->MODER |= (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 80006c8:	4b23      	ldr	r3, [pc, #140]	; (8000758 <MGPIO_voidSetPinMode+0x170>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	7979      	ldrb	r1, [r7, #5]
 80006ce:	79ba      	ldrb	r2, [r7, #6]
 80006d0:	0052      	lsls	r2, r2, #1
 80006d2:	fa01 f202 	lsl.w	r2, r1, r2
 80006d6:	4611      	mov	r1, r2
 80006d8:	4a1f      	ldr	r2, [pc, #124]	; (8000758 <MGPIO_voidSetPinMode+0x170>)
 80006da:	430b      	orrs	r3, r1
 80006dc:	6013      	str	r3, [r2, #0]
			break;
 80006de:	e02f      	b.n	8000740 <MGPIO_voidSetPinMode+0x158>
		}
		case GPIO_PORTE:{
			GPIOE->MODER &= ~(0b11 << (copy_u8PinNumber*2));
 80006e0:	4b1e      	ldr	r3, [pc, #120]	; (800075c <MGPIO_voidSetPinMode+0x174>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	79ba      	ldrb	r2, [r7, #6]
 80006e6:	0052      	lsls	r2, r2, #1
 80006e8:	2103      	movs	r1, #3
 80006ea:	fa01 f202 	lsl.w	r2, r1, r2
 80006ee:	43d2      	mvns	r2, r2
 80006f0:	4611      	mov	r1, r2
 80006f2:	4a1a      	ldr	r2, [pc, #104]	; (800075c <MGPIO_voidSetPinMode+0x174>)
 80006f4:	400b      	ands	r3, r1
 80006f6:	6013      	str	r3, [r2, #0]
			GPIOE->MODER |=  (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 80006f8:	4b18      	ldr	r3, [pc, #96]	; (800075c <MGPIO_voidSetPinMode+0x174>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	7979      	ldrb	r1, [r7, #5]
 80006fe:	79ba      	ldrb	r2, [r7, #6]
 8000700:	0052      	lsls	r2, r2, #1
 8000702:	fa01 f202 	lsl.w	r2, r1, r2
 8000706:	4611      	mov	r1, r2
 8000708:	4a14      	ldr	r2, [pc, #80]	; (800075c <MGPIO_voidSetPinMode+0x174>)
 800070a:	430b      	orrs	r3, r1
 800070c:	6013      	str	r3, [r2, #0]
			break;
 800070e:	e017      	b.n	8000740 <MGPIO_voidSetPinMode+0x158>
		}
		case GPIO_PORTH:{
			GPIOH->MODER &= ~(0b11 << (copy_u8PinNumber*2));
 8000710:	4b13      	ldr	r3, [pc, #76]	; (8000760 <MGPIO_voidSetPinMode+0x178>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	79ba      	ldrb	r2, [r7, #6]
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	2103      	movs	r1, #3
 800071a:	fa01 f202 	lsl.w	r2, r1, r2
 800071e:	43d2      	mvns	r2, r2
 8000720:	4611      	mov	r1, r2
 8000722:	4a0f      	ldr	r2, [pc, #60]	; (8000760 <MGPIO_voidSetPinMode+0x178>)
 8000724:	400b      	ands	r3, r1
 8000726:	6013      	str	r3, [r2, #0]
			GPIOH->MODER |=  (u32)(copy_u8Mode << (copy_u8PinNumber*2));
 8000728:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <MGPIO_voidSetPinMode+0x178>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	7979      	ldrb	r1, [r7, #5]
 800072e:	79ba      	ldrb	r2, [r7, #6]
 8000730:	0052      	lsls	r2, r2, #1
 8000732:	fa01 f202 	lsl.w	r2, r1, r2
 8000736:	4611      	mov	r1, r2
 8000738:	4a09      	ldr	r2, [pc, #36]	; (8000760 <MGPIO_voidSetPinMode+0x178>)
 800073a:	430b      	orrs	r3, r1
 800073c:	6013      	str	r3, [r2, #0]
			break;
 800073e:	bf00      	nop
		}
	}
}
 8000740:	bf00      	nop
 8000742:	370c      	adds	r7, #12
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	40020000 	.word	0x40020000
 8000750:	40020400 	.word	0x40020400
 8000754:	40020800 	.word	0x40020800
 8000758:	40020c00 	.word	0x40020c00
 800075c:	40021000 	.word	0x40021000
 8000760:	40021c00 	.word	0x40021c00

08000764 <MGPIO_voidSetPinOutPutType>:


/***********************************Start Function*********************************************/


void MGPIO_voidSetPinOutPutType(u8 copy_u8PortId , u8 copy_u8PinNumber , u8 copy_u8OutPutType){
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	71fb      	strb	r3, [r7, #7]
 800076e:	460b      	mov	r3, r1
 8000770:	71bb      	strb	r3, [r7, #6]
 8000772:	4613      	mov	r3, r2
 8000774:	717b      	strb	r3, [r7, #5]
	switch(copy_u8PortId){
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b05      	cmp	r3, #5
 800077a:	d851      	bhi.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
 800077c:	a201      	add	r2, pc, #4	; (adr r2, 8000784 <MGPIO_voidSetPinOutPutType+0x20>)
 800077e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000782:	bf00      	nop
 8000784:	0800079d 	.word	0x0800079d
 8000788:	080007b3 	.word	0x080007b3
 800078c:	080007c9 	.word	0x080007c9
 8000790:	080007df 	.word	0x080007df
 8000794:	080007f5 	.word	0x080007f5
 8000798:	0800080b 	.word	0x0800080b
		case GPIO_PORTA:  GPIOA->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 800079c:	4b23      	ldr	r3, [pc, #140]	; (800082c <MGPIO_voidSetPinOutPutType+0xc8>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	7979      	ldrb	r1, [r7, #5]
 80007a2:	79ba      	ldrb	r2, [r7, #6]
 80007a4:	fa01 f202 	lsl.w	r2, r1, r2
 80007a8:	4611      	mov	r1, r2
 80007aa:	4a20      	ldr	r2, [pc, #128]	; (800082c <MGPIO_voidSetPinOutPutType+0xc8>)
 80007ac:	430b      	orrs	r3, r1
 80007ae:	6053      	str	r3, [r2, #4]
 80007b0:	e036      	b.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
		case GPIO_PORTB:  GPIOB->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 80007b2:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <MGPIO_voidSetPinOutPutType+0xcc>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	7979      	ldrb	r1, [r7, #5]
 80007b8:	79ba      	ldrb	r2, [r7, #6]
 80007ba:	fa01 f202 	lsl.w	r2, r1, r2
 80007be:	4611      	mov	r1, r2
 80007c0:	4a1b      	ldr	r2, [pc, #108]	; (8000830 <MGPIO_voidSetPinOutPutType+0xcc>)
 80007c2:	430b      	orrs	r3, r1
 80007c4:	6053      	str	r3, [r2, #4]
 80007c6:	e02b      	b.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
		case GPIO_PORTC:  GPIOC->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MGPIO_voidSetPinOutPutType+0xd0>)
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	7979      	ldrb	r1, [r7, #5]
 80007ce:	79ba      	ldrb	r2, [r7, #6]
 80007d0:	fa01 f202 	lsl.w	r2, r1, r2
 80007d4:	4611      	mov	r1, r2
 80007d6:	4a17      	ldr	r2, [pc, #92]	; (8000834 <MGPIO_voidSetPinOutPutType+0xd0>)
 80007d8:	430b      	orrs	r3, r1
 80007da:	6053      	str	r3, [r2, #4]
 80007dc:	e020      	b.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
		case GPIO_PORTD:  GPIOD->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 80007de:	4b16      	ldr	r3, [pc, #88]	; (8000838 <MGPIO_voidSetPinOutPutType+0xd4>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	7979      	ldrb	r1, [r7, #5]
 80007e4:	79ba      	ldrb	r2, [r7, #6]
 80007e6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ea:	4611      	mov	r1, r2
 80007ec:	4a12      	ldr	r2, [pc, #72]	; (8000838 <MGPIO_voidSetPinOutPutType+0xd4>)
 80007ee:	430b      	orrs	r3, r1
 80007f0:	6053      	str	r3, [r2, #4]
 80007f2:	e015      	b.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
		case GPIO_PORTE:  GPIOE->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 80007f4:	4b11      	ldr	r3, [pc, #68]	; (800083c <MGPIO_voidSetPinOutPutType+0xd8>)
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	7979      	ldrb	r1, [r7, #5]
 80007fa:	79ba      	ldrb	r2, [r7, #6]
 80007fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000800:	4611      	mov	r1, r2
 8000802:	4a0e      	ldr	r2, [pc, #56]	; (800083c <MGPIO_voidSetPinOutPutType+0xd8>)
 8000804:	430b      	orrs	r3, r1
 8000806:	6053      	str	r3, [r2, #4]
 8000808:	e00a      	b.n	8000820 <MGPIO_voidSetPinOutPutType+0xbc>
		case GPIO_PORTH:  GPIOH->OTYPER |=  (u32)(copy_u8OutPutType << (copy_u8PinNumber));  break;
 800080a:	4b0d      	ldr	r3, [pc, #52]	; (8000840 <MGPIO_voidSetPinOutPutType+0xdc>)
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	7979      	ldrb	r1, [r7, #5]
 8000810:	79ba      	ldrb	r2, [r7, #6]
 8000812:	fa01 f202 	lsl.w	r2, r1, r2
 8000816:	4611      	mov	r1, r2
 8000818:	4a09      	ldr	r2, [pc, #36]	; (8000840 <MGPIO_voidSetPinOutPutType+0xdc>)
 800081a:	430b      	orrs	r3, r1
 800081c:	6053      	str	r3, [r2, #4]
 800081e:	bf00      	nop
	}
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	40020000 	.word	0x40020000
 8000830:	40020400 	.word	0x40020400
 8000834:	40020800 	.word	0x40020800
 8000838:	40020c00 	.word	0x40020c00
 800083c:	40021000 	.word	0x40021000
 8000840:	40021c00 	.word	0x40021c00

08000844 <MGPIO_voidSetPinValue>:


/***********************************Start Function*********************************************/


void MGPIO_voidSetPinValue(u8 copy_u8PortId , u8 copy_u8PinNumber , u8 copy_u8Value){
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
 800084e:	460b      	mov	r3, r1
 8000850:	71bb      	strb	r3, [r7, #6]
 8000852:	4613      	mov	r3, r2
 8000854:	717b      	strb	r3, [r7, #5]
	switch(copy_u8PortId){
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b05      	cmp	r3, #5
 800085a:	f200 8093 	bhi.w	8000984 <MGPIO_voidSetPinValue+0x140>
 800085e:	a201      	add	r2, pc, #4	; (adr r2, 8000864 <MGPIO_voidSetPinValue+0x20>)
 8000860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000864:	0800087d 	.word	0x0800087d
 8000868:	080008a9 	.word	0x080008a9
 800086c:	080008d5 	.word	0x080008d5
 8000870:	08000901 	.word	0x08000901
 8000874:	0800092d 	.word	0x0800092d
 8000878:	08000959 	.word	0x08000959
	    case GPIO_PORTA: {
		   GPIOA->ODR &= ~(1<<copy_u8PinNumber);
 800087c:	4b44      	ldr	r3, [pc, #272]	; (8000990 <MGPIO_voidSetPinValue+0x14c>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	79ba      	ldrb	r2, [r7, #6]
 8000882:	2101      	movs	r1, #1
 8000884:	fa01 f202 	lsl.w	r2, r1, r2
 8000888:	43d2      	mvns	r2, r2
 800088a:	4611      	mov	r1, r2
 800088c:	4a40      	ldr	r2, [pc, #256]	; (8000990 <MGPIO_voidSetPinValue+0x14c>)
 800088e:	400b      	ands	r3, r1
 8000890:	6153      	str	r3, [r2, #20]
		   GPIOA->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 8000892:	4b3f      	ldr	r3, [pc, #252]	; (8000990 <MGPIO_voidSetPinValue+0x14c>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	7979      	ldrb	r1, [r7, #5]
 8000898:	79ba      	ldrb	r2, [r7, #6]
 800089a:	fa01 f202 	lsl.w	r2, r1, r2
 800089e:	4611      	mov	r1, r2
 80008a0:	4a3b      	ldr	r2, [pc, #236]	; (8000990 <MGPIO_voidSetPinValue+0x14c>)
 80008a2:	430b      	orrs	r3, r1
 80008a4:	6153      	str	r3, [r2, #20]
 80008a6:	e06d      	b.n	8000984 <MGPIO_voidSetPinValue+0x140>
	    }
	    case GPIO_PORTB: {
	    	GPIOB->ODR &= ~(1<<copy_u8PinNumber);
 80008a8:	4b3a      	ldr	r3, [pc, #232]	; (8000994 <MGPIO_voidSetPinValue+0x150>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	79ba      	ldrb	r2, [r7, #6]
 80008ae:	2101      	movs	r1, #1
 80008b0:	fa01 f202 	lsl.w	r2, r1, r2
 80008b4:	43d2      	mvns	r2, r2
 80008b6:	4611      	mov	r1, r2
 80008b8:	4a36      	ldr	r2, [pc, #216]	; (8000994 <MGPIO_voidSetPinValue+0x150>)
 80008ba:	400b      	ands	r3, r1
 80008bc:	6153      	str	r3, [r2, #20]
		    GPIOB->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 80008be:	4b35      	ldr	r3, [pc, #212]	; (8000994 <MGPIO_voidSetPinValue+0x150>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	7979      	ldrb	r1, [r7, #5]
 80008c4:	79ba      	ldrb	r2, [r7, #6]
 80008c6:	fa01 f202 	lsl.w	r2, r1, r2
 80008ca:	4611      	mov	r1, r2
 80008cc:	4a31      	ldr	r2, [pc, #196]	; (8000994 <MGPIO_voidSetPinValue+0x150>)
 80008ce:	430b      	orrs	r3, r1
 80008d0:	6153      	str	r3, [r2, #20]
 80008d2:	e057      	b.n	8000984 <MGPIO_voidSetPinValue+0x140>
	    }
		case GPIO_PORTC: {
			GPIOC->ODR &= ~(1<<copy_u8PinNumber);
 80008d4:	4b30      	ldr	r3, [pc, #192]	; (8000998 <MGPIO_voidSetPinValue+0x154>)
 80008d6:	695b      	ldr	r3, [r3, #20]
 80008d8:	79ba      	ldrb	r2, [r7, #6]
 80008da:	2101      	movs	r1, #1
 80008dc:	fa01 f202 	lsl.w	r2, r1, r2
 80008e0:	43d2      	mvns	r2, r2
 80008e2:	4611      	mov	r1, r2
 80008e4:	4a2c      	ldr	r2, [pc, #176]	; (8000998 <MGPIO_voidSetPinValue+0x154>)
 80008e6:	400b      	ands	r3, r1
 80008e8:	6153      	str	r3, [r2, #20]
			GPIOC->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 80008ea:	4b2b      	ldr	r3, [pc, #172]	; (8000998 <MGPIO_voidSetPinValue+0x154>)
 80008ec:	695b      	ldr	r3, [r3, #20]
 80008ee:	7979      	ldrb	r1, [r7, #5]
 80008f0:	79ba      	ldrb	r2, [r7, #6]
 80008f2:	fa01 f202 	lsl.w	r2, r1, r2
 80008f6:	4611      	mov	r1, r2
 80008f8:	4a27      	ldr	r2, [pc, #156]	; (8000998 <MGPIO_voidSetPinValue+0x154>)
 80008fa:	430b      	orrs	r3, r1
 80008fc:	6153      	str	r3, [r2, #20]
 80008fe:	e041      	b.n	8000984 <MGPIO_voidSetPinValue+0x140>
		}
		case GPIO_PORTD: {
			GPIOD->ODR &= ~(1<<copy_u8PinNumber);
 8000900:	4b26      	ldr	r3, [pc, #152]	; (800099c <MGPIO_voidSetPinValue+0x158>)
 8000902:	695b      	ldr	r3, [r3, #20]
 8000904:	79ba      	ldrb	r2, [r7, #6]
 8000906:	2101      	movs	r1, #1
 8000908:	fa01 f202 	lsl.w	r2, r1, r2
 800090c:	43d2      	mvns	r2, r2
 800090e:	4611      	mov	r1, r2
 8000910:	4a22      	ldr	r2, [pc, #136]	; (800099c <MGPIO_voidSetPinValue+0x158>)
 8000912:	400b      	ands	r3, r1
 8000914:	6153      	str	r3, [r2, #20]
			GPIOD->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 8000916:	4b21      	ldr	r3, [pc, #132]	; (800099c <MGPIO_voidSetPinValue+0x158>)
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	7979      	ldrb	r1, [r7, #5]
 800091c:	79ba      	ldrb	r2, [r7, #6]
 800091e:	fa01 f202 	lsl.w	r2, r1, r2
 8000922:	4611      	mov	r1, r2
 8000924:	4a1d      	ldr	r2, [pc, #116]	; (800099c <MGPIO_voidSetPinValue+0x158>)
 8000926:	430b      	orrs	r3, r1
 8000928:	6153      	str	r3, [r2, #20]
 800092a:	e02b      	b.n	8000984 <MGPIO_voidSetPinValue+0x140>
		}
		case GPIO_PORTE: {
			GPIOE->ODR &= ~(1<<copy_u8PinNumber);
 800092c:	4b1c      	ldr	r3, [pc, #112]	; (80009a0 <MGPIO_voidSetPinValue+0x15c>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	79ba      	ldrb	r2, [r7, #6]
 8000932:	2101      	movs	r1, #1
 8000934:	fa01 f202 	lsl.w	r2, r1, r2
 8000938:	43d2      	mvns	r2, r2
 800093a:	4611      	mov	r1, r2
 800093c:	4a18      	ldr	r2, [pc, #96]	; (80009a0 <MGPIO_voidSetPinValue+0x15c>)
 800093e:	400b      	ands	r3, r1
 8000940:	6153      	str	r3, [r2, #20]
			GPIOE->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 8000942:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <MGPIO_voidSetPinValue+0x15c>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	7979      	ldrb	r1, [r7, #5]
 8000948:	79ba      	ldrb	r2, [r7, #6]
 800094a:	fa01 f202 	lsl.w	r2, r1, r2
 800094e:	4611      	mov	r1, r2
 8000950:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <MGPIO_voidSetPinValue+0x15c>)
 8000952:	430b      	orrs	r3, r1
 8000954:	6153      	str	r3, [r2, #20]
 8000956:	e015      	b.n	8000984 <MGPIO_voidSetPinValue+0x140>
		}
		case GPIO_PORTH: {
			GPIOH->ODR &= ~(1<<copy_u8PinNumber);
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <MGPIO_voidSetPinValue+0x160>)
 800095a:	695b      	ldr	r3, [r3, #20]
 800095c:	79ba      	ldrb	r2, [r7, #6]
 800095e:	2101      	movs	r1, #1
 8000960:	fa01 f202 	lsl.w	r2, r1, r2
 8000964:	43d2      	mvns	r2, r2
 8000966:	4611      	mov	r1, r2
 8000968:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <MGPIO_voidSetPinValue+0x160>)
 800096a:	400b      	ands	r3, r1
 800096c:	6153      	str	r3, [r2, #20]
			GPIOH->ODR |=  (u32)(copy_u8Value << (copy_u8PinNumber));  break;
 800096e:	4b0d      	ldr	r3, [pc, #52]	; (80009a4 <MGPIO_voidSetPinValue+0x160>)
 8000970:	695b      	ldr	r3, [r3, #20]
 8000972:	7979      	ldrb	r1, [r7, #5]
 8000974:	79ba      	ldrb	r2, [r7, #6]
 8000976:	fa01 f202 	lsl.w	r2, r1, r2
 800097a:	4611      	mov	r1, r2
 800097c:	4a09      	ldr	r2, [pc, #36]	; (80009a4 <MGPIO_voidSetPinValue+0x160>)
 800097e:	430b      	orrs	r3, r1
 8000980:	6153      	str	r3, [r2, #20]
 8000982:	bf00      	nop
		}
	}
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	40020000 	.word	0x40020000
 8000994:	40020400 	.word	0x40020400
 8000998:	40020800 	.word	0x40020800
 800099c:	40020c00 	.word	0x40020c00
 80009a0:	40021000 	.word	0x40021000
 80009a4:	40021c00 	.word	0x40021c00

080009a8 <MGPIO_voidSetAlternativeFunction>:


/***********************************Start Function*********************************************/


void MGPIO_voidSetAlternativeFunction(u8 copy_u8PortId , u8 copy_u8PinNumber , u8 copy_u8AltFunction){
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	460b      	mov	r3, r1
 80009b4:	71bb      	strb	r3, [r7, #6]
 80009b6:	4613      	mov	r3, r2
 80009b8:	717b      	strb	r3, [r7, #5]
	if(copy_u8PinNumber <= 7){
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	2b07      	cmp	r3, #7
 80009be:	f200 80a3 	bhi.w	8000b08 <MGPIO_voidSetAlternativeFunction+0x160>
		switch(copy_u8PortId){
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	2b05      	cmp	r3, #5
 80009c6:	f200 8145 	bhi.w	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
 80009ca:	a201      	add	r2, pc, #4	; (adr r2, 80009d0 <MGPIO_voidSetAlternativeFunction+0x28>)
 80009cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d0:	080009e9 	.word	0x080009e9
 80009d4:	08000a19 	.word	0x08000a19
 80009d8:	08000a49 	.word	0x08000a49
 80009dc:	08000a79 	.word	0x08000a79
 80009e0:	08000aa9 	.word	0x08000aa9
 80009e4:	08000ad9 	.word	0x08000ad9
			case GPIO_PORTA:{
				GPIOA->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 80009e8:	4b9d      	ldr	r3, [pc, #628]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	79ba      	ldrb	r2, [r7, #6]
 80009ee:	0092      	lsls	r2, r2, #2
 80009f0:	210f      	movs	r1, #15
 80009f2:	fa01 f202 	lsl.w	r2, r1, r2
 80009f6:	43d2      	mvns	r2, r2
 80009f8:	4611      	mov	r1, r2
 80009fa:	4a99      	ldr	r2, [pc, #612]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 80009fc:	400b      	ands	r3, r1
 80009fe:	6213      	str	r3, [r2, #32]
				GPIOA->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000a00:	4b97      	ldr	r3, [pc, #604]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000a02:	6a1b      	ldr	r3, [r3, #32]
 8000a04:	7979      	ldrb	r1, [r7, #5]
 8000a06:	79ba      	ldrb	r2, [r7, #6]
 8000a08:	0092      	lsls	r2, r2, #2
 8000a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a0e:	4611      	mov	r1, r2
 8000a10:	4a93      	ldr	r2, [pc, #588]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000a12:	430b      	orrs	r3, r1
 8000a14:	6213      	str	r3, [r2, #32]
				break;
 8000a16:	e11d      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTB:{
				GPIOB->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 8000a18:	4b92      	ldr	r3, [pc, #584]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000a1a:	6a1b      	ldr	r3, [r3, #32]
 8000a1c:	79ba      	ldrb	r2, [r7, #6]
 8000a1e:	0092      	lsls	r2, r2, #2
 8000a20:	210f      	movs	r1, #15
 8000a22:	fa01 f202 	lsl.w	r2, r1, r2
 8000a26:	43d2      	mvns	r2, r2
 8000a28:	4611      	mov	r1, r2
 8000a2a:	4a8e      	ldr	r2, [pc, #568]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000a2c:	400b      	ands	r3, r1
 8000a2e:	6213      	str	r3, [r2, #32]
				GPIOB->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000a30:	4b8c      	ldr	r3, [pc, #560]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000a32:	6a1b      	ldr	r3, [r3, #32]
 8000a34:	7979      	ldrb	r1, [r7, #5]
 8000a36:	79ba      	ldrb	r2, [r7, #6]
 8000a38:	0092      	lsls	r2, r2, #2
 8000a3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4a88      	ldr	r2, [pc, #544]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000a42:	430b      	orrs	r3, r1
 8000a44:	6213      	str	r3, [r2, #32]
				break;
 8000a46:	e105      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTC:{
				GPIOC->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 8000a48:	4b87      	ldr	r3, [pc, #540]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	79ba      	ldrb	r2, [r7, #6]
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	210f      	movs	r1, #15
 8000a52:	fa01 f202 	lsl.w	r2, r1, r2
 8000a56:	43d2      	mvns	r2, r2
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4a83      	ldr	r2, [pc, #524]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000a5c:	400b      	ands	r3, r1
 8000a5e:	6213      	str	r3, [r2, #32]
				GPIOC->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000a60:	4b81      	ldr	r3, [pc, #516]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000a62:	6a1b      	ldr	r3, [r3, #32]
 8000a64:	7979      	ldrb	r1, [r7, #5]
 8000a66:	79ba      	ldrb	r2, [r7, #6]
 8000a68:	0092      	lsls	r2, r2, #2
 8000a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4a7d      	ldr	r2, [pc, #500]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000a72:	430b      	orrs	r3, r1
 8000a74:	6213      	str	r3, [r2, #32]
				break;
 8000a76:	e0ed      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTD:{
				GPIOD->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 8000a78:	4b7c      	ldr	r3, [pc, #496]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000a7a:	6a1b      	ldr	r3, [r3, #32]
 8000a7c:	79ba      	ldrb	r2, [r7, #6]
 8000a7e:	0092      	lsls	r2, r2, #2
 8000a80:	210f      	movs	r1, #15
 8000a82:	fa01 f202 	lsl.w	r2, r1, r2
 8000a86:	43d2      	mvns	r2, r2
 8000a88:	4611      	mov	r1, r2
 8000a8a:	4a78      	ldr	r2, [pc, #480]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000a8c:	400b      	ands	r3, r1
 8000a8e:	6213      	str	r3, [r2, #32]
				GPIOD->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000a90:	4b76      	ldr	r3, [pc, #472]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	7979      	ldrb	r1, [r7, #5]
 8000a96:	79ba      	ldrb	r2, [r7, #6]
 8000a98:	0092      	lsls	r2, r2, #2
 8000a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a9e:	4611      	mov	r1, r2
 8000aa0:	4a72      	ldr	r2, [pc, #456]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000aa2:	430b      	orrs	r3, r1
 8000aa4:	6213      	str	r3, [r2, #32]
				break;
 8000aa6:	e0d5      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTE:{
				GPIOE->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 8000aa8:	4b71      	ldr	r3, [pc, #452]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000aaa:	6a1b      	ldr	r3, [r3, #32]
 8000aac:	79ba      	ldrb	r2, [r7, #6]
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	210f      	movs	r1, #15
 8000ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab6:	43d2      	mvns	r2, r2
 8000ab8:	4611      	mov	r1, r2
 8000aba:	4a6d      	ldr	r2, [pc, #436]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000abc:	400b      	ands	r3, r1
 8000abe:	6213      	str	r3, [r2, #32]
				GPIOE->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000ac0:	4b6b      	ldr	r3, [pc, #428]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000ac2:	6a1b      	ldr	r3, [r3, #32]
 8000ac4:	7979      	ldrb	r1, [r7, #5]
 8000ac6:	79ba      	ldrb	r2, [r7, #6]
 8000ac8:	0092      	lsls	r2, r2, #2
 8000aca:	fa01 f202 	lsl.w	r2, r1, r2
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4a67      	ldr	r2, [pc, #412]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000ad2:	430b      	orrs	r3, r1
 8000ad4:	6213      	str	r3, [r2, #32]
				break;
 8000ad6:	e0bd      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTH:{
				GPIOH->AFRL &= ~(CLEAR_ALTERNATIVE_FUNCTION << (copy_u8PinNumber*4));
 8000ad8:	4b66      	ldr	r3, [pc, #408]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	79ba      	ldrb	r2, [r7, #6]
 8000ade:	0092      	lsls	r2, r2, #2
 8000ae0:	210f      	movs	r1, #15
 8000ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ae6:	43d2      	mvns	r2, r2
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4a62      	ldr	r2, [pc, #392]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000aec:	400b      	ands	r3, r1
 8000aee:	6213      	str	r3, [r2, #32]
				GPIOH->AFRL |= (copy_u8AltFunction << copy_u8PinNumber*4);
 8000af0:	4b60      	ldr	r3, [pc, #384]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000af2:	6a1b      	ldr	r3, [r3, #32]
 8000af4:	7979      	ldrb	r1, [r7, #5]
 8000af6:	79ba      	ldrb	r2, [r7, #6]
 8000af8:	0092      	lsls	r2, r2, #2
 8000afa:	fa01 f202 	lsl.w	r2, r1, r2
 8000afe:	4611      	mov	r1, r2
 8000b00:	4a5c      	ldr	r2, [pc, #368]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000b02:	430b      	orrs	r3, r1
 8000b04:	6213      	str	r3, [r2, #32]
				break;
 8000b06:	e0a5      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
		}
	}else{
		/*local variable to access alternative function in hugh register*/
		u8 local_u8DummyPin = copy_u8PinNumber - 8 ;
 8000b08:	79bb      	ldrb	r3, [r7, #6]
 8000b0a:	3b08      	subs	r3, #8
 8000b0c:	73fb      	strb	r3, [r7, #15]
		switch(copy_u8PortId){
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b05      	cmp	r3, #5
 8000b12:	f200 809f 	bhi.w	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
 8000b16:	a201      	add	r2, pc, #4	; (adr r2, 8000b1c <MGPIO_voidSetAlternativeFunction+0x174>)
 8000b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b1c:	08000b35 	.word	0x08000b35
 8000b20:	08000b65 	.word	0x08000b65
 8000b24:	08000b95 	.word	0x08000b95
 8000b28:	08000bc5 	.word	0x08000bc5
 8000b2c:	08000bf5 	.word	0x08000bf5
 8000b30:	08000c25 	.word	0x08000c25
			case GPIO_PORTA:{
				GPIOA->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000b34:	4b4a      	ldr	r3, [pc, #296]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b38:	7bfa      	ldrb	r2, [r7, #15]
 8000b3a:	0092      	lsls	r2, r2, #2
 8000b3c:	210f      	movs	r1, #15
 8000b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b42:	43d2      	mvns	r2, r2
 8000b44:	4611      	mov	r1, r2
 8000b46:	4a46      	ldr	r2, [pc, #280]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000b48:	400b      	ands	r3, r1
 8000b4a:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOA->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000b4c:	4b44      	ldr	r3, [pc, #272]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b50:	7979      	ldrb	r1, [r7, #5]
 8000b52:	7bfa      	ldrb	r2, [r7, #15]
 8000b54:	0092      	lsls	r2, r2, #2
 8000b56:	fa01 f202 	lsl.w	r2, r1, r2
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	4a40      	ldr	r2, [pc, #256]	; (8000c60 <MGPIO_voidSetAlternativeFunction+0x2b8>)
 8000b5e:	430b      	orrs	r3, r1
 8000b60:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000b62:	e077      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTB:{
				GPIOB->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000b64:	4b3f      	ldr	r3, [pc, #252]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b68:	7bfa      	ldrb	r2, [r7, #15]
 8000b6a:	0092      	lsls	r2, r2, #2
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b72:	43d2      	mvns	r2, r2
 8000b74:	4611      	mov	r1, r2
 8000b76:	4a3b      	ldr	r2, [pc, #236]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000b78:	400b      	ands	r3, r1
 8000b7a:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOB->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000b7c:	4b39      	ldr	r3, [pc, #228]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b80:	7979      	ldrb	r1, [r7, #5]
 8000b82:	7bfa      	ldrb	r2, [r7, #15]
 8000b84:	0092      	lsls	r2, r2, #2
 8000b86:	fa01 f202 	lsl.w	r2, r1, r2
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	4a35      	ldr	r2, [pc, #212]	; (8000c64 <MGPIO_voidSetAlternativeFunction+0x2bc>)
 8000b8e:	430b      	orrs	r3, r1
 8000b90:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000b92:	e05f      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTC:{
				GPIOC->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000b94:	4b34      	ldr	r3, [pc, #208]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b98:	7bfa      	ldrb	r2, [r7, #15]
 8000b9a:	0092      	lsls	r2, r2, #2
 8000b9c:	210f      	movs	r1, #15
 8000b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba2:	43d2      	mvns	r2, r2
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4a30      	ldr	r2, [pc, #192]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000ba8:	400b      	ands	r3, r1
 8000baa:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOC->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000bac:	4b2e      	ldr	r3, [pc, #184]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb0:	7979      	ldrb	r1, [r7, #5]
 8000bb2:	7bfa      	ldrb	r2, [r7, #15]
 8000bb4:	0092      	lsls	r2, r2, #2
 8000bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bba:	4611      	mov	r1, r2
 8000bbc:	4a2a      	ldr	r2, [pc, #168]	; (8000c68 <MGPIO_voidSetAlternativeFunction+0x2c0>)
 8000bbe:	430b      	orrs	r3, r1
 8000bc0:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000bc2:	e047      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTD:{
				GPIOD->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000bc4:	4b29      	ldr	r3, [pc, #164]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc8:	7bfa      	ldrb	r2, [r7, #15]
 8000bca:	0092      	lsls	r2, r2, #2
 8000bcc:	210f      	movs	r1, #15
 8000bce:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd2:	43d2      	mvns	r2, r2
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	4a25      	ldr	r2, [pc, #148]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000bd8:	400b      	ands	r3, r1
 8000bda:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOD->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000bdc:	4b23      	ldr	r3, [pc, #140]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be0:	7979      	ldrb	r1, [r7, #5]
 8000be2:	7bfa      	ldrb	r2, [r7, #15]
 8000be4:	0092      	lsls	r2, r2, #2
 8000be6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bea:	4611      	mov	r1, r2
 8000bec:	4a1f      	ldr	r2, [pc, #124]	; (8000c6c <MGPIO_voidSetAlternativeFunction+0x2c4>)
 8000bee:	430b      	orrs	r3, r1
 8000bf0:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000bf2:	e02f      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTE:{
				GPIOE->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf8:	7bfa      	ldrb	r2, [r7, #15]
 8000bfa:	0092      	lsls	r2, r2, #2
 8000bfc:	210f      	movs	r1, #15
 8000bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8000c02:	43d2      	mvns	r2, r2
 8000c04:	4611      	mov	r1, r2
 8000c06:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000c08:	400b      	ands	r3, r1
 8000c0a:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOE->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000c0c:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c10:	7979      	ldrb	r1, [r7, #5]
 8000c12:	7bfa      	ldrb	r2, [r7, #15]
 8000c14:	0092      	lsls	r2, r2, #2
 8000c16:	fa01 f202 	lsl.w	r2, r1, r2
 8000c1a:	4611      	mov	r1, r2
 8000c1c:	4a14      	ldr	r2, [pc, #80]	; (8000c70 <MGPIO_voidSetAlternativeFunction+0x2c8>)
 8000c1e:	430b      	orrs	r3, r1
 8000c20:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000c22:	e017      	b.n	8000c54 <MGPIO_voidSetAlternativeFunction+0x2ac>
			}
			case GPIO_PORTH:{
				GPIOH->AFRH &= ~(CLEAR_ALTERNATIVE_FUNCTION << (local_u8DummyPin*4));
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c28:	7bfa      	ldrb	r2, [r7, #15]
 8000c2a:	0092      	lsls	r2, r2, #2
 8000c2c:	210f      	movs	r1, #15
 8000c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c32:	43d2      	mvns	r2, r2
 8000c34:	4611      	mov	r1, r2
 8000c36:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000c38:	400b      	ands	r3, r1
 8000c3a:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOH->AFRH |= (copy_u8AltFunction << local_u8DummyPin*4);
 8000c3c:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c40:	7979      	ldrb	r1, [r7, #5]
 8000c42:	7bfa      	ldrb	r2, [r7, #15]
 8000c44:	0092      	lsls	r2, r2, #2
 8000c46:	fa01 f202 	lsl.w	r2, r1, r2
 8000c4a:	4611      	mov	r1, r2
 8000c4c:	4a09      	ldr	r2, [pc, #36]	; (8000c74 <MGPIO_voidSetAlternativeFunction+0x2cc>)
 8000c4e:	430b      	orrs	r3, r1
 8000c50:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8000c52:	bf00      	nop
			}
	}
}

}
 8000c54:	bf00      	nop
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	40020000 	.word	0x40020000
 8000c64:	40020400 	.word	0x40020400
 8000c68:	40020800 	.word	0x40020800
 8000c6c:	40020c00 	.word	0x40020c00
 8000c70:	40021000 	.word	0x40021000
 8000c74:	40021c00 	.word	0x40021c00

08000c78 <MNVIC_EnableIRQ>:
#include"MNVIC_private.h"
#include"MNVIC_config.h"
#include"MNVIC.interface.h"


void MNVIC_EnableIRQ(NVIC_IRQN IRQn){
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	71fb      	strb	r3, [r7, #7]
	if((u32)IRQn >= 0) {
		SET_BIT(NVIC->ISER[(u32)IRQn>>5] , ((u32)IRQn & 0x1FUL));
 8000c82:	4a0d      	ldr	r2, [pc, #52]	; (8000cb8 <MNVIC_EnableIRQ+0x40>)
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	095b      	lsrs	r3, r3, #5
 8000c8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	f003 031f 	and.w	r3, r3, #31
 8000c94:	2101      	movs	r1, #1
 8000c96:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	4906      	ldr	r1, [pc, #24]	; (8000cb8 <MNVIC_EnableIRQ+0x40>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	095b      	lsrs	r3, r3, #5
 8000ca4:	4302      	orrs	r2, r0
 8000ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000e100 	.word	0xe000e100

08000cbc <MRCC_voidInit>:
#include"MRRC_private.h"
#include"MRRC_config.h"
#include"MRRC_interface.h"


void MRCC_voidInit(u8 copy_u8ClockSource){
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
	switch(copy_u8ClockSource){
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	2b02      	cmp	r3, #2
 8000cca:	d062      	beq.n	8000d92 <MRCC_voidInit+0xd6>
 8000ccc:	2b02      	cmp	r3, #2
 8000cce:	f300 80a2 	bgt.w	8000e16 <MRCC_voidInit+0x15a>
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d033      	beq.n	8000d3e <MRCC_voidInit+0x82>
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	f040 809d 	bne.w	8000e16 <MRCC_voidInit+0x15a>
		case MRCC_HSE:{
			/*ENABLE HSE as a clock source*/
			SET_BIT(RCC->CR , HSEON);
 8000cdc:	4b51      	ldr	r3, [pc, #324]	; (8000e24 <MRCC_voidInit+0x168>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a50      	ldr	r2, [pc, #320]	; (8000e24 <MRCC_voidInit+0x168>)
 8000ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ce6:	6013      	str	r3, [r2, #0]
			while(!(GET_BIT(RCC->CR, HSERDY)));
 8000ce8:	bf00      	nop
 8000cea:	4b4e      	ldr	r3, [pc, #312]	; (8000e24 <MRCC_voidInit+0x168>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	0c5b      	lsrs	r3, r3, #17
 8000cf0:	f003 0301 	and.w	r3, r3, #1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d0f8      	beq.n	8000cea <MRCC_voidInit+0x2e>
			switch(HSE_MODE){
				case HSE_CRYSTAL :   CLR_BIT(RCC->CR , HSEBYP);   break;
				case HSE_RC :   SET_BIT(RCC->CR , HSEBYP);   break;
 8000cf8:	4b4a      	ldr	r3, [pc, #296]	; (8000e24 <MRCC_voidInit+0x168>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a49      	ldr	r2, [pc, #292]	; (8000e24 <MRCC_voidInit+0x168>)
 8000cfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	bf00      	nop
				}
			 /*Input System Clock*/
			 SET_BIT(RCC->CFGR , SW0);
 8000d06:	4b47      	ldr	r3, [pc, #284]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	4a46      	ldr	r2, [pc, #280]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6093      	str	r3, [r2, #8]
			 CLR_BIT(RCC->CFGR , SW1);
 8000d12:	4b44      	ldr	r3, [pc, #272]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	4a43      	ldr	r2, [pc, #268]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d18:	f023 0302 	bic.w	r3, r3, #2
 8000d1c:	6093      	str	r3, [r2, #8]
			 while(!((GET_BIT(RCC->CFGR , SWS2) == 1)) && (GET_BIT(RCC->CFGR , SWS3) == 0 ));
 8000d1e:	bf00      	nop
 8000d20:	4b40      	ldr	r3, [pc, #256]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	089b      	lsrs	r3, r3, #2
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d070      	beq.n	8000e10 <MRCC_voidInit+0x154>
 8000d2e:	4b3d      	ldr	r3, [pc, #244]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	08db      	lsrs	r3, r3, #3
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d0f1      	beq.n	8000d20 <MRCC_voidInit+0x64>
			}
			break;
 8000d3c:	e068      	b.n	8000e10 <MRCC_voidInit+0x154>

		case MRCC_HSI:{
			/*ENABLE HSI as a clock source*/
			SET_BIT(RCC->CR , HSION);
 8000d3e:	4b39      	ldr	r3, [pc, #228]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a38      	ldr	r2, [pc, #224]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6013      	str	r3, [r2, #0]
			while(!(GET_BIT(RCC->CR , HSIRDY)));
 8000d4a:	bf00      	nop
 8000d4c:	4b35      	ldr	r3, [pc, #212]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	085b      	lsrs	r3, r3, #1
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d0f8      	beq.n	8000d4c <MRCC_voidInit+0x90>
			/*Input System Clock*/
			CLR_BIT(RCC->CFGR , SW0);
 8000d5a:	4b32      	ldr	r3, [pc, #200]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	4a31      	ldr	r2, [pc, #196]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d60:	f023 0301 	bic.w	r3, r3, #1
 8000d64:	6093      	str	r3, [r2, #8]
			CLR_BIT(RCC->CFGR , SW1);
 8000d66:	4b2f      	ldr	r3, [pc, #188]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	4a2e      	ldr	r2, [pc, #184]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d6c:	f023 0302 	bic.w	r3, r3, #2
 8000d70:	6093      	str	r3, [r2, #8]
			while(!((GET_BIT(RCC->CFGR , SWS2) == 0)) && (GET_BIT(RCC->CFGR , SWS3) == 0 ));
 8000d72:	bf00      	nop
 8000d74:	4b2b      	ldr	r3, [pc, #172]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d048      	beq.n	8000e14 <MRCC_voidInit+0x158>
 8000d82:	4b28      	ldr	r3, [pc, #160]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	08db      	lsrs	r3, r3, #3
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0f1      	beq.n	8000d74 <MRCC_voidInit+0xb8>
			break;
 8000d90:	e040      	b.n	8000e14 <MRCC_voidInit+0x158>
		  }
		case MRCC_PLL:{
			switch(PLL_MODE){
				case PLL_HSI_MODE:{
					/*Enable HSI*/
					SET_BIT(RCC->CR , HSION);
 8000d92:	4b24      	ldr	r3, [pc, #144]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a23      	ldr	r2, [pc, #140]	; (8000e24 <MRCC_voidInit+0x168>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6013      	str	r3, [r2, #0]
					while(!(GET_BIT(RCC->CR , HSIRDY)));
 8000d9e:	bf00      	nop
 8000da0:	4b20      	ldr	r3, [pc, #128]	; (8000e24 <MRCC_voidInit+0x168>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	085b      	lsrs	r3, r3, #1
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d0f8      	beq.n	8000da0 <MRCC_voidInit+0xe4>
					/*Enable PLL*/
					SET_BIT(RCC->CR , PLLON);
 8000dae:	4b1d      	ldr	r3, [pc, #116]	; (8000e24 <MRCC_voidInit+0x168>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a1c      	ldr	r2, [pc, #112]	; (8000e24 <MRCC_voidInit+0x168>)
 8000db4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000db8:	6013      	str	r3, [r2, #0]
					while(!(GET_BIT(RCC->CR , PLLRDY)));
 8000dba:	bf00      	nop
 8000dbc:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <MRCC_voidInit+0x168>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	0e5b      	lsrs	r3, r3, #25
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0f8      	beq.n	8000dbc <MRCC_voidInit+0x100>
					/*CHOOSE HSI IN PLL*/
					CLR_BIT(RCC->PLLCFGR , PLLSRC);
 8000dca:	4b16      	ldr	r3, [pc, #88]	; (8000e24 <MRCC_voidInit+0x168>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	4a15      	ldr	r2, [pc, #84]	; (8000e24 <MRCC_voidInit+0x168>)
 8000dd0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000dd4:	6053      	str	r3, [r2, #4]
					/*Input System Clock*/
					CLR_BIT(RCC->CFGR , SW0);
 8000dd6:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <MRCC_voidInit+0x168>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	4a12      	ldr	r2, [pc, #72]	; (8000e24 <MRCC_voidInit+0x168>)
 8000ddc:	f023 0301 	bic.w	r3, r3, #1
 8000de0:	6093      	str	r3, [r2, #8]
					SET_BIT(RCC->CFGR , SW1);
 8000de2:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <MRCC_voidInit+0x168>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	4a0f      	ldr	r2, [pc, #60]	; (8000e24 <MRCC_voidInit+0x168>)
 8000de8:	f043 0302 	orr.w	r3, r3, #2
 8000dec:	6093      	str	r3, [r2, #8]
					while(!((GET_BIT(RCC->CFGR , SWS2) == 0)) && (GET_BIT(RCC->CFGR , SWS3) == 1 ));
 8000dee:	bf00      	nop
 8000df0:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <MRCC_voidInit+0x168>)
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	089b      	lsrs	r3, r3, #2
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d006      	beq.n	8000e0c <MRCC_voidInit+0x150>
 8000dfe:	4b09      	ldr	r3, [pc, #36]	; (8000e24 <MRCC_voidInit+0x168>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d0f1      	beq.n	8000df0 <MRCC_voidInit+0x134>
					break;
 8000e0c:	bf00      	nop
					SET_BIT(RCC->CFGR , SW1);
					while(!((GET_BIT(RCC->CFGR , SWS2) == 0)) && (GET_BIT(RCC->CFGR , SWS3) == 1 ));
					break;
				}
			}
			break;
 8000e0e:	e002      	b.n	8000e16 <MRCC_voidInit+0x15a>
			break;
 8000e10:	bf00      	nop
 8000e12:	e000      	b.n	8000e16 <MRCC_voidInit+0x15a>
			break;
 8000e14:	bf00      	nop
		 }
		}
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800

08000e28 <MRCC_voidEnablePeripheral>:

void MRCC_voidSecurityOff(void){
	CLR_BIT(RCC->CR , CSSON);
}

void MRCC_voidEnablePeripheral(u8 copy_u8BusName , u8 copy_u8Peripheral){
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
	switch(copy_u8BusName){
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	2b03      	cmp	r3, #3
 8000e3e:	d837      	bhi.n	8000eb0 <MRCC_voidEnablePeripheral+0x88>
 8000e40:	a201      	add	r2, pc, #4	; (adr r2, 8000e48 <MRCC_voidEnablePeripheral+0x20>)
 8000e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e46:	bf00      	nop
 8000e48:	08000e59 	.word	0x08000e59
 8000e4c:	08000e6f 	.word	0x08000e6f
 8000e50:	08000e85 	.word	0x08000e85
 8000e54:	08000e9b 	.word	0x08000e9b
		case AHB1ENR_BUS:   SET_BIT(RCC->AHB1ENR , copy_u8Peripheral);   break;
 8000e58:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5c:	79ba      	ldrb	r2, [r7, #6]
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fa01 f202 	lsl.w	r2, r1, r2
 8000e64:	4611      	mov	r1, r2
 8000e66:	4a15      	ldr	r2, [pc, #84]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6c:	e020      	b.n	8000eb0 <MRCC_voidEnablePeripheral+0x88>
		case AHB2ENR_BUS:   SET_BIT(RCC->AHB2ENR , copy_u8Peripheral);   break;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e72:	79ba      	ldrb	r2, [r7, #6]
 8000e74:	2101      	movs	r1, #1
 8000e76:	fa01 f202 	lsl.w	r2, r1, r2
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	4a0f      	ldr	r2, [pc, #60]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e7e:	430b      	orrs	r3, r1
 8000e80:	6353      	str	r3, [r2, #52]	; 0x34
 8000e82:	e015      	b.n	8000eb0 <MRCC_voidEnablePeripheral+0x88>
		case APB1ENR_BUS:   SET_BIT(RCC->APB1ENR , copy_u8Peripheral);   break;
 8000e84:	4b0d      	ldr	r3, [pc, #52]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	79ba      	ldrb	r2, [r7, #6]
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e90:	4611      	mov	r1, r2
 8000e92:	4a0a      	ldr	r2, [pc, #40]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e94:	430b      	orrs	r3, r1
 8000e96:	6413      	str	r3, [r2, #64]	; 0x40
 8000e98:	e00a      	b.n	8000eb0 <MRCC_voidEnablePeripheral+0x88>
		case APB2ENR_BUS:   SET_BIT(RCC->APB2ENR , copy_u8Peripheral);   break;
 8000e9a:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9e:	79ba      	ldrb	r2, [r7, #6]
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <MRCC_voidEnablePeripheral+0x94>)
 8000eaa:	430b      	orrs	r3, r1
 8000eac:	6453      	str	r3, [r2, #68]	; 0x44
 8000eae:	bf00      	nop
	}
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	40023800 	.word	0x40023800

08000ec0 <MSPI_vSlaveInit>:
	case MASTER_3: MSPI3_privateMasterInit(); break;
	case MASTER_4: MSPI4_privateMasterInit(); break;
	}
}

void MSPI_vSlaveInit(u8 copy_u8SlaveNumber){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
	switch(copy_u8SlaveNumber){
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d816      	bhi.n	8000f00 <MSPI_vSlaveInit+0x40>
 8000ed2:	a201      	add	r2, pc, #4	; (adr r2, 8000ed8 <MSPI_vSlaveInit+0x18>)
 8000ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed8:	08000ee9 	.word	0x08000ee9
 8000edc:	08000eef 	.word	0x08000eef
 8000ee0:	08000ef5 	.word	0x08000ef5
 8000ee4:	08000efb 	.word	0x08000efb
	case SLAVE_1: MSPI1_privateSlaveInit(); break;
 8000ee8:	f000 f872 	bl	8000fd0 <MSPI1_privateSlaveInit>
 8000eec:	e008      	b.n	8000f00 <MSPI_vSlaveInit+0x40>
	case SLAVE_2: MSPI2_privateSlaveInit(); break;
 8000eee:	f000 f89d 	bl	800102c <MSPI2_privateSlaveInit>
 8000ef2:	e005      	b.n	8000f00 <MSPI_vSlaveInit+0x40>
	case SLAVE_3: MSPI3_privateSlaveInit(); break;
 8000ef4:	f000 f8c8 	bl	8001088 <MSPI3_privateSlaveInit>
 8000ef8:	e002      	b.n	8000f00 <MSPI_vSlaveInit+0x40>
	case SLAVE_4: MSPI4_privateSlaveInit(); break;
 8000efa:	f000 f8f3 	bl	80010e4 <MSPI4_privateSlaveInit>
 8000efe:	bf00      	nop
	}
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <MSPI1_u16Transeive>:

u16 MSPI1_u16Transeive(u16 A_u16Data){
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	80fb      	strh	r3, [r7, #6]
	SPI1->DR = A_u16Data;
 8000f12:	4a0a      	ldr	r2, [pc, #40]	; (8000f3c <MSPI1_u16Transeive+0x34>)
 8000f14:	88fb      	ldrh	r3, [r7, #6]
 8000f16:	60d3      	str	r3, [r2, #12]
	while(!(GET_BIT(SPI1->SR , BSY)));
 8000f18:	bf00      	nop
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <MSPI1_u16Transeive+0x34>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	09db      	lsrs	r3, r3, #7
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d0f8      	beq.n	8000f1a <MSPI1_u16Transeive+0x12>
	return SPI1->DR;
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <MSPI1_u16Transeive+0x34>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	b29b      	uxth	r3, r3
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40013000 	.word	0x40013000

08000f40 <SPI1_IRQHandler>:
	case SPI4_INTERRUPT :  SET_BIT(SPI4->CR2 , RXNEIE);  break;
	}
}


void SPI1_IRQHandler(void){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	if(MSPI_PF != NULL){
		MSPI_PF[0]();
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <SPI1_IRQHandler+0x1c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4798      	blx	r3
		CLR_BIT(SPI1->CR2 , RXNEIE);
 8000f4a:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <SPI1_IRQHandler+0x20>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <SPI1_IRQHandler+0x20>)
 8000f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f54:	6053      	str	r3, [r2, #4]
	}
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000060 	.word	0x20000060
 8000f60:	40013000 	.word	0x40013000

08000f64 <SPI2_IRQHandler>:


void SPI2_IRQHandler(void){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	if(MSPI_PF != NULL){
		MSPI_PF[1]();
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <SPI2_IRQHandler+0x1c>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	4798      	blx	r3
		CLR_BIT(SPI2->CR2 , RXNEIE);
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <SPI2_IRQHandler+0x20>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	4a04      	ldr	r2, [pc, #16]	; (8000f84 <SPI2_IRQHandler+0x20>)
 8000f74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f78:	6053      	str	r3, [r2, #4]
	}
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000060 	.word	0x20000060
 8000f84:	40003800 	.word	0x40003800

08000f88 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	if(MSPI_PF != NULL){
		MSPI_PF[2]();
 8000f8c:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <SPI3_IRQHandler+0x1c>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4798      	blx	r3
		CLR_BIT(SPI3->CR2 , RXNEIE);
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <SPI3_IRQHandler+0x20>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <SPI3_IRQHandler+0x20>)
 8000f98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f9c:	6053      	str	r3, [r2, #4]
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000060 	.word	0x20000060
 8000fa8:	40003c00 	.word	0x40003c00

08000fac <SPI4_IRQHandler>:


void SPI4_IRQHandler(void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	if(MSPI_PF != NULL){
		MSPI_PF[3]();
 8000fb0:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <SPI4_IRQHandler+0x1c>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	4798      	blx	r3
		CLR_BIT(SPI3->CR2 , RXNEIE);
 8000fb6:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <SPI4_IRQHandler+0x20>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	4a04      	ldr	r2, [pc, #16]	; (8000fcc <SPI4_IRQHandler+0x20>)
 8000fbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fc0:	6053      	str	r3, [r2, #4]
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000060 	.word	0x20000060
 8000fcc:	40003c00 	.word	0x40003c00

08000fd0 <MSPI1_privateSlaveInit>:
	/*enable spi*/
	SET_BIT(SPI4->CR1 , SPE);
}


static void MSPI1_privateSlaveInit(void){
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

	/*select slave*/
	CLR_BIT(SPI1->CR1 , MSTR);
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a13      	ldr	r2, [pc, #76]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000fda:	f023 0304 	bic.w	r3, r3, #4
 8000fde:	6013      	str	r3, [r2, #0]

#if(SPI1_CLOCK_PHASE == SPI1_FIRST_CLOCK_FIRST_DATA)
	CLR_BIT(SPI1->CR1 , CPHA);
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a10      	ldr	r2, [pc, #64]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000fe6:	f023 0301 	bic.w	r3, r3, #1
 8000fea:	6013      	str	r3, [r2, #0]
#elif(SPI1_CLOCK_PHASE == SPI1_SECOND_CLOCK_FIRST_DATA)
	SET_BIT(SPI1->CR1 , CPHA);
#endif

#if(SPI1_CLOCK_POLARITY == SPI1_CLK_ZERO_IDLE)
	CLR_BIT(SPI1->CR1 , CPOL);
 8000fec:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000ff2:	f023 0302 	bic.w	r3, r3, #2
 8000ff6:	6013      	str	r3, [r2, #0]
#endif



#if(SPI1_START_DATA_POSITION == SPI1_MSB)
	CLR_BIT(SPI1->CR1 , LSBFIRST);
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8000ffe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001002:	6013      	str	r3, [r2, #0]
	SET_BIT(SPI1->CR1 , LSBFIRST);
#endif


#if(SPI1_FRAME_FORMAT == SPI1_BITS_8)
	CLR_BIT(SPI1->CR1 , DFF);
 8001004:	4b08      	ldr	r3, [pc, #32]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a07      	ldr	r2, [pc, #28]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 800100a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800100e:	6013      	str	r3, [r2, #0]
#elif(SPI1_FRAME_FORMAT == SPI1_BITS_16)
	SET_BIT(SPI1->CR1 , DFF);
#endif

	/*enable spi*/
	SET_BIT(SPI1->CR1 , SPE);
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a04      	ldr	r2, [pc, #16]	; (8001028 <MSPI1_privateSlaveInit+0x58>)
 8001016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800101a:	6013      	str	r3, [r2, #0]
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40013000 	.word	0x40013000

0800102c <MSPI2_privateSlaveInit>:

static void MSPI2_privateSlaveInit(void){
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
	/*select slave*/
	CLR_BIT(SPI2->CR1 , MSTR);
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a13      	ldr	r2, [pc, #76]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6013      	str	r3, [r2, #0]

#if(SPI2_CLOCK_PHASE == SPI2_FIRST_CLOCK_FIRST_DATA)
	CLR_BIT(SPI2->CR1 , CPHA);
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a10      	ldr	r2, [pc, #64]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001042:	f023 0301 	bic.w	r3, r3, #1
 8001046:	6013      	str	r3, [r2, #0]
#elif(SPI2_CLOCK_PHASE == SPI2_SECOND_CLOCK_FIRST_DATA)
	SET_BIT(SPI2->CR1 , CPHA);
#endif

#if(SPI2_CLOCK_POLARITY == SPI2_CLK_ZERO_IDLE)
	CLR_BIT(SPI2->CR1 , CPOL);
 8001048:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0d      	ldr	r2, [pc, #52]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 800104e:	f023 0302 	bic.w	r3, r3, #2
 8001052:	6013      	str	r3, [r2, #0]
#endif



#if(SPI2_START_DATA_POSITION == SPI2_MSB)
	CLR_BIT(SPI2->CR1 , LSBFIRST);
 8001054:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a0a      	ldr	r2, [pc, #40]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 800105a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800105e:	6013      	str	r3, [r2, #0]
	SET_BIT(SPI2->CR1 , LSBFIRST);
#endif


#if(SPI2_FRAME_FORMAT == SPI2_BITS_8)
	CLR_BIT(SPI2->CR1 , DFF);
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a07      	ldr	r2, [pc, #28]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800106a:	6013      	str	r3, [r2, #0]
#elif(SPI2_FRAME_FORMAT == SPI2_BITS_16)
	SET_BIT(SPI2->CR1 , DFF);
#endif

	/*enable spi*/
	SET_BIT(SPI2->CR1 , SPE);
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a04      	ldr	r2, [pc, #16]	; (8001084 <MSPI2_privateSlaveInit+0x58>)
 8001072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001076:	6013      	str	r3, [r2, #0]
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40003800 	.word	0x40003800

08001088 <MSPI3_privateSlaveInit>:

static void MSPI3_privateSlaveInit(void){
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
	/*select slave*/
	CLR_BIT(SPI3->CR1 , MSTR);
 800108c:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a13      	ldr	r2, [pc, #76]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 8001092:	f023 0304 	bic.w	r3, r3, #4
 8001096:	6013      	str	r3, [r2, #0]

#if(SPI3_CLOCK_PHASE == SPI3_FIRST_CLOCK_FIRST_DATA)
	CLR_BIT(SPI3->CR1 , CPHA);
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a10      	ldr	r2, [pc, #64]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 800109e:	f023 0301 	bic.w	r3, r3, #1
 80010a2:	6013      	str	r3, [r2, #0]
#elif(SPI3_CLOCK_PHASE == SPI3_SECOND_CLOCK_FIRST_DATA)
	SET_BIT(SPI3->CR1 , CPHA);
#endif

#if(SPI3_CLOCK_POLARITY == SPI3_CLK_ZERO_IDLE)
	CLR_BIT(SPI3->CR1 , CPOL);
 80010a4:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010aa:	f023 0302 	bic.w	r3, r3, #2
 80010ae:	6013      	str	r3, [r2, #0]
#endif



#if(SPI3_START_DATA_POSITION == SPI3_MSB)
	CLR_BIT(SPI3->CR1 , LSBFIRST);
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ba:	6013      	str	r3, [r2, #0]
	SET_BIT(SPI3->CR1 , LSBFIRST);
#endif


#if(SPI3_FRAME_FORMAT == SPI3_BITS_8)
	CLR_BIT(SPI3->CR1 , DFF);
 80010bc:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a07      	ldr	r2, [pc, #28]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010c6:	6013      	str	r3, [r2, #0]
#elif(SPI3_FRAME_FORMAT == SPI3_BITS_16)
	SET_BIT(SPI3->CR1 , DFF);
#endif

	/*enable spi*/
	SET_BIT(SPI3->CR1 , SPE);
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a04      	ldr	r2, [pc, #16]	; (80010e0 <MSPI3_privateSlaveInit+0x58>)
 80010ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010d2:	6013      	str	r3, [r2, #0]
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40003c00 	.word	0x40003c00

080010e4 <MSPI4_privateSlaveInit>:

static void MSPI4_privateSlaveInit(void){
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	/*select slave*/
	CLR_BIT(SPI4->CR1 , MSTR);
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a13      	ldr	r2, [pc, #76]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 80010ee:	f023 0304 	bic.w	r3, r3, #4
 80010f2:	6013      	str	r3, [r2, #0]

#if(SPI4_CLOCK_PHASE == SPI4_FIRST_CLOCK_FIRST_DATA)
	CLR_BIT(SPI4->CR1 , CPHA);
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a10      	ldr	r2, [pc, #64]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6013      	str	r3, [r2, #0]
#elif(SPI4_CLOCK_PHASE == SPI4_SECOND_CLOCK_FIRST_DATA)
	SET_BIT(SPI4->CR1 , CPHA);
#endif

#if(SPI4_CLOCK_POLARITY == SPI4_CLK_ZERO_IDLE)
	CLR_BIT(SPI4->CR1 , CPOL);
 8001100:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	6013      	str	r3, [r2, #0]
#endif



#if(SPI4_START_DATA_POSITION == SPI4_MSB)
	CLR_BIT(SPI4->CR1 , LSBFIRST);
 800110c:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0a      	ldr	r2, [pc, #40]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 8001112:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001116:	6013      	str	r3, [r2, #0]
	SET_BIT(SPI4->CR1 , LSBFIRST);
#endif


#if(SPI4_FRAME_FORMAT == SPI4_BITS_8)
	CLR_BIT(SPI4->CR1 , DFF);
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a07      	ldr	r2, [pc, #28]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 800111e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001122:	6013      	str	r3, [r2, #0]
#elif(SPI4_FRAME_FORMAT == SPI4_BITS_16)
	SET_BIT(SPI4->CR1 , DFF);
#endif

	/*enable spi*/
	SET_BIT(SPI4->CR1 , SPE);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <MSPI4_privateSlaveInit+0x58>)
 800112a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40013400 	.word	0x40013400

08001140 <interrupt_func>:
#define GREEN_LED            2
#define SWITCH               1

u8 global_checkDoor = 0;

void interrupt_func(void){
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	static u8 flag = 0;
	if(flag == 0){
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <interrupt_func+0x38>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d106      	bne.n	800115a <interrupt_func+0x1a>
	flag = 1;
 800114c:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <interrupt_func+0x38>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
	global_checkDoor = 1;
 8001152:	4b0a      	ldr	r3, [pc, #40]	; (800117c <interrupt_func+0x3c>)
 8001154:	2201      	movs	r2, #1
 8001156:	701a      	strb	r2, [r3, #0]
	}else if(flag == 1){
		flag = 0;
		global_checkDoor = 0;
	}
}
 8001158:	e009      	b.n	800116e <interrupt_func+0x2e>
	}else if(flag == 1){
 800115a:	4b07      	ldr	r3, [pc, #28]	; (8001178 <interrupt_func+0x38>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d105      	bne.n	800116e <interrupt_func+0x2e>
		flag = 0;
 8001162:	4b05      	ldr	r3, [pc, #20]	; (8001178 <interrupt_func+0x38>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
		global_checkDoor = 0;
 8001168:	4b04      	ldr	r3, [pc, #16]	; (800117c <interrupt_func+0x3c>)
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	20000071 	.word	0x20000071
 800117c:	20000070 	.word	0x20000070

08001180 <main>:

int main(void){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0

	u8 spiReciever;
	/*init RCC and config*/

	MRCC_voidInit(MRCC_HSI);
 8001186:	2000      	movs	r0, #0
 8001188:	f7ff fd98 	bl	8000cbc <MRCC_voidInit>
	MRCC_voidEnablePeripheral(AHB1ENR_BUS, GPIOAEN);
 800118c:	2100      	movs	r1, #0
 800118e:	2001      	movs	r0, #1
 8001190:	f7ff fe4a 	bl	8000e28 <MRCC_voidEnablePeripheral>
	MRCC_voidEnablePeripheral(APB2ENR_BUS, SPI1EN);
 8001194:	210c      	movs	r1, #12
 8001196:	2004      	movs	r0, #4
 8001198:	f7ff fe46 	bl	8000e28 <MRCC_voidEnablePeripheral>
	MRCC_voidEnablePeripheral(APB2ENR_BUS, SYSCFGEN);
 800119c:	210e      	movs	r1, #14
 800119e:	2004      	movs	r0, #4
 80011a0:	f7ff fe42 	bl	8000e28 <MRCC_voidEnablePeripheral>
	/*set alternative functions*/

	MGPIO_voidSetPinMode(GPIO_PORTA, 6, GPIO_MODE_ALT_FUNC);
 80011a4:	220a      	movs	r2, #10
 80011a6:	2106      	movs	r1, #6
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7ff fa1d 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetPinMode(GPIO_PORTA, 7, GPIO_MODE_ALT_FUNC);
 80011ae:	220a      	movs	r2, #10
 80011b0:	2107      	movs	r1, #7
 80011b2:	2000      	movs	r0, #0
 80011b4:	f7ff fa18 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetPinMode(GPIO_PORTA, 4, GPIO_MODE_ALT_FUNC);
 80011b8:	220a      	movs	r2, #10
 80011ba:	2104      	movs	r1, #4
 80011bc:	2000      	movs	r0, #0
 80011be:	f7ff fa13 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetPinMode(GPIO_PORTA, 5, GPIO_MODE_ALT_FUNC);
 80011c2:	220a      	movs	r2, #10
 80011c4:	2105      	movs	r1, #5
 80011c6:	2000      	movs	r0, #0
 80011c8:	f7ff fa0e 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetAlternativeFunction(GPIO_PORTA, 6,5);
 80011cc:	2205      	movs	r2, #5
 80011ce:	2106      	movs	r1, #6
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff fbe9 	bl	80009a8 <MGPIO_voidSetAlternativeFunction>
	MGPIO_voidSetAlternativeFunction(GPIO_PORTA, 7,5);
 80011d6:	2205      	movs	r2, #5
 80011d8:	2107      	movs	r1, #7
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff fbe4 	bl	80009a8 <MGPIO_voidSetAlternativeFunction>
	MGPIO_voidSetAlternativeFunction(GPIO_PORTA, 4,5);
 80011e0:	2205      	movs	r2, #5
 80011e2:	2104      	movs	r1, #4
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fbdf 	bl	80009a8 <MGPIO_voidSetAlternativeFunction>
	MGPIO_voidSetAlternativeFunction(GPIO_PORTA, 5,5);
 80011ea:	2205      	movs	r2, #5
 80011ec:	2105      	movs	r1, #5
 80011ee:	2000      	movs	r0, #0
 80011f0:	f7ff fbda 	bl	80009a8 <MGPIO_voidSetAlternativeFunction>


	MGPIO_voidSetPinMode(GPIO_PORTA, RED_LED, GPIO_MODE_OUTPUT);  //for red LED (door is open)
 80011f4:	2201      	movs	r2, #1
 80011f6:	2100      	movs	r1, #0
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7ff f9f5 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetPinOutPutType(GPIO_PORTA, RED_LED, GPIO_PUSH_PULL);
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f7ff faae 	bl	8000764 <MGPIO_voidSetPinOutPutType>
	MGPIO_voidSetPinMode(GPIO_PORTA, GREEN_LED, GPIO_MODE_OUTPUT);  //for GREEN LED (door is closed)
 8001208:	2201      	movs	r2, #1
 800120a:	2102      	movs	r1, #2
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff f9eb 	bl	80005e8 <MGPIO_voidSetPinMode>
	MGPIO_voidSetPinOutPutType(GPIO_PORTA, GREEN_LED, GPIO_PUSH_PULL);
 8001212:	2200      	movs	r2, #0
 8001214:	2102      	movs	r1, #2
 8001216:	2000      	movs	r0, #0
 8001218:	f7ff faa4 	bl	8000764 <MGPIO_voidSetPinOutPutType>

	MGPIO_voidSetPinMode(GPIO_PORTA, SWITCH, GPIO_MODE_INPUT);  //for switch
 800121c:	2200      	movs	r2, #0
 800121e:	2101      	movs	r1, #1
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff f9e1 	bl	80005e8 <MGPIO_voidSetPinMode>

	/*init invic and interrupt*/
	MNVIC_EnableIRQ(EXTI1_IRQ);
 8001226:	2007      	movs	r0, #7
 8001228:	f7ff fd26 	bl	8000c78 <MNVIC_EnableIRQ>
	MEXTI_u8EXTISetCallBack(EXTI_LINE1, interrupt_func);
 800122c:	4925      	ldr	r1, [pc, #148]	; (80012c4 <main+0x144>)
 800122e:	2001      	movs	r0, #1
 8001230:	f7ff f94e 	bl	80004d0 <MEXTI_u8EXTISetCallBack>
	MEXTI_voidTriggerSelect(EXTI_LINE1, EXTI_FALLING_EDGE);
 8001234:	2102      	movs	r1, #2
 8001236:	2001      	movs	r0, #1
 8001238:	f7fe ffe4 	bl	8000204 <MEXTI_voidTriggerSelect>
	MEXTI_voidSetEXTIConfig(EXTI_LINE1, EXTI_PORTA);
 800123c:	2100      	movs	r1, #0
 800123e:	2001      	movs	r0, #1
 8001240:	f7ff f826 	bl	8000290 <MEXTI_voidSetEXTIConfig>


	/*INIT SPI*/
	MSPI_vSlaveInit(SLAVE_1);
 8001244:	2001      	movs	r0, #1
 8001246:	f7ff fe3b 	bl	8000ec0 <MSPI_vSlaveInit>


	while(1){
		MEXTI_voidEnableExternalInterrupt(EXTI_LINE1);
 800124a:	2001      	movs	r0, #1
 800124c:	f7fe ffc2 	bl	80001d4 <MEXTI_voidEnableExternalInterrupt>
		while(global_checkDoor == 0){
 8001250:	e016      	b.n	8001280 <main+0x100>
			spiReciever = MSPI1_u16Transeive(5);
 8001252:	2005      	movs	r0, #5
 8001254:	f7ff fe58 	bl	8000f08 <MSPI1_u16Transeive>
 8001258:	4603      	mov	r3, r0
 800125a:	71fb      	strb	r3, [r7, #7]
			if(spiReciever == 5){
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	2b05      	cmp	r3, #5
 8001260:	d104      	bne.n	800126c <main+0xec>
				MGPIO_voidSetPinValue(0, RED_LED, 1);
 8001262:	2201      	movs	r2, #1
 8001264:	2100      	movs	r1, #0
 8001266:	2000      	movs	r0, #0
 8001268:	f7ff faec 	bl	8000844 <MGPIO_voidSetPinValue>
			}
			if(global_checkDoor == 1){
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <main+0x148>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d105      	bne.n	8001280 <main+0x100>
				MGPIO_voidSetPinValue(0, RED_LED, 0);
 8001274:	2200      	movs	r2, #0
 8001276:	2100      	movs	r1, #0
 8001278:	2000      	movs	r0, #0
 800127a:	f7ff fae3 	bl	8000844 <MGPIO_voidSetPinValue>
				break;
 800127e:	e003      	b.n	8001288 <main+0x108>
		while(global_checkDoor == 0){
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <main+0x148>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0e4      	beq.n	8001252 <main+0xd2>
			}
		}
		while(global_checkDoor == 1){
 8001288:	e016      	b.n	80012b8 <main+0x138>
			spiReciever = MSPI1_u16Transeive(5);
 800128a:	2005      	movs	r0, #5
 800128c:	f7ff fe3c 	bl	8000f08 <MSPI1_u16Transeive>
 8001290:	4603      	mov	r3, r0
 8001292:	71fb      	strb	r3, [r7, #7]
			if(spiReciever == 5){
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b05      	cmp	r3, #5
 8001298:	d104      	bne.n	80012a4 <main+0x124>
				MGPIO_voidSetPinValue(0, GREEN_LED, 1);
 800129a:	2201      	movs	r2, #1
 800129c:	2102      	movs	r1, #2
 800129e:	2000      	movs	r0, #0
 80012a0:	f7ff fad0 	bl	8000844 <MGPIO_voidSetPinValue>
			}
			if(global_checkDoor == 0){
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <main+0x148>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d105      	bne.n	80012b8 <main+0x138>
				MGPIO_voidSetPinValue(0, GREEN_LED, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2102      	movs	r1, #2
 80012b0:	2000      	movs	r0, #0
 80012b2:	f7ff fac7 	bl	8000844 <MGPIO_voidSetPinValue>
				break;
 80012b6:	e003      	b.n	80012c0 <main+0x140>
		while(global_checkDoor == 1){
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <main+0x148>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d0e4      	beq.n	800128a <main+0x10a>
		MEXTI_voidEnableExternalInterrupt(EXTI_LINE1);
 80012c0:	e7c3      	b.n	800124a <main+0xca>
 80012c2:	bf00      	nop
 80012c4:	08001141 	.word	0x08001141
 80012c8:	20000070 	.word	0x20000070

080012cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <NMI_Handler+0x4>

080012d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d6:	e7fe      	b.n	80012d6 <HardFault_Handler+0x4>

080012d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <MemManage_Handler+0x4>

080012de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e2:	e7fe      	b.n	80012e2 <BusFault_Handler+0x4>

080012e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <UsageFault_Handler+0x4>

080012ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001318:	f000 f83e 	bl	8001398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <SystemInit+0x20>)
 8001326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800132a:	4a05      	ldr	r2, [pc, #20]	; (8001340 <SystemInit+0x20>)
 800132c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001330:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001344:	f8df d034 	ldr.w	sp, [pc, #52]	; 800137c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001348:	480d      	ldr	r0, [pc, #52]	; (8001380 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800134a:	490e      	ldr	r1, [pc, #56]	; (8001384 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0b      	ldr	r2, [pc, #44]	; (800138c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001360:	4c0b      	ldr	r4, [pc, #44]	; (8001390 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800136e:	f7ff ffd7 	bl	8001320 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001372:	f000 f825 	bl	80013c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001376:	f7ff ff03 	bl	8001180 <main>
  bx  lr    
 800137a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800137c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001384:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001388:	08001428 	.word	0x08001428
  ldr r2, =_sbss
 800138c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001390:	20000078 	.word	0x20000078

08001394 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001394:	e7fe      	b.n	8001394 <ADC_IRQHandler>
	...

08001398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_IncTick+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_IncTick+0x24>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4a04      	ldr	r2, [pc, #16]	; (80013bc <HAL_IncTick+0x24>)
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000000 	.word	0x20000000
 80013bc:	20000074 	.word	0x20000074

080013c0 <__libc_init_array>:
 80013c0:	b570      	push	{r4, r5, r6, lr}
 80013c2:	4d0d      	ldr	r5, [pc, #52]	; (80013f8 <__libc_init_array+0x38>)
 80013c4:	4c0d      	ldr	r4, [pc, #52]	; (80013fc <__libc_init_array+0x3c>)
 80013c6:	1b64      	subs	r4, r4, r5
 80013c8:	10a4      	asrs	r4, r4, #2
 80013ca:	2600      	movs	r6, #0
 80013cc:	42a6      	cmp	r6, r4
 80013ce:	d109      	bne.n	80013e4 <__libc_init_array+0x24>
 80013d0:	4d0b      	ldr	r5, [pc, #44]	; (8001400 <__libc_init_array+0x40>)
 80013d2:	4c0c      	ldr	r4, [pc, #48]	; (8001404 <__libc_init_array+0x44>)
 80013d4:	f000 f818 	bl	8001408 <_init>
 80013d8:	1b64      	subs	r4, r4, r5
 80013da:	10a4      	asrs	r4, r4, #2
 80013dc:	2600      	movs	r6, #0
 80013de:	42a6      	cmp	r6, r4
 80013e0:	d105      	bne.n	80013ee <__libc_init_array+0x2e>
 80013e2:	bd70      	pop	{r4, r5, r6, pc}
 80013e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80013e8:	4798      	blx	r3
 80013ea:	3601      	adds	r6, #1
 80013ec:	e7ee      	b.n	80013cc <__libc_init_array+0xc>
 80013ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80013f2:	4798      	blx	r3
 80013f4:	3601      	adds	r6, #1
 80013f6:	e7f2      	b.n	80013de <__libc_init_array+0x1e>
 80013f8:	08001420 	.word	0x08001420
 80013fc:	08001420 	.word	0x08001420
 8001400:	08001420 	.word	0x08001420
 8001404:	08001424 	.word	0x08001424

08001408 <_init>:
 8001408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140a:	bf00      	nop
 800140c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800140e:	bc08      	pop	{r3}
 8001410:	469e      	mov	lr, r3
 8001412:	4770      	bx	lr

08001414 <_fini>:
 8001414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001416:	bf00      	nop
 8001418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141a:	bc08      	pop	{r3}
 800141c:	469e      	mov	lr, r3
 800141e:	4770      	bx	lr
