verilog work "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sources_1/imports/TEST_IO_BUF/test_io.v"
verilog work "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sim_1/imports/TEST_IO_BUF/test_io_tb.v"
verilog work /pkg/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
