###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Fri Mar 21 16:30:08 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[146]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[146] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.688
= Slack Time                   -0.888
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.242
     = Beginpoint Arrival Time       1.242
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.242 |    0.354 | 
     | psum_mem_instance | CLK ^ -> Q[146] ^ | sram_w16_160 | 0.444 |   1.686 |    0.798 | 
     |                   | out[146] ^        |              | 0.002 |   1.688 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[32]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[32] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.679
= Slack Time                   -0.879
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.242
     = Beginpoint Arrival Time       1.242
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   1.242 |    0.363 | 
     | psum_mem_instance | CLK ^ -> Q[32] ^ | sram_w16_160 | 0.434 |   1.676 |    0.797 | 
     |                   | out[32] ^        |              | 0.003 |   1.679 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[121]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[121] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.670
= Slack Time                   -0.870
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.242
     = Beginpoint Arrival Time       1.242
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.242 |    0.372 | 
     | psum_mem_instance | CLK ^ -> Q[121] ^ | sram_w16_160 | 0.426 |   1.668 |    0.798 | 
     |                   | out[121] ^        |              | 0.002 |   1.670 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[122]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[122] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.661
= Slack Time                   -0.861
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.242
     = Beginpoint Arrival Time       1.242
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.242 |    0.382 | 
     | psum_mem_instance | CLK ^ -> Q[122] ^ | sram_w16_160 | 0.417 |   1.659 |    0.798 | 
     |                   | out[122] ^        |              | 0.002 |   1.661 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[7]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[7] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.657
= Slack Time                   -0.857
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.242
     = Beginpoint Arrival Time       1.242
     +---------------------------------------------------------------------------------+ 
     |     Instance      |       Arc       |     Cell     | Delay | Arrival | Required | 
     |                   |                 |              |       |  Time   |   Time   | 
     |-------------------+-----------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^           |              |       |   1.242 |    0.386 | 
     | psum_mem_instance | CLK ^ -> Q[7] ^ | sram_w16_160 | 0.413 |   1.656 |    0.799 | 
     |                   | out[7] ^        |              | 0.001 |   1.657 |    0.800 | 
     +---------------------------------------------------------------------------------+ 

