[{"commit":{"message":"replace fclass with feq as performance optimization."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"01ec31c2eb3fe32af1ac7fb6d33d80baf604efc1"},{"commit":{"message":"clean code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"c732a3ffcc7710b59fa2b7a6960d1ad0683b2650"},{"commit":{"message":"Initial commit: float to float16"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a2b502552c945f06ee9bc9910778ab8c722da367"}]