# Hardware Related Books

* <http://www.vlsi-expert.com/p/recommended-book.html>

## Verilog
* [a_verilog_hdl_primer](https://github.com/gs1293/pdfs/blob/main/books/a_verilog_hdl_primer.pdf)
* [the_verilog_hardware_description_language](https://github.com/gs1293/pdfs/blob/main/books/the_verilog_hardware_description_language.pdf)
* [the_verilog_pli_handbook](https://github.com/gs1293/pdfs/blob/main/books/the_verilog_pli_handbook.pdf)
* [verilog_std_1364_2005](https://github.com/gs1293/pdfs/blob/main/books/verilog_std_1364_2005.pdf)
* [verilog_2001_new_features_of_the_verilog](https://github.com/gs1293/pdfs/blob/main/books/verilog_2001_new_features_of_the_verilog.pdf)
* [verilog_and_systemverilog_gotchas](https://github.com/gs1293/pdfs/blob/main/books/verilog_and_systemverilog_gotchas.pdf)
* [verilog_hdl_a_guide_to_digital_design_and_synthesis_1996](https://github.com/gs1293/pdfs/blob/main/books/verilog_hdl_a_guide_to_digital_design_and_synthesis.pdf)
* [verilog_hdl_a_guide_to_digital_design_and_synthesis_2003](https://github.com/gs1293/pdfs/blob/main/books/verilog_hdl_a_guide_to_digital_design_and_synthesis_2003.pdf)
* [verilog_hdl_synthesis](https://github.com/gs1293/pdfs/blob/main/books/verilog_hdl_synthesis.pdf)

## System Verilog
* [ieee_standard_for_systemverilog](https://github.com/gs1293/pdfs/blob/main/books/ieee_standard_for_systemverilog.pdf)
* [rtl_modeling_with_systemverilog](https://github.com/gs1293/pdfs/blob/main/books/rtl_modeling_with_systemverilog.pdf)
* [system_verilog_for_design](https://github.com/gs1293/pdfs/blob/main/books/system_verilog_for_design.pdf)
* [systemverilog_assertions_and_functional_coverage](https://github.com/gs1293/pdfs/blob/main/books/systemverilog_assertions_and_functional_coverage.pdf)
* [systemverilog_for_verification](https://github.com/gs1293/pdfs/blob/main/books/systemverilog_for_verification.pdf)

## UVM
* [the_uvm_primer](https://github.com/gs1293/pdfs/blob/main/books/the_uvm_primer.pdf)
* [a_practical_guide_to_adopting_uvm](https://github.com/gs1293/pdfs/blob/main/books/a_practical_guide_to_adopting_uvm.pdf)

## VLSI
* [cmos_vlsi_design](https://github.com/gs1293/pdfs/blob/main/books/cmos_vlsi_design.pdf)

## Design
* [hdl_chip_design](https://github.com/gs1293/pdfs/blob/main/books/hdl_chip_design.pdf)
* [digital_logic_and_computer_design](https://github.com/gs1293/pdfs/blob/main/books/digital_logic_and_computer_design.pdf)
* [digital_integrated_circuits](https://github.com/gs1293/pdfs/blob/main/books/digital_integrated_circuits.pdf)
* [digital_design](https://github.com/gs1293/pdfs/blob/main/books/digital_design.pdf)
* [digital_design_principles_and_practices](https://github.com/gs1293/pdfs/blob/main/books/digital_design_principles_and_practices.pdf)
* [an_asic_low_power_primer](https://github.com/gs1293/pdfs/blob/main/books/an_asic_low_power_primer.pdf)
* [a_systemc_primer](https://github.com/gs1293/pdfs/blob/main/books/a_systemc_primer.pdf)
* [application_specific_integrated_circuits](https://github.com/gs1293/pdfs/blob/main/books/application_specific_integrated_circuits.pdf)
* [logic_and_computer_design_fundamentals](https://github.com/gs1293/pdfs/blob/main/books/logic_and_computer_design_fundamentals.pdf)
* [principles_of_verifiable_rtl_design](https://github.com/gs1293/pdfs/blob/main/books/principles_of_verifiable_rtl_design.pdf)
* [static_timing_analysis_for_nanometer_designs](https://github.com/gs1293/pdfs/blob/main/books/static_timing_analysis_for_nanometer_designs.pdf)

## Verification

