/*
 * main.c
 *
 *  Created on: Jul 14, 2022
 *      Author: Nguyen Tran
 */



#include "main.h"
#include <string.h>




void Error_Handler(void);
void TIMER10_Init(void);
void GPIO_Init(void);
void SystemClockConfig(uint8_t clock_freq);

TIM_HandleTypeDef htimer10;



int main()
{
	HAL_Init();
	SystemClockConfig(SYSCLK_CONF_FREQ_100MHz);
	GPIO_Init();
	TIMER10_Init();

	HAL_TIM_Base_Start_IT(&htimer10);

	while(1);
	return 0;
}



void GPIO_Init(void)
{
    __HAL_RCC_GPIOD_CLK_ENABLE();
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_12;
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
	ledgpio.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOD,&ledgpio);
}

void TIMER10_Init(void)
{
	htimer10.Instance = TIM10;
	htimer10.Init.CounterMode = TIM_COUNTERMODE_UP;
	htimer10.Init.Prescaler = 24;
	htimer10.Init.Period = 20-1;

	if(HAL_TIM_Base_Init(&htimer10) != HAL_OK)
	{
		Error_Handler();
	}
}

void SystemClockConfig(uint8_t clock_freq)
{
	RCC_OscInitTypeDef osc_inits;
	RCC_ClkInitTypeDef clk_inits;

	uint32_t FLatency = 0;

	osc_inits.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	osc_inits.HSIState = RCC_HSI_ON;
	osc_inits.HSICalibrationValue = 16; //default
	osc_inits.PLL.PLLState = RCC_PLL_ON;
	osc_inits.PLL.PLLSource = RCC_PLLSOURCE_HSI;


	switch(clock_freq)
	{
		case SYSCLK_CONF_FREQ_50MHz:
		{
			osc_inits.PLL.PLLM = 16;
			osc_inits.PLL.PLLN = 100;
			osc_inits.PLL.PLLP = 2;
			osc_inits.PLL.PLLQ = 8;

			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
									RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //50MHz
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 50MHz AHB
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV2; // 25MHz APB1
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 25MHz APB2

			FLatency = FLASH_LATENCY_1;

			break;
		}
		case SYSCLK_CONF_FREQ_80MHz:
		{
			osc_inits.PLL.PLLM = 16;
			osc_inits.PLL.PLLN = 160;
			osc_inits.PLL.PLLP = 2;
			osc_inits.PLL.PLLQ = 8;

			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
									RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //80MHz
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 80MHz AHB
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV2; // 40MHz APB1
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 40MHz APB2

			FLatency = FLASH_LATENCY_2;

			break;
		}
		case SYSCLK_CONF_FREQ_100MHz:
		{
			osc_inits.PLL.PLLM = 16;
			osc_inits.PLL.PLLN = 200;
			osc_inits.PLL.PLLP = 2;
			osc_inits.PLL.PLLQ = 8;

			clk_inits.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
									RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
			clk_inits.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //100MHz
			clk_inits.AHBCLKDivider = RCC_SYSCLK_DIV1; // 100MHz AHB
			clk_inits.APB1CLKDivider = RCC_HCLK_DIV4; // 25MHz APB1
			clk_inits.APB2CLKDivider = RCC_HCLK_DIV2;// 50MHz APB2

			FLatency = FLASH_LATENCY_3;

			break;
		}
		default:
			return;
	}

	if(HAL_RCC_OscConfig(&osc_inits) != HAL_OK)
	{
		Error_Handler();
	}

	if(HAL_RCC_ClockConfig(&clk_inits, FLatency) != HAL_OK)
	{
		Error_Handler();
	}

	//configure systick

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);

}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
}

void Error_Handler(void)
{
	while(1);
}

