
CONDOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a32c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  0800a5fc  0800a5fc  0000b5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a7a8  0800a7a8  0000b7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a7b0  0800a7b0  0000b7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a7b4  0800a7b4  0000b7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800a7b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001168  2400006c  0800a824  0000c06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240011d4  0800a824  0000c1d4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001631f  00000000  00000000  0000c09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002845  00000000  00000000  000223b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011a0  00000000  00000000  00024c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dcb  00000000  00000000  00025da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d92  00000000  00000000  00026b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017923  00000000  00000000  0005a8fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f8b2  00000000  00000000  00072220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c1ad2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052c8  00000000  00000000  001c1b18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c6de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a5e4 	.word	0x0800a5e4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	0800a5e4 	.word	0x0800a5e4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e2:	f000 fd97 	bl	8001214 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e6:	f001 f963 	bl	80019b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ea:	f000 f8cb 	bl	8000884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ee:	f000 fa4f 	bl	8000b90 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f2:	f000 fa15 	bl	8000b20 <MX_DMA_Init>
  MX_TIM2_Init();
 80006f6:	f000 f935 	bl	8000964 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80006fa:	f000 f9c5 	bl	8000a88 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	201c      	movs	r0, #28
 8000704:	f001 fac1 	bl	8001c8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000708:	201c      	movs	r0, #28
 800070a:	f001 fad8 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start(&htim2);
 800070e:	484f      	ldr	r0, [pc, #316]	@ (800084c <main+0x170>)
 8000710:	f006 fb9e 	bl	8006e50 <HAL_TIM_Base_Start>

  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, ic_ch1_buf, IC_BUF_LEN);
 8000714:	2310      	movs	r3, #16
 8000716:	4a4e      	ldr	r2, [pc, #312]	@ (8000850 <main+0x174>)
 8000718:	2100      	movs	r1, #0
 800071a:	484c      	ldr	r0, [pc, #304]	@ (800084c <main+0x170>)
 800071c:	f006 fc78 	bl	8007010 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_2, ic_ch2_buf, IC_BUF_LEN);
 8000720:	2310      	movs	r3, #16
 8000722:	4a4c      	ldr	r2, [pc, #304]	@ (8000854 <main+0x178>)
 8000724:	2104      	movs	r1, #4
 8000726:	4849      	ldr	r0, [pc, #292]	@ (800084c <main+0x170>)
 8000728:	f006 fc72 	bl	8007010 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, ic_ch3_buf, IC_BUF_LEN);
 800072c:	2310      	movs	r3, #16
 800072e:	4a4a      	ldr	r2, [pc, #296]	@ (8000858 <main+0x17c>)
 8000730:	2108      	movs	r1, #8
 8000732:	4846      	ldr	r0, [pc, #280]	@ (800084c <main+0x170>)
 8000734:	f006 fc6c 	bl	8007010 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_4, ic_ch4_buf, IC_BUF_LEN);
 8000738:	2310      	movs	r3, #16
 800073a:	4a48      	ldr	r2, [pc, #288]	@ (800085c <main+0x180>)
 800073c:	210c      	movs	r1, #12
 800073e:	4843      	ldr	r0, [pc, #268]	@ (800084c <main+0x170>)
 8000740:	f006 fc66 	bl	8007010 <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello - Test\n");
 8000744:	4846      	ldr	r0, [pc, #280]	@ (8000860 <main+0x184>)
 8000746:	f009 f8eb 	bl	8009920 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 800074a:	4b46      	ldr	r3, [pc, #280]	@ (8000864 <main+0x188>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b01      	cmp	r3, #1
 8000752:	d10e      	bne.n	8000772 <main+0x96>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8000754:	4b3d      	ldr	r3, [pc, #244]	@ (800084c <main+0x170>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800075a:	61fb      	str	r3, [r7, #28]
          uint32_t dt = now - pulse_fsm_ch1.t_start;
 800075c:	4b41      	ldr	r3, [pc, #260]	@ (8000864 <main+0x188>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	69fa      	ldr	r2, [r7, #28]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	61bb      	str	r3, [r7, #24]

          // Codigo del Timeout para resetear el estado si es que no se decta un flanco de subida en un tiempo defonido (1 microsegundos)
          if (dt > PULSE_TIMEOUT_TICKS)
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	2b55      	cmp	r3, #85	@ 0x55
 800076a:	d902      	bls.n	8000772 <main+0x96>
          {
              pulse_fsm_ch1.state = PULSE_IDLE;
 800076c:	4b3d      	ldr	r3, [pc, #244]	@ (8000864 <main+0x188>)
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
          }
          
      }

      if (pulse_fsm_ch2.state == PULSE_WAIT_RISING)
 8000772:	4b3d      	ldr	r3, [pc, #244]	@ (8000868 <main+0x18c>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2b01      	cmp	r3, #1
 800077a:	d10e      	bne.n	800079a <main+0xbe>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 800077c:	4b33      	ldr	r3, [pc, #204]	@ (800084c <main+0x170>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000782:	617b      	str	r3, [r7, #20]
          uint32_t dt = now - pulse_fsm_ch2.t_start;
 8000784:	4b38      	ldr	r3, [pc, #224]	@ (8000868 <main+0x18c>)
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	697a      	ldr	r2, [r7, #20]
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	613b      	str	r3, [r7, #16]

          // Codigo del Timeout para resetear el estado si es que no se decta un flanco de subida en un tiempo defonido (1 microsegundos)
          if (dt > PULSE_TIMEOUT_TICKS)
 800078e:	693b      	ldr	r3, [r7, #16]
 8000790:	2b55      	cmp	r3, #85	@ 0x55
 8000792:	d902      	bls.n	800079a <main+0xbe>
          {
              pulse_fsm_ch2.state = PULSE_IDLE;
 8000794:	4b34      	ldr	r3, [pc, #208]	@ (8000868 <main+0x18c>)
 8000796:	2200      	movs	r2, #0
 8000798:	701a      	strb	r2, [r3, #0]
          }
          
      }

      if (pulse_fsm_ch3.state == PULSE_WAIT_RISING)
 800079a:	4b34      	ldr	r3, [pc, #208]	@ (800086c <main+0x190>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d10e      	bne.n	80007c2 <main+0xe6>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 80007a4:	4b29      	ldr	r3, [pc, #164]	@ (800084c <main+0x170>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007aa:	60fb      	str	r3, [r7, #12]
          uint32_t dt = now - pulse_fsm_ch3.t_start;
 80007ac:	4b2f      	ldr	r3, [pc, #188]	@ (800086c <main+0x190>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	68fa      	ldr	r2, [r7, #12]
 80007b2:	1ad3      	subs	r3, r2, r3
 80007b4:	60bb      	str	r3, [r7, #8]

          // Codigo del Timeout para resetear el estado si es que no se decta un flanco de subida en un tiempo defonido (1 microsegundos)
          if (dt > PULSE_TIMEOUT_TICKS)
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	2b55      	cmp	r3, #85	@ 0x55
 80007ba:	d902      	bls.n	80007c2 <main+0xe6>
          {
              pulse_fsm_ch3.state = PULSE_IDLE;
 80007bc:	4b2b      	ldr	r3, [pc, #172]	@ (800086c <main+0x190>)
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
          }
          
      }

      if (pulse_fsm_ch4.state == PULSE_WAIT_RISING)
 80007c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000870 <main+0x194>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d10e      	bne.n	80007ea <main+0x10e>
      {
          uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 80007cc:	4b1f      	ldr	r3, [pc, #124]	@ (800084c <main+0x170>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007d2:	607b      	str	r3, [r7, #4]
          uint32_t dt = now - pulse_fsm_ch4.t_start;
 80007d4:	4b26      	ldr	r3, [pc, #152]	@ (8000870 <main+0x194>)
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	603b      	str	r3, [r7, #0]

          // Codigo del Timeout para resetear el estado si es que no se decta un flanco de subida en un tiempo defonido (1 microsegundos)
          if (dt > PULSE_TIMEOUT_TICKS)
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	2b55      	cmp	r3, #85	@ 0x55
 80007e2:	d902      	bls.n	80007ea <main+0x10e>
          {
              pulse_fsm_ch4.state = PULSE_IDLE;
 80007e4:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <main+0x194>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
      }



      // Detecta el flanco de Bajada y de Subida (CH1)
      if (ic_ch1_ready)
 80007ea:	4b22      	ldr	r3, [pc, #136]	@ (8000874 <main+0x198>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d006      	beq.n	8000802 <main+0x126>
      {
          ic_ch1_ready = 0;
 80007f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000874 <main+0x198>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
          Process_IC_Buffer_CH1(ic_ch1_buf, IC_BUF_LEN);
 80007fa:	2110      	movs	r1, #16
 80007fc:	4814      	ldr	r0, [pc, #80]	@ (8000850 <main+0x174>)
 80007fe:	f000 fa59 	bl	8000cb4 <Process_IC_Buffer_CH1>
          //Process_Falling_Buffer(ic_ch1_buf, IC_BUF_LEN);
          //Process_Rising_Buffer(ic_ch2_buf, IC_BUF_LEN);
          //Print_IC_Buffer(1, ic_ch1_buf, IC_BUF_LEN);
      }
      if (ic_ch2_ready)
 8000802:	4b1d      	ldr	r3, [pc, #116]	@ (8000878 <main+0x19c>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	d006      	beq.n	800081a <main+0x13e>
      {
          ic_ch2_ready = 0;
 800080c:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <main+0x19c>)
 800080e:	2200      	movs	r2, #0
 8000810:	701a      	strb	r2, [r3, #0]
          Process_IC_Buffer_CH2(ic_ch2_buf, IC_BUF_LEN);
 8000812:	2110      	movs	r1, #16
 8000814:	480f      	ldr	r0, [pc, #60]	@ (8000854 <main+0x178>)
 8000816:	f000 faef 	bl	8000df8 <Process_IC_Buffer_CH2>
          //Process_Falling_Buffer(ic_ch1_buf, IC_BUF_LEN);
          //Process_Rising_Buffer(ic_ch2_buf, IC_BUF_LEN);
          //Print_IC_Buffer(2, ic_ch2_buf, IC_BUF_LEN);
      }
      if (ic_ch3_ready)
 800081a:	4b18      	ldr	r3, [pc, #96]	@ (800087c <main+0x1a0>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b00      	cmp	r3, #0
 8000822:	d006      	beq.n	8000832 <main+0x156>
      {
          ic_ch3_ready = 0;
 8000824:	4b15      	ldr	r3, [pc, #84]	@ (800087c <main+0x1a0>)
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
          Process_IC_Buffer_CH3(ic_ch3_buf, IC_BUF_LEN);
 800082a:	2110      	movs	r1, #16
 800082c:	480a      	ldr	r0, [pc, #40]	@ (8000858 <main+0x17c>)
 800082e:	f000 fb85 	bl	8000f3c <Process_IC_Buffer_CH3>
          //Process_Falling_Buffer(ic_ch3_buf, IC_BUF_LEN);
          //Process_Rising_Buffer(ic_ch4_buf, IC_BUF_LEN);
          //Print_IC_Buffer(3, ic_ch3_buf, IC_BUF_LEN);
      }
      if (ic_ch4_ready)
 8000832:	4b13      	ldr	r3, [pc, #76]	@ (8000880 <main+0x1a4>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2b00      	cmp	r3, #0
 800083a:	d086      	beq.n	800074a <main+0x6e>
      {
          ic_ch4_ready = 0;
 800083c:	4b10      	ldr	r3, [pc, #64]	@ (8000880 <main+0x1a4>)
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]
          Process_IC_Buffer_CH4(ic_ch4_buf, IC_BUF_LEN);
 8000842:	2110      	movs	r1, #16
 8000844:	4805      	ldr	r0, [pc, #20]	@ (800085c <main+0x180>)
 8000846:	f000 fc1b 	bl	8001080 <Process_IC_Buffer_CH4>
      if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 800084a:	e77e      	b.n	800074a <main+0x6e>
 800084c:	24000088 	.word	0x24000088
 8000850:	24000f78 	.word	0x24000f78
 8000854:	24000fb8 	.word	0x24000fb8
 8000858:	24000ff8 	.word	0x24000ff8
 800085c:	24001038 	.word	0x24001038
 8000860:	0800a5fc 	.word	0x0800a5fc
 8000864:	24000348 	.word	0x24000348
 8000868:	24000350 	.word	0x24000350
 800086c:	24000358 	.word	0x24000358
 8000870:	24000360 	.word	0x24000360
 8000874:	24001078 	.word	0x24001078
 8000878:	24001079 	.word	0x24001079
 800087c:	2400107a 	.word	0x2400107a
 8000880:	2400107b 	.word	0x2400107b

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b09c      	sub	sp, #112	@ 0x70
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088e:	224c      	movs	r2, #76	@ 0x4c
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f009 f924 	bl	8009ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	2220      	movs	r2, #32
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f009 f91e 	bl	8009ae0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008a4:	2002      	movs	r0, #2
 80008a6:	f003 fd19 	bl	80042dc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008aa:	2300      	movs	r3, #0
 80008ac:	603b      	str	r3, [r7, #0]
 80008ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000960 <SystemClock_Config+0xdc>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000960 <SystemClock_Config+0xdc>)
 80008b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008b8:	6193      	str	r3, [r2, #24]
 80008ba:	4b29      	ldr	r3, [pc, #164]	@ (8000960 <SystemClock_Config+0xdc>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008c6:	bf00      	nop
 80008c8:	4b25      	ldr	r3, [pc, #148]	@ (8000960 <SystemClock_Config+0xdc>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008d4:	d1f8      	bne.n	80008c8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d6:	2302      	movs	r3, #2
 80008d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008da:	2301      	movs	r3, #1
 80008dc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80008de:	2340      	movs	r3, #64	@ 0x40
 80008e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e2:	2302      	movs	r3, #2
 80008e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e6:	2300      	movs	r3, #0
 80008e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008ea:	2304      	movs	r3, #4
 80008ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80008ee:	2322      	movs	r3, #34	@ 0x22
 80008f0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80008f2:	2301      	movs	r3, #1
 80008f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008f6:	2304      	movs	r3, #4
 80008f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008fa:	2302      	movs	r3, #2
 80008fc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008fe:	230c      	movs	r3, #12
 8000900:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000902:	2300      	movs	r3, #0
 8000904:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000906:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800090a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000910:	4618      	mov	r0, r3
 8000912:	f003 fd1d 	bl	8004350 <HAL_RCC_OscConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800091c:	f000 fca6 	bl	800126c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000920:	233f      	movs	r3, #63	@ 0x3f
 8000922:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000924:	2303      	movs	r3, #3
 8000926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800092c:	2308      	movs	r3, #8
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000930:	2340      	movs	r3, #64	@ 0x40
 8000932:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000934:	2340      	movs	r3, #64	@ 0x40
 8000936:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000938:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800093c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800093e:	2340      	movs	r3, #64	@ 0x40
 8000940:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2103      	movs	r1, #3
 8000946:	4618      	mov	r0, r3
 8000948:	f004 f8dc 	bl	8004b04 <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000952:	f000 fc8b 	bl	800126c <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3770      	adds	r7, #112	@ 0x70
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	58024800 	.word	0x58024800

08000964 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	@ 0x30
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800096a:	f107 0320 	add.w	r3, r7, #32
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000990:	4b3c      	ldr	r3, [pc, #240]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000992:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000996:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000998:	4b3a      	ldr	r3, [pc, #232]	@ (8000a84 <MX_TIM2_Init+0x120>)
 800099a:	2200      	movs	r2, #0
 800099c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099e:	4b39      	ldr	r3, [pc, #228]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009a4:	4b37      	ldr	r3, [pc, #220]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009a6:	f04f 32ff 	mov.w	r2, #4294967295
 80009aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ac:	4b35      	ldr	r3, [pc, #212]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b2:	4b34      	ldr	r3, [pc, #208]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009b8:	4832      	ldr	r0, [pc, #200]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009ba:	f006 f9f1 	bl	8006da0 <HAL_TIM_Base_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80009c4:	f000 fc52 	bl	800126c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009ce:	f107 0320 	add.w	r3, r7, #32
 80009d2:	4619      	mov	r1, r3
 80009d4:	482b      	ldr	r0, [pc, #172]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009d6:	f006 fe9f 	bl	8007718 <HAL_TIM_ConfigClockSource>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80009e0:	f000 fc44 	bl	800126c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80009e4:	4827      	ldr	r0, [pc, #156]	@ (8000a84 <MX_TIM2_Init+0x120>)
 80009e6:	f006 fab1 	bl	8006f4c <HAL_TIM_IC_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80009f0:	f000 fc3c 	bl	800126c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	4820      	ldr	r0, [pc, #128]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000a04:	f007 fb3a 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8000a0e:	f000 fc2d 	bl	800126c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a12:	230a      	movs	r3, #10
 8000a14:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a16:	2301      	movs	r3, #1
 8000a18:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	4619      	mov	r1, r3
 8000a28:	4816      	ldr	r0, [pc, #88]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000a2a:	f006 fdd8 	bl	80075de <HAL_TIM_IC_ConfigChannel>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000a34:	f000 fc1a 	bl	800126c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2204      	movs	r2, #4
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4811      	ldr	r0, [pc, #68]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000a40:	f006 fdcd 	bl	80075de <HAL_TIM_IC_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 8000a4a:	f000 fc0f 	bl	800126c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2208      	movs	r2, #8
 8000a52:	4619      	mov	r1, r3
 8000a54:	480b      	ldr	r0, [pc, #44]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000a56:	f006 fdc2 	bl	80075de <HAL_TIM_IC_ConfigChannel>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8000a60:	f000 fc04 	bl	800126c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	220c      	movs	r2, #12
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4806      	ldr	r0, [pc, #24]	@ (8000a84 <MX_TIM2_Init+0x120>)
 8000a6c:	f006 fdb7 	bl	80075de <HAL_TIM_IC_ConfigChannel>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 8000a76:	f000 fbf9 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	3730      	adds	r7, #48	@ 0x30
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	24000088 	.word	0x24000088

08000a88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a8c:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000a8e:	4a23      	ldr	r2, [pc, #140]	@ (8000b1c <MX_USART3_UART_Init+0x94>)
 8000a90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a92:	4b21      	ldr	r3, [pc, #132]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000aac:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000aae:	220c      	movs	r2, #12
 8000ab0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab8:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000abe:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aca:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ad0:	4811      	ldr	r0, [pc, #68]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000ad2:	f007 fb8d 	bl	80081f0 <HAL_UART_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000adc:	f000 fbc6 	bl	800126c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000ae4:	f008 fd27 	bl	8009536 <HAL_UARTEx_SetTxFifoThreshold>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000aee:	f000 fbbd 	bl	800126c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4808      	ldr	r0, [pc, #32]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000af6:	f008 fd5c 	bl	80095b2 <HAL_UARTEx_SetRxFifoThreshold>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b00:	f000 fbb4 	bl	800126c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b04:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <MX_USART3_UART_Init+0x90>)
 8000b06:	f008 fcdd 	bl	80094c4 <HAL_UARTEx_DisableFifoMode>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b10:	f000 fbac 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	240002b4 	.word	0x240002b4
 8000b1c:	40004800 	.word	0x40004800

08000b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b26:	4b19      	ldr	r3, [pc, #100]	@ (8000b8c <MX_DMA_Init+0x6c>)
 8000b28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b2c:	4a17      	ldr	r2, [pc, #92]	@ (8000b8c <MX_DMA_Init+0x6c>)
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <MX_DMA_Init+0x6c>)
 8000b38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2100      	movs	r1, #0
 8000b48:	200b      	movs	r0, #11
 8000b4a:	f001 f89e 	bl	8001c8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b4e:	200b      	movs	r0, #11
 8000b50:	f001 f8b5 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	200c      	movs	r0, #12
 8000b5a:	f001 f896 	bl	8001c8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b5e:	200c      	movs	r0, #12
 8000b60:	f001 f8ad 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2100      	movs	r1, #0
 8000b68:	200d      	movs	r0, #13
 8000b6a:	f001 f88e 	bl	8001c8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000b6e:	200d      	movs	r0, #13
 8000b70:	f001 f8a5 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2100      	movs	r1, #0
 8000b78:	200e      	movs	r0, #14
 8000b7a:	f001 f886 	bl	8001c8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b7e:	200e      	movs	r0, #14
 8000b80:	f001 f89d 	bl	8001cbe <HAL_NVIC_EnableIRQ>

}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	58024400 	.word	0x58024400

08000b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9c:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bac:	f003 0301 	and.w	r3, r3, #1
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bba:	4a10      	ldr	r2, [pc, #64]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bca:	f003 0302 	and.w	r3, r3, #2
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd8:	4a08      	ldr	r2, [pc, #32]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000bda:	f043 0308 	orr.w	r3, r3, #8
 8000bde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <MX_GPIO_Init+0x6c>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be8:	f003 0308 	and.w	r3, r3, #8
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	58024400 	.word	0x58024400

08000c00 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// En esta funcin hacemos el callback del DMA se ejecute cuando el buffer est completo
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || 
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	7f1b      	ldrb	r3, [r3, #28]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d00a      	beq.n	8000c26 <HAL_TIM_IC_CaptureCallback+0x26>
            (htim->hdma[TIM_DMA_ID_CC1] != NULL && htim->hdma[TIM_DMA_ID_CC1]->State == HAL_DMA_STATE_READY))
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || 
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d009      	beq.n	8000c2c <HAL_TIM_IC_CaptureCallback+0x2c>
            (htim->hdma[TIM_DMA_ID_CC1] != NULL && htim->hdma[TIM_DMA_ID_CC1]->State == HAL_DMA_STATE_READY))
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d102      	bne.n	8000c2c <HAL_TIM_IC_CaptureCallback+0x2c>
    {
        ic_ch1_ready = 1;
 8000c26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) || 
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	7f1b      	ldrb	r3, [r3, #28]
 8000c30:	2b02      	cmp	r3, #2
 8000c32:	d00a      	beq.n	8000c4a <HAL_TIM_IC_CaptureCallback+0x4a>
            (htim->hdma[TIM_DMA_ID_CC2] != NULL && htim->hdma[TIM_DMA_ID_CC2]->State == HAL_DMA_STATE_READY))
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) || 
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d009      	beq.n	8000c50 <HAL_TIM_IC_CaptureCallback+0x50>
            (htim->hdma[TIM_DMA_ID_CC2] != NULL && htim->hdma[TIM_DMA_ID_CC2]->State == HAL_DMA_STATE_READY))
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d102      	bne.n	8000c50 <HAL_TIM_IC_CaptureCallback+0x50>
    {
        ic_ch2_ready = 1;
 8000c4a:	4b17      	ldr	r3, [pc, #92]	@ (8000ca8 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) || 
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	7f1b      	ldrb	r3, [r3, #28]
 8000c54:	2b04      	cmp	r3, #4
 8000c56:	d00a      	beq.n	8000c6e <HAL_TIM_IC_CaptureCallback+0x6e>
            (htim->hdma[TIM_DMA_ID_CC3] != NULL && htim->hdma[TIM_DMA_ID_CC3]->State == HAL_DMA_STATE_READY))
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) || 
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d009      	beq.n	8000c74 <HAL_TIM_IC_CaptureCallback+0x74>
            (htim->hdma[TIM_DMA_ID_CC3] != NULL && htim->hdma[TIM_DMA_ID_CC3]->State == HAL_DMA_STATE_READY))
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d102      	bne.n	8000c74 <HAL_TIM_IC_CaptureCallback+0x74>
    {
        ic_ch3_ready = 1;
 8000c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <HAL_TIM_IC_CaptureCallback+0xac>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	701a      	strb	r2, [r3, #0]
    }
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) || 
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	7f1b      	ldrb	r3, [r3, #28]
 8000c78:	2b08      	cmp	r3, #8
 8000c7a:	d00a      	beq.n	8000c92 <HAL_TIM_IC_CaptureCallback+0x92>
            (htim->hdma[TIM_DMA_ID_CC4] != NULL && htim->hdma[TIM_DMA_ID_CC4]->State == HAL_DMA_STATE_READY))
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) || 
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d009      	beq.n	8000c98 <HAL_TIM_IC_CaptureCallback+0x98>
            (htim->hdma[TIM_DMA_ID_CC4] != NULL && htim->hdma[TIM_DMA_ID_CC4]->State == HAL_DMA_STATE_READY))
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d102      	bne.n	8000c98 <HAL_TIM_IC_CaptureCallback+0x98>
    {
        ic_ch4_ready = 1;
 8000c92:	4b07      	ldr	r3, [pc, #28]	@ (8000cb0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
    }
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	24001078 	.word	0x24001078
 8000ca8:	24001079 	.word	0x24001079
 8000cac:	2400107a 	.word	0x2400107a
 8000cb0:	2400107b 	.word	0x2400107b

08000cb4 <Process_IC_Buffer_CH1>:
        printf("EVENTO: CH%u | t=%lu\r\n", ch, buf[i]);
    }
}

void Process_IC_Buffer_CH1(uint32_t *buf, uint32_t len)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b088      	sub	sp, #32
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
 8000cc2:	e083      	b.n	8000dcc <Process_IC_Buffer_CH1+0x118>
    {
        uint32_t t = buf[i];
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	60fb      	str	r3, [r7, #12]

        if (pulse_fsm_ch1.state == PULSE_IDLE)
 8000cd0:	4b43      	ldr	r3, [pc, #268]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d106      	bne.n	8000ce8 <Process_IC_Buffer_CH1+0x34>
        {
            // Flanco descendente: inicia deteccin
            pulse_fsm_ch1.t_start = t;
 8000cda:	4a41      	ldr	r2, [pc, #260]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch1.state = PULSE_WAIT_RISING;
 8000ce0:	4b3f      	ldr	r3, [pc, #252]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
 8000ce6:	e06e      	b.n	8000dc6 <Process_IC_Buffer_CH1+0x112>
        }
        else if (pulse_fsm_ch1.state == PULSE_WAIT_RISING)
 8000ce8:	4b3d      	ldr	r3, [pc, #244]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d169      	bne.n	8000dc6 <Process_IC_Buffer_CH1+0x112>
        {
            // Flanco ascendente: calcula ancho
            uint32_t width = t - pulse_fsm_ch1.t_start;
 8000cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	60bb      	str	r3, [r7, #8]

            if (width > 0 && width <= PULSE_TIMEOUT_TICKS)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d05e      	beq.n	8000dc0 <Process_IC_Buffer_CH1+0x10c>
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	2b55      	cmp	r3, #85	@ 0x55
 8000d06:	d85b      	bhi.n	8000dc0 <Process_IC_Buffer_CH1+0x10c>
            {
                pulse_buffer_ch1[pulse_index_ch1].t_start = pulse_fsm_ch1.t_start;
 8000d08:	4b36      	ldr	r3, [pc, #216]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b34      	ldr	r3, [pc, #208]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000d0e:	6859      	ldr	r1, [r3, #4]
 8000d10:	4835      	ldr	r0, [pc, #212]	@ (8000de8 <Process_IC_Buffer_CH1+0x134>)
 8000d12:	4613      	mov	r3, r2
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	4413      	add	r3, r2
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4403      	add	r3, r0
 8000d1c:	6019      	str	r1, [r3, #0]
                pulse_buffer_ch1[pulse_index_ch1].t_end   = t;
 8000d1e:	4b31      	ldr	r3, [pc, #196]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	4931      	ldr	r1, [pc, #196]	@ (8000de8 <Process_IC_Buffer_CH1+0x134>)
 8000d24:	4613      	mov	r3, r2
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	4413      	add	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	440b      	add	r3, r1
 8000d2e:	3304      	adds	r3, #4
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	601a      	str	r2, [r3, #0]
                pulse_buffer_ch1[pulse_index_ch1].width   = width;
 8000d34:	4b2b      	ldr	r3, [pc, #172]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	492b      	ldr	r1, [pc, #172]	@ (8000de8 <Process_IC_Buffer_CH1+0x134>)
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	4413      	add	r3, r2
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	440b      	add	r3, r1
 8000d44:	3308      	adds	r3, #8
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	601a      	str	r2, [r3, #0]
                pulse_index_ch1++;
 8000d4a:	4b26      	ldr	r3, [pc, #152]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	4a24      	ldr	r2, [pc, #144]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d52:	6013      	str	r3, [r2, #0]

                if (pulse_index_ch1 >= PULSE_BUF_LEN)
 8000d54:	4b23      	ldr	r3, [pc, #140]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d5a:	d931      	bls.n	8000dc0 <Process_IC_Buffer_CH1+0x10c>
                {
                    printf("==== PULSOS CH1 ====\r\n");
 8000d5c:	4823      	ldr	r0, [pc, #140]	@ (8000dec <Process_IC_Buffer_CH1+0x138>)
 8000d5e:	f008 fddf 	bl	8009920 <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	e025      	b.n	8000db4 <Process_IC_Buffer_CH1+0x100>
                    {
                        printf("CH1 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
                               j, pulse_buffer_ch1[j].width,
 8000d68:	491f      	ldr	r1, [pc, #124]	@ (8000de8 <Process_IC_Buffer_CH1+0x134>)
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	4413      	add	r3, r2
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	440b      	add	r3, r1
 8000d76:	3308      	adds	r3, #8
 8000d78:	6819      	ldr	r1, [r3, #0]
                               (float)pulse_buffer_ch1[j].width / (TIM_CLK_HZ / 1000000.0f));
 8000d7a:	481b      	ldr	r0, [pc, #108]	@ (8000de8 <Process_IC_Buffer_CH1+0x134>)
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	4413      	add	r3, r2
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4403      	add	r3, r0
 8000d88:	3308      	adds	r3, #8
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	ee07 3a90 	vmov	s15, r3
 8000d90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d94:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000df0 <Process_IC_Buffer_CH1+0x13c>
 8000d98:	eec7 7a26 	vdiv.f32	s15, s14, s13
                        printf("CH1 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
 8000d9c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000da0:	ed8d 7b00 	vstr	d7, [sp]
 8000da4:	460a      	mov	r2, r1
 8000da6:	6939      	ldr	r1, [r7, #16]
 8000da8:	4812      	ldr	r0, [pc, #72]	@ (8000df4 <Process_IC_Buffer_CH1+0x140>)
 8000daa:	f008 fd51 	bl	8009850 <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	3301      	adds	r3, #1
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000db8:	d9d6      	bls.n	8000d68 <Process_IC_Buffer_CH1+0xb4>
                    }
                    pulse_index_ch1 = 0;
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <Process_IC_Buffer_CH1+0x130>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch1.state = PULSE_IDLE;
 8000dc0:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <Process_IC_Buffer_CH1+0x12c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	f4ff af77 	bcc.w	8000cc4 <Process_IC_Buffer_CH1+0x10>
        }
    }
}
 8000dd6:	bf00      	nop
 8000dd8:	bf00      	nop
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	24000348 	.word	0x24000348
 8000de4:	24000668 	.word	0x24000668
 8000de8:	24000368 	.word	0x24000368
 8000dec:	0800a624 	.word	0x0800a624
 8000df0:	42aa0000 	.word	0x42aa0000
 8000df4:	0800a63c 	.word	0x0800a63c

08000df8 <Process_IC_Buffer_CH2>:

void Process_IC_Buffer_CH2(uint32_t *buf, uint32_t len)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af02      	add	r7, sp, #8
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
 8000e06:	e083      	b.n	8000f10 <Process_IC_Buffer_CH2+0x118>
    {
        uint32_t t = buf[i];
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	4413      	add	r3, r2
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	60fb      	str	r3, [r7, #12]

        if (pulse_fsm_ch2.state == PULSE_IDLE)
 8000e14:	4b43      	ldr	r3, [pc, #268]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d106      	bne.n	8000e2c <Process_IC_Buffer_CH2+0x34>
        {
            pulse_fsm_ch2.t_start = t;
 8000e1e:	4a41      	ldr	r2, [pc, #260]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch2.state = PULSE_WAIT_RISING;
 8000e24:	4b3f      	ldr	r3, [pc, #252]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
 8000e2a:	e06e      	b.n	8000f0a <Process_IC_Buffer_CH2+0x112>
        }
        else if (pulse_fsm_ch2.state == PULSE_WAIT_RISING)
 8000e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d169      	bne.n	8000f0a <Process_IC_Buffer_CH2+0x112>
        {
            uint32_t width = t - pulse_fsm_ch2.t_start;
 8000e36:	4b3b      	ldr	r3, [pc, #236]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	60bb      	str	r3, [r7, #8]

            if (width > 0 && width <= PULSE_TIMEOUT_TICKS)
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d05e      	beq.n	8000f04 <Process_IC_Buffer_CH2+0x10c>
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	2b55      	cmp	r3, #85	@ 0x55
 8000e4a:	d85b      	bhi.n	8000f04 <Process_IC_Buffer_CH2+0x10c>
            {
                pulse_buffer_ch2[pulse_index_ch2].t_start = pulse_fsm_ch2.t_start;
 8000e4c:	4b36      	ldr	r3, [pc, #216]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b34      	ldr	r3, [pc, #208]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000e52:	6859      	ldr	r1, [r3, #4]
 8000e54:	4835      	ldr	r0, [pc, #212]	@ (8000f2c <Process_IC_Buffer_CH2+0x134>)
 8000e56:	4613      	mov	r3, r2
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	4413      	add	r3, r2
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	4403      	add	r3, r0
 8000e60:	6019      	str	r1, [r3, #0]
                pulse_buffer_ch2[pulse_index_ch2].t_end   = t;
 8000e62:	4b31      	ldr	r3, [pc, #196]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4931      	ldr	r1, [pc, #196]	@ (8000f2c <Process_IC_Buffer_CH2+0x134>)
 8000e68:	4613      	mov	r3, r2
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	4413      	add	r3, r2
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	440b      	add	r3, r1
 8000e72:	3304      	adds	r3, #4
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	601a      	str	r2, [r3, #0]
                pulse_buffer_ch2[pulse_index_ch2].width   = width;
 8000e78:	4b2b      	ldr	r3, [pc, #172]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	492b      	ldr	r1, [pc, #172]	@ (8000f2c <Process_IC_Buffer_CH2+0x134>)
 8000e7e:	4613      	mov	r3, r2
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	4413      	add	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	440b      	add	r3, r1
 8000e88:	3308      	adds	r3, #8
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	601a      	str	r2, [r3, #0]
                pulse_index_ch2++;
 8000e8e:	4b26      	ldr	r3, [pc, #152]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	3301      	adds	r3, #1
 8000e94:	4a24      	ldr	r2, [pc, #144]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e96:	6013      	str	r3, [r2, #0]

                if (pulse_index_ch2 >= PULSE_BUF_LEN)
 8000e98:	4b23      	ldr	r3, [pc, #140]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e9e:	d931      	bls.n	8000f04 <Process_IC_Buffer_CH2+0x10c>
                {
                    printf("==== PULSOS CH2 ====\r\n");
 8000ea0:	4823      	ldr	r0, [pc, #140]	@ (8000f30 <Process_IC_Buffer_CH2+0x138>)
 8000ea2:	f008 fd3d 	bl	8009920 <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
 8000eaa:	e025      	b.n	8000ef8 <Process_IC_Buffer_CH2+0x100>
                    {
                        printf("CH2 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
                               j, pulse_buffer_ch2[j].width,
 8000eac:	491f      	ldr	r1, [pc, #124]	@ (8000f2c <Process_IC_Buffer_CH2+0x134>)
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	4413      	add	r3, r2
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	440b      	add	r3, r1
 8000eba:	3308      	adds	r3, #8
 8000ebc:	6819      	ldr	r1, [r3, #0]
                               (float)pulse_buffer_ch2[j].width / (TIM_CLK_HZ / 1000000.0f));
 8000ebe:	481b      	ldr	r0, [pc, #108]	@ (8000f2c <Process_IC_Buffer_CH2+0x134>)
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4403      	add	r3, r0
 8000ecc:	3308      	adds	r3, #8
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	ee07 3a90 	vmov	s15, r3
 8000ed4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ed8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000f34 <Process_IC_Buffer_CH2+0x13c>
 8000edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
                        printf("CH2 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
 8000ee0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ee4:	ed8d 7b00 	vstr	d7, [sp]
 8000ee8:	460a      	mov	r2, r1
 8000eea:	6939      	ldr	r1, [r7, #16]
 8000eec:	4812      	ldr	r0, [pc, #72]	@ (8000f38 <Process_IC_Buffer_CH2+0x140>)
 8000eee:	f008 fcaf 	bl	8009850 <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	2b3f      	cmp	r3, #63	@ 0x3f
 8000efc:	d9d6      	bls.n	8000eac <Process_IC_Buffer_CH2+0xb4>
                    }
                    pulse_index_ch2 = 0;
 8000efe:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <Process_IC_Buffer_CH2+0x130>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch2.state = PULSE_IDLE;
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <Process_IC_Buffer_CH2+0x12c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	f4ff af77 	bcc.w	8000e08 <Process_IC_Buffer_CH2+0x10>
        }
    }
}
 8000f1a:	bf00      	nop
 8000f1c:	bf00      	nop
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	24000350 	.word	0x24000350
 8000f28:	2400096c 	.word	0x2400096c
 8000f2c:	2400066c 	.word	0x2400066c
 8000f30:	0800a668 	.word	0x0800a668
 8000f34:	42aa0000 	.word	0x42aa0000
 8000f38:	0800a680 	.word	0x0800a680

08000f3c <Process_IC_Buffer_CH3>:

void Process_IC_Buffer_CH3(uint32_t *buf, uint32_t len)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af02      	add	r7, sp, #8
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	e083      	b.n	8001054 <Process_IC_Buffer_CH3+0x118>
    {
        uint32_t t = buf[i];
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	4413      	add	r3, r2
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	60fb      	str	r3, [r7, #12]

        if (pulse_fsm_ch3.state == PULSE_IDLE)
 8000f58:	4b43      	ldr	r3, [pc, #268]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d106      	bne.n	8000f70 <Process_IC_Buffer_CH3+0x34>
        {
            pulse_fsm_ch3.t_start = t;
 8000f62:	4a41      	ldr	r2, [pc, #260]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch3.state = PULSE_WAIT_RISING;
 8000f68:	4b3f      	ldr	r3, [pc, #252]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	e06e      	b.n	800104e <Process_IC_Buffer_CH3+0x112>
        }
        else if (pulse_fsm_ch3.state == PULSE_WAIT_RISING)
 8000f70:	4b3d      	ldr	r3, [pc, #244]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d169      	bne.n	800104e <Process_IC_Buffer_CH3+0x112>
        {
            uint32_t width = t - pulse_fsm_ch3.t_start;
 8000f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	60bb      	str	r3, [r7, #8]

            if (width > 0 && width <= PULSE_TIMEOUT_TICKS)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d05e      	beq.n	8001048 <Process_IC_Buffer_CH3+0x10c>
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	2b55      	cmp	r3, #85	@ 0x55
 8000f8e:	d85b      	bhi.n	8001048 <Process_IC_Buffer_CH3+0x10c>
            {
                pulse_buffer_ch3[pulse_index_ch3].t_start = pulse_fsm_ch3.t_start;
 8000f90:	4b36      	ldr	r3, [pc, #216]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b34      	ldr	r3, [pc, #208]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 8000f96:	6859      	ldr	r1, [r3, #4]
 8000f98:	4835      	ldr	r0, [pc, #212]	@ (8001070 <Process_IC_Buffer_CH3+0x134>)
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	4413      	add	r3, r2
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	4403      	add	r3, r0
 8000fa4:	6019      	str	r1, [r3, #0]
                pulse_buffer_ch3[pulse_index_ch3].t_end   = t;
 8000fa6:	4b31      	ldr	r3, [pc, #196]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4931      	ldr	r1, [pc, #196]	@ (8001070 <Process_IC_Buffer_CH3+0x134>)
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	440b      	add	r3, r1
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	601a      	str	r2, [r3, #0]
                pulse_buffer_ch3[pulse_index_ch3].width   = width;
 8000fbc:	4b2b      	ldr	r3, [pc, #172]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	492b      	ldr	r1, [pc, #172]	@ (8001070 <Process_IC_Buffer_CH3+0x134>)
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	4413      	add	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	440b      	add	r3, r1
 8000fcc:	3308      	adds	r3, #8
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	601a      	str	r2, [r3, #0]
                pulse_index_ch3++;
 8000fd2:	4b26      	ldr	r3, [pc, #152]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a24      	ldr	r2, [pc, #144]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000fda:	6013      	str	r3, [r2, #0]

                if (pulse_index_ch3 >= PULSE_BUF_LEN)
 8000fdc:	4b23      	ldr	r3, [pc, #140]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fe2:	d931      	bls.n	8001048 <Process_IC_Buffer_CH3+0x10c>
                {
                    printf("==== PULSOS CH3 ====\r\n");
 8000fe4:	4823      	ldr	r0, [pc, #140]	@ (8001074 <Process_IC_Buffer_CH3+0x138>)
 8000fe6:	f008 fc9b 	bl	8009920 <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	e025      	b.n	800103c <Process_IC_Buffer_CH3+0x100>
                    {
                        printf("CH3 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
                               j, pulse_buffer_ch3[j].width,
 8000ff0:	491f      	ldr	r1, [pc, #124]	@ (8001070 <Process_IC_Buffer_CH3+0x134>)
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	4413      	add	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	3308      	adds	r3, #8
 8001000:	6819      	ldr	r1, [r3, #0]
                               (float)pulse_buffer_ch3[j].width / (TIM_CLK_HZ / 1000000.0f));
 8001002:	481b      	ldr	r0, [pc, #108]	@ (8001070 <Process_IC_Buffer_CH3+0x134>)
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	4403      	add	r3, r0
 8001010:	3308      	adds	r3, #8
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800101c:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001078 <Process_IC_Buffer_CH3+0x13c>
 8001020:	eec7 7a26 	vdiv.f32	s15, s14, s13
                        printf("CH3 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
 8001024:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001028:	ed8d 7b00 	vstr	d7, [sp]
 800102c:	460a      	mov	r2, r1
 800102e:	6939      	ldr	r1, [r7, #16]
 8001030:	4812      	ldr	r0, [pc, #72]	@ (800107c <Process_IC_Buffer_CH3+0x140>)
 8001032:	f008 fc0d 	bl	8009850 <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	3301      	adds	r3, #1
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001040:	d9d6      	bls.n	8000ff0 <Process_IC_Buffer_CH3+0xb4>
                    }
                    pulse_index_ch3 = 0;
 8001042:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <Process_IC_Buffer_CH3+0x130>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch3.state = PULSE_IDLE;
 8001048:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <Process_IC_Buffer_CH3+0x12c>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3301      	adds	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	429a      	cmp	r2, r3
 800105a:	f4ff af77 	bcc.w	8000f4c <Process_IC_Buffer_CH3+0x10>
        }
    }
}
 800105e:	bf00      	nop
 8001060:	bf00      	nop
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	24000358 	.word	0x24000358
 800106c:	24000c70 	.word	0x24000c70
 8001070:	24000970 	.word	0x24000970
 8001074:	0800a6ac 	.word	0x0800a6ac
 8001078:	42aa0000 	.word	0x42aa0000
 800107c:	0800a6c4 	.word	0x0800a6c4

08001080 <Process_IC_Buffer_CH4>:

void Process_IC_Buffer_CH4(uint32_t *buf, uint32_t len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af02      	add	r7, sp, #8
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
 800108e:	e083      	b.n	8001198 <Process_IC_Buffer_CH4+0x118>
    {
        uint32_t t = buf[i];
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	60fb      	str	r3, [r7, #12]

        if (pulse_fsm_ch4.state == PULSE_IDLE)
 800109c:	4b43      	ldr	r3, [pc, #268]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d106      	bne.n	80010b4 <Process_IC_Buffer_CH4+0x34>
        {
            pulse_fsm_ch4.t_start = t;
 80010a6:	4a41      	ldr	r2, [pc, #260]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	6053      	str	r3, [r2, #4]
            pulse_fsm_ch4.state = PULSE_WAIT_RISING;
 80010ac:	4b3f      	ldr	r3, [pc, #252]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	701a      	strb	r2, [r3, #0]
 80010b2:	e06e      	b.n	8001192 <Process_IC_Buffer_CH4+0x112>
        }
        else if (pulse_fsm_ch4.state == PULSE_WAIT_RISING)
 80010b4:	4b3d      	ldr	r3, [pc, #244]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d169      	bne.n	8001192 <Process_IC_Buffer_CH4+0x112>
        {
            uint32_t width = t - pulse_fsm_ch4.t_start;
 80010be:	4b3b      	ldr	r3, [pc, #236]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	60bb      	str	r3, [r7, #8]

            if (width > 0 && width <= PULSE_TIMEOUT_TICKS)
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d05e      	beq.n	800118c <Process_IC_Buffer_CH4+0x10c>
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	2b55      	cmp	r3, #85	@ 0x55
 80010d2:	d85b      	bhi.n	800118c <Process_IC_Buffer_CH4+0x10c>
            {
                pulse_buffer_ch4[pulse_index_ch4].t_start = pulse_fsm_ch4.t_start;
 80010d4:	4b36      	ldr	r3, [pc, #216]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b34      	ldr	r3, [pc, #208]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 80010da:	6859      	ldr	r1, [r3, #4]
 80010dc:	4835      	ldr	r0, [pc, #212]	@ (80011b4 <Process_IC_Buffer_CH4+0x134>)
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4403      	add	r3, r0
 80010e8:	6019      	str	r1, [r3, #0]
                pulse_buffer_ch4[pulse_index_ch4].t_end   = t;
 80010ea:	4b31      	ldr	r3, [pc, #196]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	4931      	ldr	r1, [pc, #196]	@ (80011b4 <Process_IC_Buffer_CH4+0x134>)
 80010f0:	4613      	mov	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	4413      	add	r3, r2
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	440b      	add	r3, r1
 80010fa:	3304      	adds	r3, #4
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	601a      	str	r2, [r3, #0]
                pulse_buffer_ch4[pulse_index_ch4].width   = width;
 8001100:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	492b      	ldr	r1, [pc, #172]	@ (80011b4 <Process_IC_Buffer_CH4+0x134>)
 8001106:	4613      	mov	r3, r2
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	4413      	add	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	440b      	add	r3, r1
 8001110:	3308      	adds	r3, #8
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	601a      	str	r2, [r3, #0]
                pulse_index_ch4++;
 8001116:	4b26      	ldr	r3, [pc, #152]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	4a24      	ldr	r2, [pc, #144]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 800111e:	6013      	str	r3, [r2, #0]

                if (pulse_index_ch4 >= PULSE_BUF_LEN)
 8001120:	4b23      	ldr	r3, [pc, #140]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b3f      	cmp	r3, #63	@ 0x3f
 8001126:	d931      	bls.n	800118c <Process_IC_Buffer_CH4+0x10c>
                {
                    printf("==== PULSOS CH4 ====\r\n");
 8001128:	4823      	ldr	r0, [pc, #140]	@ (80011b8 <Process_IC_Buffer_CH4+0x138>)
 800112a:	f008 fbf9 	bl	8009920 <puts>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	e025      	b.n	8001180 <Process_IC_Buffer_CH4+0x100>
                    {
                        printf("CH4 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
                               j, pulse_buffer_ch4[j].width,
 8001134:	491f      	ldr	r1, [pc, #124]	@ (80011b4 <Process_IC_Buffer_CH4+0x134>)
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	440b      	add	r3, r1
 8001142:	3308      	adds	r3, #8
 8001144:	6819      	ldr	r1, [r3, #0]
                               (float)pulse_buffer_ch4[j].width / (TIM_CLK_HZ / 1000000.0f));
 8001146:	481b      	ldr	r0, [pc, #108]	@ (80011b4 <Process_IC_Buffer_CH4+0x134>)
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4613      	mov	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4403      	add	r3, r0
 8001154:	3308      	adds	r3, #8
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001160:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80011bc <Process_IC_Buffer_CH4+0x13c>
 8001164:	eec7 7a26 	vdiv.f32	s15, s14, s13
                        printf("CH4 PULSO %lu: WIDTH=%lu ticks (%.2f us)\r\n", 
 8001168:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800116c:	ed8d 7b00 	vstr	d7, [sp]
 8001170:	460a      	mov	r2, r1
 8001172:	6939      	ldr	r1, [r7, #16]
 8001174:	4812      	ldr	r0, [pc, #72]	@ (80011c0 <Process_IC_Buffer_CH4+0x140>)
 8001176:	f008 fb6b 	bl	8009850 <iprintf>
                    for (uint32_t j = 0; j < PULSE_BUF_LEN; j++)
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	3301      	adds	r3, #1
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	2b3f      	cmp	r3, #63	@ 0x3f
 8001184:	d9d6      	bls.n	8001134 <Process_IC_Buffer_CH4+0xb4>
                    }
                    pulse_index_ch4 = 0;
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <Process_IC_Buffer_CH4+0x130>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
                }
            }

            pulse_fsm_ch4.state = PULSE_IDLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <Process_IC_Buffer_CH4+0x12c>)
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	429a      	cmp	r2, r3
 800119e:	f4ff af77 	bcc.w	8001090 <Process_IC_Buffer_CH4+0x10>
        }
    }
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	24000360 	.word	0x24000360
 80011b0:	24000f74 	.word	0x24000f74
 80011b4:	24000c74 	.word	0x24000c74
 80011b8:	0800a6f0 	.word	0x0800a6f0
 80011bc:	42aa0000 	.word	0x42aa0000
 80011c0:	0800a708 	.word	0x0800a708

080011c4 <HAL_TIM_PeriodElapsedCallback>:
//}


/* Overflow del TIM2  extiende a 64 bits */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011d4:	d104      	bne.n	80011e0 <HAL_TIM_PeriodElapsedCallback+0x1c>
        timer_high++;
 80011d6:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_TIM_PeriodElapsedCallback+0x28>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3301      	adds	r3, #1
 80011dc:	4a03      	ldr	r2, [pc, #12]	@ (80011ec <HAL_TIM_PeriodElapsedCallback+0x28>)
 80011de:	6013      	str	r3, [r2, #0]
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	2400107c 	.word	0x2400107c

080011f0 <__io_putchar>:

/* Redireccin printf a UART */
PUTCHAR_PROTOTYPE
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80011f8:	1d39      	adds	r1, r7, #4
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	2201      	movs	r2, #1
 8001200:	4803      	ldr	r0, [pc, #12]	@ (8001210 <__io_putchar+0x20>)
 8001202:	f007 f845 	bl	8008290 <HAL_UART_Transmit>
    return ch;
 8001206:	687b      	ldr	r3, [r7, #4]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	240002b4 	.word	0x240002b4

08001214 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800121a:	463b      	mov	r3, r7
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001226:	f000 fd65 	bl	8001cf4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800122a:	2301      	movs	r3, #1
 800122c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800122e:	2300      	movs	r3, #0
 8001230:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001236:	231f      	movs	r3, #31
 8001238:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800123a:	2387      	movs	r3, #135	@ 0x87
 800123c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800123e:	2300      	movs	r3, #0
 8001240:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001242:	2300      	movs	r3, #0
 8001244:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001246:	2301      	movs	r3, #1
 8001248:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800124a:	2301      	movs	r3, #1
 800124c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001256:	463b      	mov	r3, r7
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fd83 	bl	8001d64 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800125e:	2004      	movs	r0, #4
 8001260:	f000 fd60 	bl	8001d24 <HAL_MPU_Enable>

}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
}
 8001272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <Error_Handler+0x8>

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <HAL_MspInit+0x30>)
 8001280:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001284:	4a08      	ldr	r2, [pc, #32]	@ (80012a8 <HAL_MspInit+0x30>)
 8001286:	f043 0302 	orr.w	r3, r3, #2
 800128a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800128e:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <HAL_MspInit+0x30>)
 8001290:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800129c:	bf00      	nop
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	58024400 	.word	0x58024400

080012ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012cc:	f040 8112 	bne.w	80014f4 <HAL_TIM_Base_MspInit+0x248>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012d0:	4b8a      	ldr	r3, [pc, #552]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 80012d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012d6:	4a89      	ldr	r2, [pc, #548]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012e0:	4b86      	ldr	r3, [pc, #536]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 80012e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b83      	ldr	r3, [pc, #524]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f4:	4a81      	ldr	r2, [pc, #516]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fe:	4b7f      	ldr	r3, [pc, #508]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130c:	4b7b      	ldr	r3, [pc, #492]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a7a      	ldr	r2, [pc, #488]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b77      	ldr	r3, [pc, #476]	@ (80014fc <HAL_TIM_Base_MspInit+0x250>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800132a:	2320      	movs	r3, #32
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800133a:	2301      	movs	r3, #1
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	486e      	ldr	r0, [pc, #440]	@ (8001500 <HAL_TIM_Base_MspInit+0x254>)
 8001346:	f002 fe21 	bl	8003f8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 800134a:	f640 4308 	movw	r3, #3080	@ 0xc08
 800134e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800135c:	2301      	movs	r3, #1
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4619      	mov	r1, r3
 8001366:	4867      	ldr	r0, [pc, #412]	@ (8001504 <HAL_TIM_Base_MspInit+0x258>)
 8001368:	f002 fe10 	bl	8003f8c <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream0;
 800136c:	4b66      	ldr	r3, [pc, #408]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 800136e:	4a67      	ldr	r2, [pc, #412]	@ (800150c <HAL_TIM_Base_MspInit+0x260>)
 8001370:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8001372:	4b65      	ldr	r3, [pc, #404]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 8001374:	2212      	movs	r2, #18
 8001376:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001378:	4b63      	ldr	r3, [pc, #396]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800137e:	4b62      	ldr	r3, [pc, #392]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 8001380:	2200      	movs	r2, #0
 8001382:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001384:	4b60      	ldr	r3, [pc, #384]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 8001386:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800138a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800138c:	4b5e      	ldr	r3, [pc, #376]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 800138e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001392:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001394:	4b5c      	ldr	r3, [pc, #368]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 8001396:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800139a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800139c:	4b5a      	ldr	r3, [pc, #360]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80013a2:	4b59      	ldr	r3, [pc, #356]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013a8:	4b57      	ldr	r3, [pc, #348]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80013ae:	4856      	ldr	r0, [pc, #344]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 80013b0:	f000 fd18 	bl	8001de4 <HAL_DMA_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <HAL_TIM_Base_MspInit+0x112>
    {
      Error_Handler();
 80013ba:	f7ff ff57 	bl	800126c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a51      	ldr	r2, [pc, #324]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 80013c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80013c4:	4a50      	ldr	r2, [pc, #320]	@ (8001508 <HAL_TIM_Base_MspInit+0x25c>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream1;
 80013ca:	4b51      	ldr	r3, [pc, #324]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013cc:	4a51      	ldr	r2, [pc, #324]	@ (8001514 <HAL_TIM_Base_MspInit+0x268>)
 80013ce:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 80013d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013d2:	2213      	movs	r2, #19
 80013d4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80013dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013de:	2200      	movs	r2, #0
 80013e0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80013e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013e8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013ea:	4b49      	ldr	r3, [pc, #292]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013f0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013f2:	4b47      	ldr	r3, [pc, #284]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013f8:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 80013fa:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 8001402:	2200      	movs	r2, #0
 8001404:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001406:	4b42      	ldr	r3, [pc, #264]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 800140c:	4840      	ldr	r0, [pc, #256]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 800140e:	f000 fce9 	bl	8001de4 <HAL_DMA_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <HAL_TIM_Base_MspInit+0x170>
    {
      Error_Handler();
 8001418:	f7ff ff28 	bl	800126c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a3c      	ldr	r2, [pc, #240]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 8001420:	629a      	str	r2, [r3, #40]	@ 0x28
 8001422:	4a3b      	ldr	r2, [pc, #236]	@ (8001510 <HAL_TIM_Base_MspInit+0x264>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream2;
 8001428:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800142a:	4a3c      	ldr	r2, [pc, #240]	@ (800151c <HAL_TIM_Base_MspInit+0x270>)
 800142c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 800142e:	4b3a      	ldr	r3, [pc, #232]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001430:	2214      	movs	r2, #20
 8001432:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001434:	4b38      	ldr	r3, [pc, #224]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800143a:	4b37      	ldr	r3, [pc, #220]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800143c:	2200      	movs	r2, #0
 800143e:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001440:	4b35      	ldr	r3, [pc, #212]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001442:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001446:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001448:	4b33      	ldr	r3, [pc, #204]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800144a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800144e:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001450:	4b31      	ldr	r3, [pc, #196]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001452:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001456:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8001458:	4b2f      	ldr	r3, [pc, #188]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800145e:	4b2e      	ldr	r3, [pc, #184]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001464:	4b2c      	ldr	r3, [pc, #176]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001466:	2200      	movs	r2, #0
 8001468:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800146a:	482b      	ldr	r0, [pc, #172]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800146c:	f000 fcba 	bl	8001de4 <HAL_DMA_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_TIM_Base_MspInit+0x1ce>
    {
      Error_Handler();
 8001476:	f7ff fef9 	bl	800126c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a26      	ldr	r2, [pc, #152]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 800147e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001480:	4a25      	ldr	r2, [pc, #148]	@ (8001518 <HAL_TIM_Base_MspInit+0x26c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Stream3;
 8001486:	4b26      	ldr	r3, [pc, #152]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 8001488:	4a26      	ldr	r2, [pc, #152]	@ (8001524 <HAL_TIM_Base_MspInit+0x278>)
 800148a:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_TIM2_CH4;
 800148c:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 800148e:	2215      	movs	r2, #21
 8001490:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001492:	4b23      	ldr	r3, [pc, #140]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001498:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800149e:	4b20      	ldr	r3, [pc, #128]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014a4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014ac:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014b0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014b4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 80014b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80014bc:	4b18      	ldr	r3, [pc, #96]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c2:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80014c8:	4815      	ldr	r0, [pc, #84]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014ca:	f000 fc8b 	bl	8001de4 <HAL_DMA_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <HAL_TIM_Base_MspInit+0x22c>
    {
      Error_Handler();
 80014d4:	f7ff feca 	bl	800126c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a11      	ldr	r2, [pc, #68]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80014de:	4a10      	ldr	r2, [pc, #64]	@ (8001520 <HAL_TIM_Base_MspInit+0x274>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2100      	movs	r1, #0
 80014e8:	201c      	movs	r0, #28
 80014ea:	f000 fbce 	bl	8001c8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014ee:	201c      	movs	r0, #28
 80014f0:	f000 fbe5 	bl	8001cbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014f4:	bf00      	nop
 80014f6:	3728      	adds	r7, #40	@ 0x28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	58024400 	.word	0x58024400
 8001500:	58020000 	.word	0x58020000
 8001504:	58020400 	.word	0x58020400
 8001508:	240000d4 	.word	0x240000d4
 800150c:	40020010 	.word	0x40020010
 8001510:	2400014c 	.word	0x2400014c
 8001514:	40020028 	.word	0x40020028
 8001518:	240001c4 	.word	0x240001c4
 800151c:	40020040 	.word	0x40020040
 8001520:	2400023c 	.word	0x2400023c
 8001524:	40020058 	.word	0x40020058

08001528 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b0b8      	sub	sp, #224	@ 0xe0
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	22b8      	movs	r2, #184	@ 0xb8
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f008 fac9 	bl	8009ae0 <memset>
  if(huart->Instance==USART3)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a27      	ldr	r2, [pc, #156]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d146      	bne.n	80015e6 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001558:	f04f 0202 	mov.w	r2, #2
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800156a:	f107 0310 	add.w	r3, r7, #16
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fe54 	bl	800521c <HAL_RCCEx_PeriphCLKConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800157a:	f7ff fe77 	bl	800126c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800157e:	4b1d      	ldr	r3, [pc, #116]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 8001580:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001584:	4a1b      	ldr	r2, [pc, #108]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 8001586:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800158a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 8001590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 800159e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a2:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 80015a4:	f043 0308 	orr.w	r3, r3, #8
 80015a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 80015ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c2:	2302      	movs	r3, #2
 80015c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015d4:	2307      	movs	r3, #7
 80015d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015da:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015de:	4619      	mov	r1, r3
 80015e0:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <HAL_UART_MspInit+0xd0>)
 80015e2:	f002 fcd3 	bl	8003f8c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80015e6:	bf00      	nop
 80015e8:	37e0      	adds	r7, #224	@ 0xe0
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40004800 	.word	0x40004800
 80015f4:	58024400 	.word	0x58024400
 80015f8:	58020c00 	.word	0x58020c00

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <NMI_Handler+0x4>

08001604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <HardFault_Handler+0x4>

0800160c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <MemManage_Handler+0x4>

08001614 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <BusFault_Handler+0x4>

0800161c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <UsageFault_Handler+0x4>

08001624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001652:	f000 fa1f 	bl	8001a94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001660:	4802      	ldr	r0, [pc, #8]	@ (800166c <DMA1_Stream0_IRQHandler+0x10>)
 8001662:	f001 f981 	bl	8002968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	240000d4 	.word	0x240000d4

08001670 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <DMA1_Stream1_IRQHandler+0x10>)
 8001676:	f001 f977 	bl	8002968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2400014c 	.word	0x2400014c

08001684 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <DMA1_Stream2_IRQHandler+0x10>)
 800168a:	f001 f96d 	bl	8002968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	240001c4 	.word	0x240001c4

08001698 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 800169c:	4802      	ldr	r0, [pc, #8]	@ (80016a8 <DMA1_Stream3_IRQHandler+0x10>)
 800169e:	f001 f963 	bl	8002968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	2400023c 	.word	0x2400023c

080016ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016b0:	4802      	ldr	r0, [pc, #8]	@ (80016bc <TIM2_IRQHandler+0x10>)
 80016b2:	f005 fe8d 	bl	80073d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	24000088 	.word	0x24000088

080016c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e00a      	b.n	80016e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016d2:	f3af 8000 	nop.w
 80016d6:	4601      	mov	r1, r0
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60ba      	str	r2, [r7, #8]
 80016de:	b2ca      	uxtb	r2, r1
 80016e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf0      	blt.n	80016d2 <_read+0x12>
  }

  return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	e009      	b.n	8001720 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	60ba      	str	r2, [r7, #8]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff fd6b 	bl	80011f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3301      	adds	r3, #1
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	429a      	cmp	r2, r3
 8001726:	dbf1      	blt.n	800170c <_write+0x12>
  }
  return len;
 8001728:	687b      	ldr	r3, [r7, #4]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <_close>:

int _close(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800173e:	4618      	mov	r0, r3
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800175a:	605a      	str	r2, [r3, #4]
  return 0;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_isatty>:

int _isatty(int file)
{
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001772:	2301      	movs	r3, #1
}
 8001774:	4618      	mov	r0, r3
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
	...

0800179c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a4:	4a14      	ldr	r2, [pc, #80]	@ (80017f8 <_sbrk+0x5c>)
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <_sbrk+0x60>)
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d102      	bne.n	80017be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017b8:	4b11      	ldr	r3, [pc, #68]	@ (8001800 <_sbrk+0x64>)
 80017ba:	4a12      	ldr	r2, [pc, #72]	@ (8001804 <_sbrk+0x68>)
 80017bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017be:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <_sbrk+0x64>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d207      	bcs.n	80017dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017cc:	f008 f9d6 	bl	8009b7c <__errno>
 80017d0:	4603      	mov	r3, r0
 80017d2:	220c      	movs	r2, #12
 80017d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e009      	b.n	80017f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <_sbrk+0x64>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	4a05      	ldr	r2, [pc, #20]	@ (8001800 <_sbrk+0x64>)
 80017ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ee:	68fb      	ldr	r3, [r7, #12]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	24050000 	.word	0x24050000
 80017fc:	00000400 	.word	0x00000400
 8001800:	24001080 	.word	0x24001080
 8001804:	240011d8 	.word	0x240011d8

08001808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800180c:	4b3e      	ldr	r3, [pc, #248]	@ (8001908 <SystemInit+0x100>)
 800180e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001812:	4a3d      	ldr	r2, [pc, #244]	@ (8001908 <SystemInit+0x100>)
 8001814:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001818:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800181c:	4b3b      	ldr	r3, [pc, #236]	@ (800190c <SystemInit+0x104>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 030f 	and.w	r3, r3, #15
 8001824:	2b06      	cmp	r3, #6
 8001826:	d807      	bhi.n	8001838 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001828:	4b38      	ldr	r3, [pc, #224]	@ (800190c <SystemInit+0x104>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f023 030f 	bic.w	r3, r3, #15
 8001830:	4a36      	ldr	r2, [pc, #216]	@ (800190c <SystemInit+0x104>)
 8001832:	f043 0307 	orr.w	r3, r3, #7
 8001836:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001838:	4b35      	ldr	r3, [pc, #212]	@ (8001910 <SystemInit+0x108>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a34      	ldr	r2, [pc, #208]	@ (8001910 <SystemInit+0x108>)
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001844:	4b32      	ldr	r3, [pc, #200]	@ (8001910 <SystemInit+0x108>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800184a:	4b31      	ldr	r3, [pc, #196]	@ (8001910 <SystemInit+0x108>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	4930      	ldr	r1, [pc, #192]	@ (8001910 <SystemInit+0x108>)
 8001850:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <SystemInit+0x10c>)
 8001852:	4013      	ands	r3, r2
 8001854:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001856:	4b2d      	ldr	r3, [pc, #180]	@ (800190c <SystemInit+0x104>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	2b00      	cmp	r3, #0
 8001860:	d007      	beq.n	8001872 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001862:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <SystemInit+0x104>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 030f 	bic.w	r3, r3, #15
 800186a:	4a28      	ldr	r2, [pc, #160]	@ (800190c <SystemInit+0x104>)
 800186c:	f043 0307 	orr.w	r3, r3, #7
 8001870:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001872:	4b27      	ldr	r3, [pc, #156]	@ (8001910 <SystemInit+0x108>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001878:	4b25      	ldr	r3, [pc, #148]	@ (8001910 <SystemInit+0x108>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800187e:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <SystemInit+0x108>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001884:	4b22      	ldr	r3, [pc, #136]	@ (8001910 <SystemInit+0x108>)
 8001886:	4a24      	ldr	r2, [pc, #144]	@ (8001918 <SystemInit+0x110>)
 8001888:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800188a:	4b21      	ldr	r3, [pc, #132]	@ (8001910 <SystemInit+0x108>)
 800188c:	4a23      	ldr	r2, [pc, #140]	@ (800191c <SystemInit+0x114>)
 800188e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001890:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <SystemInit+0x108>)
 8001892:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <SystemInit+0x118>)
 8001894:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001896:	4b1e      	ldr	r3, [pc, #120]	@ (8001910 <SystemInit+0x108>)
 8001898:	2200      	movs	r2, #0
 800189a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800189c:	4b1c      	ldr	r3, [pc, #112]	@ (8001910 <SystemInit+0x108>)
 800189e:	4a20      	ldr	r2, [pc, #128]	@ (8001920 <SystemInit+0x118>)
 80018a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <SystemInit+0x108>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80018a8:	4b19      	ldr	r3, [pc, #100]	@ (8001910 <SystemInit+0x108>)
 80018aa:	4a1d      	ldr	r2, [pc, #116]	@ (8001920 <SystemInit+0x118>)
 80018ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80018ae:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <SystemInit+0x108>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <SystemInit+0x108>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a15      	ldr	r2, [pc, #84]	@ (8001910 <SystemInit+0x108>)
 80018ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <SystemInit+0x108>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80018c6:	4b12      	ldr	r3, [pc, #72]	@ (8001910 <SystemInit+0x108>)
 80018c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d113      	bne.n	80018fc <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <SystemInit+0x108>)
 80018d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018da:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <SystemInit+0x108>)
 80018dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018e0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <SystemInit+0x11c>)
 80018e6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018ea:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018ec:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <SystemInit+0x108>)
 80018ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018f2:	4a07      	ldr	r2, [pc, #28]	@ (8001910 <SystemInit+0x108>)
 80018f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed00 	.word	0xe000ed00
 800190c:	52002000 	.word	0x52002000
 8001910:	58024400 	.word	0x58024400
 8001914:	eaf6ed7f 	.word	0xeaf6ed7f
 8001918:	02020200 	.word	0x02020200
 800191c:	01ff0000 	.word	0x01ff0000
 8001920:	01010280 	.word	0x01010280
 8001924:	52004000 	.word	0x52004000

08001928 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800192c:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <ExitRun0Mode+0x2c>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	4a08      	ldr	r2, [pc, #32]	@ (8001954 <ExitRun0Mode+0x2c>)
 8001932:	f043 0302 	orr.w	r3, r3, #2
 8001936:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001938:	bf00      	nop
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <ExitRun0Mode+0x2c>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f9      	beq.n	800193a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	58024800 	.word	0x58024800

08001958 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001958:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001994 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800195c:	f7ff ffe4 	bl	8001928 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001960:	f7ff ff52 	bl	8001808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001964:	480c      	ldr	r0, [pc, #48]	@ (8001998 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001966:	490d      	ldr	r1, [pc, #52]	@ (800199c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001968:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800196c:	e002      	b.n	8001974 <LoopCopyDataInit>

0800196e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001972:	3304      	adds	r3, #4

08001974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001978:	d3f9      	bcc.n	800196e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197a:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800197c:	4c0a      	ldr	r4, [pc, #40]	@ (80019a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001980:	e001      	b.n	8001986 <LoopFillZerobss>

08001982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001984:	3204      	adds	r2, #4

08001986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001988:	d3fb      	bcc.n	8001982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198a:	f008 f8fd 	bl	8009b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800198e:	f7fe fea5 	bl	80006dc <main>
  bx  lr
 8001992:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001994:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001998:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800199c:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80019a0:	0800a7b8 	.word	0x0800a7b8
  ldr r2, =_sbss
 80019a4:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 80019a8:	240011d4 	.word	0x240011d4

080019ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC3_IRQHandler>
	...

080019b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b6:	2003      	movs	r0, #3
 80019b8:	f000 f95c 	bl	8001c74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019bc:	f003 fa58 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 80019c0:	4602      	mov	r2, r0
 80019c2:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <HAL_Init+0x68>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	f003 030f 	and.w	r3, r3, #15
 80019cc:	4913      	ldr	r1, [pc, #76]	@ (8001a1c <HAL_Init+0x6c>)
 80019ce:	5ccb      	ldrb	r3, [r1, r3]
 80019d0:	f003 031f 	and.w	r3, r3, #31
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
 80019d8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019da:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <HAL_Init+0x68>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	4a0e      	ldr	r2, [pc, #56]	@ (8001a1c <HAL_Init+0x6c>)
 80019e4:	5cd3      	ldrb	r3, [r2, r3]
 80019e6:	f003 031f 	and.w	r3, r3, #31
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	fa22 f303 	lsr.w	r3, r2, r3
 80019f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001a20 <HAL_Init+0x70>)
 80019f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001a24 <HAL_Init+0x74>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019fa:	2000      	movs	r0, #0
 80019fc:	f000 f814 	bl	8001a28 <HAL_InitTick>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e002      	b.n	8001a10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a0a:	f7ff fc35 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	58024400 	.word	0x58024400
 8001a1c:	0800a734 	.word	0x0800a734
 8001a20:	24000004 	.word	0x24000004
 8001a24:	24000000 	.word	0x24000000

08001a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a30:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <HAL_InitTick+0x60>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e021      	b.n	8001a80 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a3c:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <HAL_InitTick+0x64>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_InitTick+0x60>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4619      	mov	r1, r3
 8001a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f941 	bl	8001cda <HAL_SYSTICK_Config>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00e      	b.n	8001a80 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b0f      	cmp	r3, #15
 8001a66:	d80a      	bhi.n	8001a7e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f000 f90b 	bl	8001c8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a74:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <HAL_InitTick+0x68>)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	e000      	b.n	8001a80 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	2400000c 	.word	0x2400000c
 8001a8c:	24000000 	.word	0x24000000
 8001a90:	24000008 	.word	0x24000008

08001a94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_IncTick+0x20>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4b06      	ldr	r3, [pc, #24]	@ (8001ab8 <HAL_IncTick+0x24>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	4a04      	ldr	r2, [pc, #16]	@ (8001ab8 <HAL_IncTick+0x24>)
 8001aa6:	6013      	str	r3, [r2, #0]
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	2400000c 	.word	0x2400000c
 8001ab8:	24001084 	.word	0x24001084

08001abc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac0:	4b03      	ldr	r3, [pc, #12]	@ (8001ad0 <HAL_GetTick+0x14>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	24001084 	.word	0x24001084

08001ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x40>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001af0:	4013      	ands	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x44>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x40>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	60d3      	str	r3, [r2, #12]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00
 8001b18:	05fa0000 	.word	0x05fa0000

08001b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b20:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <__NVIC_GetPriorityGrouping+0x18>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	f003 0307 	and.w	r3, r3, #7
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	db0b      	blt.n	8001b62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	f003 021f 	and.w	r2, r3, #31
 8001b50:	4907      	ldr	r1, [pc, #28]	@ (8001b70 <__NVIC_EnableIRQ+0x38>)
 8001b52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b56:	095b      	lsrs	r3, r3, #5
 8001b58:	2001      	movs	r0, #1
 8001b5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	e000e100 	.word	0xe000e100

08001b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	6039      	str	r1, [r7, #0]
 8001b7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	db0a      	blt.n	8001b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	490c      	ldr	r1, [pc, #48]	@ (8001bc0 <__NVIC_SetPriority+0x4c>)
 8001b8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b92:	0112      	lsls	r2, r2, #4
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	440b      	add	r3, r1
 8001b98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b9c:	e00a      	b.n	8001bb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	4908      	ldr	r1, [pc, #32]	@ (8001bc4 <__NVIC_SetPriority+0x50>)
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	f003 030f 	and.w	r3, r3, #15
 8001baa:	3b04      	subs	r3, #4
 8001bac:	0112      	lsls	r2, r2, #4
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	761a      	strb	r2, [r3, #24]
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000e100 	.word	0xe000e100
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b089      	sub	sp, #36	@ 0x24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	f1c3 0307 	rsb	r3, r3, #7
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	bf28      	it	cs
 8001be6:	2304      	movcs	r3, #4
 8001be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	3304      	adds	r3, #4
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d902      	bls.n	8001bf8 <NVIC_EncodePriority+0x30>
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3b03      	subs	r3, #3
 8001bf6:	e000      	b.n	8001bfa <NVIC_EncodePriority+0x32>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43da      	mvns	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c10:	f04f 31ff 	mov.w	r1, #4294967295
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	43d9      	mvns	r1, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	4313      	orrs	r3, r2
         );
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3724      	adds	r7, #36	@ 0x24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c40:	d301      	bcc.n	8001c46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c42:	2301      	movs	r3, #1
 8001c44:	e00f      	b.n	8001c66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c46:	4a0a      	ldr	r2, [pc, #40]	@ (8001c70 <SysTick_Config+0x40>)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c4e:	210f      	movs	r1, #15
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295
 8001c54:	f7ff ff8e 	bl	8001b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c58:	4b05      	ldr	r3, [pc, #20]	@ (8001c70 <SysTick_Config+0x40>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c5e:	4b04      	ldr	r3, [pc, #16]	@ (8001c70 <SysTick_Config+0x40>)
 8001c60:	2207      	movs	r2, #7
 8001c62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	e000e010 	.word	0xe000e010

08001c74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff ff29 	bl	8001ad4 <__NVIC_SetPriorityGrouping>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b086      	sub	sp, #24
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
 8001c96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c98:	f7ff ff40 	bl	8001b1c <__NVIC_GetPriorityGrouping>
 8001c9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	6978      	ldr	r0, [r7, #20]
 8001ca4:	f7ff ff90 	bl	8001bc8 <NVIC_EncodePriority>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cae:	4611      	mov	r1, r2
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff5f 	bl	8001b74 <__NVIC_SetPriority>
}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff33 	bl	8001b38 <__NVIC_EnableIRQ>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffa4 	bl	8001c30 <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001cf8:	f3bf 8f5f 	dmb	sy
}
 8001cfc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cfe:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_MPU_Disable+0x28>)
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	4a06      	ldr	r2, [pc, #24]	@ (8001d1c <HAL_MPU_Disable+0x28>)
 8001d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d08:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001d0a:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <HAL_MPU_Disable+0x2c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	605a      	str	r2, [r3, #4]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00
 8001d20:	e000ed90 	.word	0xe000ed90

08001d24 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d5c <HAL_MPU_Enable+0x38>)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001d36:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <HAL_MPU_Enable+0x3c>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <HAL_MPU_Enable+0x3c>)
 8001d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d40:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d42:	f3bf 8f4f 	dsb	sy
}
 8001d46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d48:	f3bf 8f6f 	isb	sy
}
 8001d4c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed90 	.word	0xe000ed90
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	785a      	ldrb	r2, [r3, #1]
 8001d70:	4b1b      	ldr	r3, [pc, #108]	@ (8001de0 <HAL_MPU_ConfigRegion+0x7c>)
 8001d72:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <HAL_MPU_ConfigRegion+0x7c>)
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	4a19      	ldr	r2, [pc, #100]	@ (8001de0 <HAL_MPU_ConfigRegion+0x7c>)
 8001d7a:	f023 0301 	bic.w	r3, r3, #1
 8001d7e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d80:	4a17      	ldr	r2, [pc, #92]	@ (8001de0 <HAL_MPU_ConfigRegion+0x7c>)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	7b1b      	ldrb	r3, [r3, #12]
 8001d8c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7adb      	ldrb	r3, [r3, #11]
 8001d92:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	7a9b      	ldrb	r3, [r3, #10]
 8001d9a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	7b5b      	ldrb	r3, [r3, #13]
 8001da2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001da4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7b9b      	ldrb	r3, [r3, #14]
 8001daa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001dac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	7bdb      	ldrb	r3, [r3, #15]
 8001db2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001db4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7a5b      	ldrb	r3, [r3, #9]
 8001dba:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001dbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7a1b      	ldrb	r3, [r3, #8]
 8001dc2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001dc4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	7812      	ldrb	r2, [r2, #0]
 8001dca:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001dcc:	4a04      	ldr	r2, [pc, #16]	@ (8001de0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001dce:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001dd0:	6113      	str	r3, [r2, #16]
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000ed90 	.word	0xe000ed90

08001de4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001dec:	f7ff fe66 	bl	8001abc <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d101      	bne.n	8001dfc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e312      	b.n	8002422 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a66      	ldr	r2, [pc, #408]	@ (8001f9c <HAL_DMA_Init+0x1b8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d04a      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a65      	ldr	r2, [pc, #404]	@ (8001fa0 <HAL_DMA_Init+0x1bc>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d045      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a63      	ldr	r2, [pc, #396]	@ (8001fa4 <HAL_DMA_Init+0x1c0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d040      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a62      	ldr	r2, [pc, #392]	@ (8001fa8 <HAL_DMA_Init+0x1c4>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d03b      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a60      	ldr	r2, [pc, #384]	@ (8001fac <HAL_DMA_Init+0x1c8>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d036      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a5f      	ldr	r2, [pc, #380]	@ (8001fb0 <HAL_DMA_Init+0x1cc>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d031      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fb4 <HAL_DMA_Init+0x1d0>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d02c      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a5c      	ldr	r2, [pc, #368]	@ (8001fb8 <HAL_DMA_Init+0x1d4>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d027      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a5a      	ldr	r2, [pc, #360]	@ (8001fbc <HAL_DMA_Init+0x1d8>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d022      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a59      	ldr	r2, [pc, #356]	@ (8001fc0 <HAL_DMA_Init+0x1dc>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d01d      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a57      	ldr	r2, [pc, #348]	@ (8001fc4 <HAL_DMA_Init+0x1e0>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d018      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a56      	ldr	r2, [pc, #344]	@ (8001fc8 <HAL_DMA_Init+0x1e4>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d013      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a54      	ldr	r2, [pc, #336]	@ (8001fcc <HAL_DMA_Init+0x1e8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00e      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a53      	ldr	r2, [pc, #332]	@ (8001fd0 <HAL_DMA_Init+0x1ec>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d009      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a51      	ldr	r2, [pc, #324]	@ (8001fd4 <HAL_DMA_Init+0x1f0>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d004      	beq.n	8001e9c <HAL_DMA_Init+0xb8>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a50      	ldr	r2, [pc, #320]	@ (8001fd8 <HAL_DMA_Init+0x1f4>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_DMA_Init+0xbc>
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e000      	b.n	8001ea2 <HAL_DMA_Init+0xbe>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 813c 	beq.w	8002120 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a37      	ldr	r2, [pc, #220]	@ (8001f9c <HAL_DMA_Init+0x1b8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d04a      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a36      	ldr	r2, [pc, #216]	@ (8001fa0 <HAL_DMA_Init+0x1bc>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d045      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a34      	ldr	r2, [pc, #208]	@ (8001fa4 <HAL_DMA_Init+0x1c0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d040      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a33      	ldr	r2, [pc, #204]	@ (8001fa8 <HAL_DMA_Init+0x1c4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d03b      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a31      	ldr	r2, [pc, #196]	@ (8001fac <HAL_DMA_Init+0x1c8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d036      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a30      	ldr	r2, [pc, #192]	@ (8001fb0 <HAL_DMA_Init+0x1cc>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d031      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a2e      	ldr	r2, [pc, #184]	@ (8001fb4 <HAL_DMA_Init+0x1d0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02c      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb8 <HAL_DMA_Init+0x1d4>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d027      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8001fbc <HAL_DMA_Init+0x1d8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d022      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a2a      	ldr	r2, [pc, #168]	@ (8001fc0 <HAL_DMA_Init+0x1dc>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d01d      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a28      	ldr	r2, [pc, #160]	@ (8001fc4 <HAL_DMA_Init+0x1e0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d018      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a27      	ldr	r2, [pc, #156]	@ (8001fc8 <HAL_DMA_Init+0x1e4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d013      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a25      	ldr	r2, [pc, #148]	@ (8001fcc <HAL_DMA_Init+0x1e8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00e      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a24      	ldr	r2, [pc, #144]	@ (8001fd0 <HAL_DMA_Init+0x1ec>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d009      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a22      	ldr	r2, [pc, #136]	@ (8001fd4 <HAL_DMA_Init+0x1f0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d004      	beq.n	8001f58 <HAL_DMA_Init+0x174>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a21      	ldr	r2, [pc, #132]	@ (8001fd8 <HAL_DMA_Init+0x1f4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d108      	bne.n	8001f6a <HAL_DMA_Init+0x186>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 0201 	bic.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	e007      	b.n	8001f7a <HAL_DMA_Init+0x196>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0201 	bic.w	r2, r2, #1
 8001f78:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001f7a:	e02f      	b.n	8001fdc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f7c:	f7ff fd9e 	bl	8001abc <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b05      	cmp	r3, #5
 8001f88:	d928      	bls.n	8001fdc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2203      	movs	r2, #3
 8001f94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e242      	b.n	8002422 <HAL_DMA_Init+0x63e>
 8001f9c:	40020010 	.word	0x40020010
 8001fa0:	40020028 	.word	0x40020028
 8001fa4:	40020040 	.word	0x40020040
 8001fa8:	40020058 	.word	0x40020058
 8001fac:	40020070 	.word	0x40020070
 8001fb0:	40020088 	.word	0x40020088
 8001fb4:	400200a0 	.word	0x400200a0
 8001fb8:	400200b8 	.word	0x400200b8
 8001fbc:	40020410 	.word	0x40020410
 8001fc0:	40020428 	.word	0x40020428
 8001fc4:	40020440 	.word	0x40020440
 8001fc8:	40020458 	.word	0x40020458
 8001fcc:	40020470 	.word	0x40020470
 8001fd0:	40020488 	.word	0x40020488
 8001fd4:	400204a0 	.word	0x400204a0
 8001fd8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1c8      	bne.n	8001f7c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	4b83      	ldr	r3, [pc, #524]	@ (8002204 <HAL_DMA_Init+0x420>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002002:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	691b      	ldr	r3, [r3, #16]
 8002008:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800200e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800201a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	4313      	orrs	r3, r2
 8002026:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	2b04      	cmp	r3, #4
 800202e:	d107      	bne.n	8002040 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002038:	4313      	orrs	r3, r2
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	4313      	orrs	r3, r2
 800203e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b28      	cmp	r3, #40	@ 0x28
 8002046:	d903      	bls.n	8002050 <HAL_DMA_Init+0x26c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b2e      	cmp	r3, #46	@ 0x2e
 800204e:	d91f      	bls.n	8002090 <HAL_DMA_Init+0x2ac>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b3e      	cmp	r3, #62	@ 0x3e
 8002056:	d903      	bls.n	8002060 <HAL_DMA_Init+0x27c>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b42      	cmp	r3, #66	@ 0x42
 800205e:	d917      	bls.n	8002090 <HAL_DMA_Init+0x2ac>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	2b46      	cmp	r3, #70	@ 0x46
 8002066:	d903      	bls.n	8002070 <HAL_DMA_Init+0x28c>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b48      	cmp	r3, #72	@ 0x48
 800206e:	d90f      	bls.n	8002090 <HAL_DMA_Init+0x2ac>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	2b4e      	cmp	r3, #78	@ 0x4e
 8002076:	d903      	bls.n	8002080 <HAL_DMA_Init+0x29c>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b52      	cmp	r3, #82	@ 0x52
 800207e:	d907      	bls.n	8002090 <HAL_DMA_Init+0x2ac>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	2b73      	cmp	r3, #115	@ 0x73
 8002086:	d905      	bls.n	8002094 <HAL_DMA_Init+0x2b0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b77      	cmp	r3, #119	@ 0x77
 800208e:	d801      	bhi.n	8002094 <HAL_DMA_Init+0x2b0>
 8002090:	2301      	movs	r3, #1
 8002092:	e000      	b.n	8002096 <HAL_DMA_Init+0x2b2>
 8002094:	2300      	movs	r3, #0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020a0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f023 0307 	bic.w	r3, r3, #7
 80020b8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	2b04      	cmp	r3, #4
 80020ca:	d117      	bne.n	80020fc <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00e      	beq.n	80020fc <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f001 fdca 	bl	8003c78 <DMA_CheckFifoParam>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d008      	beq.n	80020fc <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2240      	movs	r2, #64	@ 0x40
 80020ee:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e192      	b.n	8002422 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f001 fd05 	bl	8003b14 <DMA_CalcBaseAndBitshift>
 800210a:	4603      	mov	r3, r0
 800210c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	f003 031f 	and.w	r3, r3, #31
 8002116:	223f      	movs	r2, #63	@ 0x3f
 8002118:	409a      	lsls	r2, r3
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	e0c8      	b.n	80022b2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a38      	ldr	r2, [pc, #224]	@ (8002208 <HAL_DMA_Init+0x424>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d022      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a37      	ldr	r2, [pc, #220]	@ (800220c <HAL_DMA_Init+0x428>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d01d      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a35      	ldr	r2, [pc, #212]	@ (8002210 <HAL_DMA_Init+0x42c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d018      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a34      	ldr	r2, [pc, #208]	@ (8002214 <HAL_DMA_Init+0x430>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d013      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a32      	ldr	r2, [pc, #200]	@ (8002218 <HAL_DMA_Init+0x434>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d00e      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a31      	ldr	r2, [pc, #196]	@ (800221c <HAL_DMA_Init+0x438>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d009      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a2f      	ldr	r2, [pc, #188]	@ (8002220 <HAL_DMA_Init+0x43c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d004      	beq.n	8002170 <HAL_DMA_Init+0x38c>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a2e      	ldr	r2, [pc, #184]	@ (8002224 <HAL_DMA_Init+0x440>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d101      	bne.n	8002174 <HAL_DMA_Init+0x390>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <HAL_DMA_Init+0x392>
 8002174:	2300      	movs	r3, #0
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8092 	beq.w	80022a0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a21      	ldr	r2, [pc, #132]	@ (8002208 <HAL_DMA_Init+0x424>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d021      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a20      	ldr	r2, [pc, #128]	@ (800220c <HAL_DMA_Init+0x428>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d01c      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a1e      	ldr	r2, [pc, #120]	@ (8002210 <HAL_DMA_Init+0x42c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d017      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a1d      	ldr	r2, [pc, #116]	@ (8002214 <HAL_DMA_Init+0x430>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d012      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002218 <HAL_DMA_Init+0x434>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d00d      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1a      	ldr	r2, [pc, #104]	@ (800221c <HAL_DMA_Init+0x438>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d008      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a18      	ldr	r2, [pc, #96]	@ (8002220 <HAL_DMA_Init+0x43c>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d003      	beq.n	80021ca <HAL_DMA_Init+0x3e6>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a17      	ldr	r2, [pc, #92]	@ (8002224 <HAL_DMA_Init+0x440>)
 80021c8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2202      	movs	r2, #2
 80021ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <HAL_DMA_Init+0x444>)
 80021e6:	4013      	ands	r3, r2
 80021e8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b40      	cmp	r3, #64	@ 0x40
 80021f0:	d01c      	beq.n	800222c <HAL_DMA_Init+0x448>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b80      	cmp	r3, #128	@ 0x80
 80021f8:	d102      	bne.n	8002200 <HAL_DMA_Init+0x41c>
 80021fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021fe:	e016      	b.n	800222e <HAL_DMA_Init+0x44a>
 8002200:	2300      	movs	r3, #0
 8002202:	e014      	b.n	800222e <HAL_DMA_Init+0x44a>
 8002204:	fe10803f 	.word	0xfe10803f
 8002208:	58025408 	.word	0x58025408
 800220c:	5802541c 	.word	0x5802541c
 8002210:	58025430 	.word	0x58025430
 8002214:	58025444 	.word	0x58025444
 8002218:	58025458 	.word	0x58025458
 800221c:	5802546c 	.word	0x5802546c
 8002220:	58025480 	.word	0x58025480
 8002224:	58025494 	.word	0x58025494
 8002228:	fffe000f 	.word	0xfffe000f
 800222c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68d2      	ldr	r2, [r2, #12]
 8002232:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002234:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800223c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002244:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800224c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002254:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800225c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	461a      	mov	r2, r3
 8002272:	4b6e      	ldr	r3, [pc, #440]	@ (800242c <HAL_DMA_Init+0x648>)
 8002274:	4413      	add	r3, r2
 8002276:	4a6e      	ldr	r2, [pc, #440]	@ (8002430 <HAL_DMA_Init+0x64c>)
 8002278:	fba2 2303 	umull	r2, r3, r2, r3
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	009a      	lsls	r2, r3, #2
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f001 fc45 	bl	8003b14 <DMA_CalcBaseAndBitshift>
 800228a:	4603      	mov	r3, r0
 800228c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002292:	f003 031f 	and.w	r3, r3, #31
 8002296:	2201      	movs	r2, #1
 8002298:	409a      	lsls	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	e008      	b.n	80022b2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2240      	movs	r2, #64	@ 0x40
 80022a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2203      	movs	r2, #3
 80022aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e0b7      	b.n	8002422 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a5f      	ldr	r2, [pc, #380]	@ (8002434 <HAL_DMA_Init+0x650>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d072      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002438 <HAL_DMA_Init+0x654>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d06d      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a5c      	ldr	r2, [pc, #368]	@ (800243c <HAL_DMA_Init+0x658>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d068      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a5a      	ldr	r2, [pc, #360]	@ (8002440 <HAL_DMA_Init+0x65c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d063      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a59      	ldr	r2, [pc, #356]	@ (8002444 <HAL_DMA_Init+0x660>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d05e      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a57      	ldr	r2, [pc, #348]	@ (8002448 <HAL_DMA_Init+0x664>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d059      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a56      	ldr	r2, [pc, #344]	@ (800244c <HAL_DMA_Init+0x668>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d054      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a54      	ldr	r2, [pc, #336]	@ (8002450 <HAL_DMA_Init+0x66c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d04f      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a53      	ldr	r2, [pc, #332]	@ (8002454 <HAL_DMA_Init+0x670>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a51      	ldr	r2, [pc, #324]	@ (8002458 <HAL_DMA_Init+0x674>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a50      	ldr	r2, [pc, #320]	@ (800245c <HAL_DMA_Init+0x678>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a4e      	ldr	r2, [pc, #312]	@ (8002460 <HAL_DMA_Init+0x67c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a4d      	ldr	r2, [pc, #308]	@ (8002464 <HAL_DMA_Init+0x680>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a4b      	ldr	r2, [pc, #300]	@ (8002468 <HAL_DMA_Init+0x684>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a4a      	ldr	r2, [pc, #296]	@ (800246c <HAL_DMA_Init+0x688>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a48      	ldr	r2, [pc, #288]	@ (8002470 <HAL_DMA_Init+0x68c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a47      	ldr	r2, [pc, #284]	@ (8002474 <HAL_DMA_Init+0x690>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a45      	ldr	r2, [pc, #276]	@ (8002478 <HAL_DMA_Init+0x694>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a44      	ldr	r2, [pc, #272]	@ (800247c <HAL_DMA_Init+0x698>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a42      	ldr	r2, [pc, #264]	@ (8002480 <HAL_DMA_Init+0x69c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a41      	ldr	r2, [pc, #260]	@ (8002484 <HAL_DMA_Init+0x6a0>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a3f      	ldr	r2, [pc, #252]	@ (8002488 <HAL_DMA_Init+0x6a4>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a3e      	ldr	r2, [pc, #248]	@ (800248c <HAL_DMA_Init+0x6a8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_Init+0x5be>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a3c      	ldr	r2, [pc, #240]	@ (8002490 <HAL_DMA_Init+0x6ac>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d101      	bne.n	80023a6 <HAL_DMA_Init+0x5c2>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_DMA_Init+0x5c4>
 80023a6:	2300      	movs	r3, #0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d032      	beq.n	8002412 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f001 fcdf 	bl	8003d70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b80      	cmp	r3, #128	@ 0x80
 80023b8:	d102      	bne.n	80023c0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80023d4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d010      	beq.n	8002400 <HAL_DMA_Init+0x61c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d80c      	bhi.n	8002400 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f001 fd5c 	bl	8003ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	e008      	b.n	8002412 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	a7fdabf8 	.word	0xa7fdabf8
 8002430:	cccccccd 	.word	0xcccccccd
 8002434:	40020010 	.word	0x40020010
 8002438:	40020028 	.word	0x40020028
 800243c:	40020040 	.word	0x40020040
 8002440:	40020058 	.word	0x40020058
 8002444:	40020070 	.word	0x40020070
 8002448:	40020088 	.word	0x40020088
 800244c:	400200a0 	.word	0x400200a0
 8002450:	400200b8 	.word	0x400200b8
 8002454:	40020410 	.word	0x40020410
 8002458:	40020428 	.word	0x40020428
 800245c:	40020440 	.word	0x40020440
 8002460:	40020458 	.word	0x40020458
 8002464:	40020470 	.word	0x40020470
 8002468:	40020488 	.word	0x40020488
 800246c:	400204a0 	.word	0x400204a0
 8002470:	400204b8 	.word	0x400204b8
 8002474:	58025408 	.word	0x58025408
 8002478:	5802541c 	.word	0x5802541c
 800247c:	58025430 	.word	0x58025430
 8002480:	58025444 	.word	0x58025444
 8002484:	58025458 	.word	0x58025458
 8002488:	5802546c 	.word	0x5802546c
 800248c:	58025480 	.word	0x58025480
 8002490:	58025494 	.word	0x58025494

08002494 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e226      	b.n	80028fe <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d101      	bne.n	80024be <HAL_DMA_Start_IT+0x2a>
 80024ba:	2302      	movs	r3, #2
 80024bc:	e21f      	b.n	80028fe <HAL_DMA_Start_IT+0x46a>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	f040 820a 	bne.w	80028e8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2202      	movs	r2, #2
 80024d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a68      	ldr	r2, [pc, #416]	@ (8002688 <HAL_DMA_Start_IT+0x1f4>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d04a      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a66      	ldr	r2, [pc, #408]	@ (800268c <HAL_DMA_Start_IT+0x1f8>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d045      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a65      	ldr	r2, [pc, #404]	@ (8002690 <HAL_DMA_Start_IT+0x1fc>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d040      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a63      	ldr	r2, [pc, #396]	@ (8002694 <HAL_DMA_Start_IT+0x200>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d03b      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a62      	ldr	r2, [pc, #392]	@ (8002698 <HAL_DMA_Start_IT+0x204>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d036      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a60      	ldr	r2, [pc, #384]	@ (800269c <HAL_DMA_Start_IT+0x208>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d031      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a5f      	ldr	r2, [pc, #380]	@ (80026a0 <HAL_DMA_Start_IT+0x20c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d02c      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a5d      	ldr	r2, [pc, #372]	@ (80026a4 <HAL_DMA_Start_IT+0x210>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d027      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a5c      	ldr	r2, [pc, #368]	@ (80026a8 <HAL_DMA_Start_IT+0x214>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d022      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a5a      	ldr	r2, [pc, #360]	@ (80026ac <HAL_DMA_Start_IT+0x218>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d01d      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a59      	ldr	r2, [pc, #356]	@ (80026b0 <HAL_DMA_Start_IT+0x21c>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d018      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a57      	ldr	r2, [pc, #348]	@ (80026b4 <HAL_DMA_Start_IT+0x220>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d013      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a56      	ldr	r2, [pc, #344]	@ (80026b8 <HAL_DMA_Start_IT+0x224>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d00e      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a54      	ldr	r2, [pc, #336]	@ (80026bc <HAL_DMA_Start_IT+0x228>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d009      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a53      	ldr	r2, [pc, #332]	@ (80026c0 <HAL_DMA_Start_IT+0x22c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d004      	beq.n	8002582 <HAL_DMA_Start_IT+0xee>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a51      	ldr	r2, [pc, #324]	@ (80026c4 <HAL_DMA_Start_IT+0x230>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d108      	bne.n	8002594 <HAL_DMA_Start_IT+0x100>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 0201 	bic.w	r2, r2, #1
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e007      	b.n	80025a4 <HAL_DMA_Start_IT+0x110>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0201 	bic.w	r2, r2, #1
 80025a2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f001 f906 	bl	80037bc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a34      	ldr	r2, [pc, #208]	@ (8002688 <HAL_DMA_Start_IT+0x1f4>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d04a      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a33      	ldr	r2, [pc, #204]	@ (800268c <HAL_DMA_Start_IT+0x1f8>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d045      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a31      	ldr	r2, [pc, #196]	@ (8002690 <HAL_DMA_Start_IT+0x1fc>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d040      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a30      	ldr	r2, [pc, #192]	@ (8002694 <HAL_DMA_Start_IT+0x200>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d03b      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002698 <HAL_DMA_Start_IT+0x204>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d036      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a2d      	ldr	r2, [pc, #180]	@ (800269c <HAL_DMA_Start_IT+0x208>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d031      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a2b      	ldr	r2, [pc, #172]	@ (80026a0 <HAL_DMA_Start_IT+0x20c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d02c      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a2a      	ldr	r2, [pc, #168]	@ (80026a4 <HAL_DMA_Start_IT+0x210>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d027      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a28      	ldr	r2, [pc, #160]	@ (80026a8 <HAL_DMA_Start_IT+0x214>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d022      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a27      	ldr	r2, [pc, #156]	@ (80026ac <HAL_DMA_Start_IT+0x218>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d01d      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a25      	ldr	r2, [pc, #148]	@ (80026b0 <HAL_DMA_Start_IT+0x21c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d018      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a24      	ldr	r2, [pc, #144]	@ (80026b4 <HAL_DMA_Start_IT+0x220>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d013      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a22      	ldr	r2, [pc, #136]	@ (80026b8 <HAL_DMA_Start_IT+0x224>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00e      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a21      	ldr	r2, [pc, #132]	@ (80026bc <HAL_DMA_Start_IT+0x228>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d009      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a1f      	ldr	r2, [pc, #124]	@ (80026c0 <HAL_DMA_Start_IT+0x22c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d004      	beq.n	8002650 <HAL_DMA_Start_IT+0x1bc>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1e      	ldr	r2, [pc, #120]	@ (80026c4 <HAL_DMA_Start_IT+0x230>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <HAL_DMA_Start_IT+0x1c0>
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <HAL_DMA_Start_IT+0x1c2>
 8002654:	2300      	movs	r3, #0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d036      	beq.n	80026c8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 021e 	bic.w	r2, r3, #30
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f042 0216 	orr.w	r2, r2, #22
 800266c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	2b00      	cmp	r3, #0
 8002674:	d03e      	beq.n	80026f4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f042 0208 	orr.w	r2, r2, #8
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	e035      	b.n	80026f4 <HAL_DMA_Start_IT+0x260>
 8002688:	40020010 	.word	0x40020010
 800268c:	40020028 	.word	0x40020028
 8002690:	40020040 	.word	0x40020040
 8002694:	40020058 	.word	0x40020058
 8002698:	40020070 	.word	0x40020070
 800269c:	40020088 	.word	0x40020088
 80026a0:	400200a0 	.word	0x400200a0
 80026a4:	400200b8 	.word	0x400200b8
 80026a8:	40020410 	.word	0x40020410
 80026ac:	40020428 	.word	0x40020428
 80026b0:	40020440 	.word	0x40020440
 80026b4:	40020458 	.word	0x40020458
 80026b8:	40020470 	.word	0x40020470
 80026bc:	40020488 	.word	0x40020488
 80026c0:	400204a0 	.word	0x400204a0
 80026c4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f023 020e 	bic.w	r2, r3, #14
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 020a 	orr.w	r2, r2, #10
 80026da:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0204 	orr.w	r2, r2, #4
 80026f2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a83      	ldr	r2, [pc, #524]	@ (8002908 <HAL_DMA_Start_IT+0x474>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d072      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a82      	ldr	r2, [pc, #520]	@ (800290c <HAL_DMA_Start_IT+0x478>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d06d      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a80      	ldr	r2, [pc, #512]	@ (8002910 <HAL_DMA_Start_IT+0x47c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d068      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a7f      	ldr	r2, [pc, #508]	@ (8002914 <HAL_DMA_Start_IT+0x480>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d063      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a7d      	ldr	r2, [pc, #500]	@ (8002918 <HAL_DMA_Start_IT+0x484>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d05e      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a7c      	ldr	r2, [pc, #496]	@ (800291c <HAL_DMA_Start_IT+0x488>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d059      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a7a      	ldr	r2, [pc, #488]	@ (8002920 <HAL_DMA_Start_IT+0x48c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d054      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a79      	ldr	r2, [pc, #484]	@ (8002924 <HAL_DMA_Start_IT+0x490>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d04f      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a77      	ldr	r2, [pc, #476]	@ (8002928 <HAL_DMA_Start_IT+0x494>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d04a      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a76      	ldr	r2, [pc, #472]	@ (800292c <HAL_DMA_Start_IT+0x498>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d045      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a74      	ldr	r2, [pc, #464]	@ (8002930 <HAL_DMA_Start_IT+0x49c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d040      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a73      	ldr	r2, [pc, #460]	@ (8002934 <HAL_DMA_Start_IT+0x4a0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d03b      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a71      	ldr	r2, [pc, #452]	@ (8002938 <HAL_DMA_Start_IT+0x4a4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d036      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a70      	ldr	r2, [pc, #448]	@ (800293c <HAL_DMA_Start_IT+0x4a8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d031      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a6e      	ldr	r2, [pc, #440]	@ (8002940 <HAL_DMA_Start_IT+0x4ac>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d02c      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a6d      	ldr	r2, [pc, #436]	@ (8002944 <HAL_DMA_Start_IT+0x4b0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d027      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a6b      	ldr	r2, [pc, #428]	@ (8002948 <HAL_DMA_Start_IT+0x4b4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d022      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a6a      	ldr	r2, [pc, #424]	@ (800294c <HAL_DMA_Start_IT+0x4b8>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d01d      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a68      	ldr	r2, [pc, #416]	@ (8002950 <HAL_DMA_Start_IT+0x4bc>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d018      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a67      	ldr	r2, [pc, #412]	@ (8002954 <HAL_DMA_Start_IT+0x4c0>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d013      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a65      	ldr	r2, [pc, #404]	@ (8002958 <HAL_DMA_Start_IT+0x4c4>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d00e      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a64      	ldr	r2, [pc, #400]	@ (800295c <HAL_DMA_Start_IT+0x4c8>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d009      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a62      	ldr	r2, [pc, #392]	@ (8002960 <HAL_DMA_Start_IT+0x4cc>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d004      	beq.n	80027e4 <HAL_DMA_Start_IT+0x350>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a61      	ldr	r2, [pc, #388]	@ (8002964 <HAL_DMA_Start_IT+0x4d0>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d101      	bne.n	80027e8 <HAL_DMA_Start_IT+0x354>
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <HAL_DMA_Start_IT+0x356>
 80027e8:	2300      	movs	r3, #0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d01a      	beq.n	8002824 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002806:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800280a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800281e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002822:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a37      	ldr	r2, [pc, #220]	@ (8002908 <HAL_DMA_Start_IT+0x474>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d04a      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a36      	ldr	r2, [pc, #216]	@ (800290c <HAL_DMA_Start_IT+0x478>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d045      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a34      	ldr	r2, [pc, #208]	@ (8002910 <HAL_DMA_Start_IT+0x47c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d040      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a33      	ldr	r2, [pc, #204]	@ (8002914 <HAL_DMA_Start_IT+0x480>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d03b      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a31      	ldr	r2, [pc, #196]	@ (8002918 <HAL_DMA_Start_IT+0x484>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d036      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a30      	ldr	r2, [pc, #192]	@ (800291c <HAL_DMA_Start_IT+0x488>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d031      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a2e      	ldr	r2, [pc, #184]	@ (8002920 <HAL_DMA_Start_IT+0x48c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d02c      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a2d      	ldr	r2, [pc, #180]	@ (8002924 <HAL_DMA_Start_IT+0x490>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d027      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <HAL_DMA_Start_IT+0x494>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d022      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a2a      	ldr	r2, [pc, #168]	@ (800292c <HAL_DMA_Start_IT+0x498>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d01d      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a28      	ldr	r2, [pc, #160]	@ (8002930 <HAL_DMA_Start_IT+0x49c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d018      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a27      	ldr	r2, [pc, #156]	@ (8002934 <HAL_DMA_Start_IT+0x4a0>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d013      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a25      	ldr	r2, [pc, #148]	@ (8002938 <HAL_DMA_Start_IT+0x4a4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d00e      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a24      	ldr	r2, [pc, #144]	@ (800293c <HAL_DMA_Start_IT+0x4a8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d009      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a22      	ldr	r2, [pc, #136]	@ (8002940 <HAL_DMA_Start_IT+0x4ac>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d004      	beq.n	80028c4 <HAL_DMA_Start_IT+0x430>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a21      	ldr	r2, [pc, #132]	@ (8002944 <HAL_DMA_Start_IT+0x4b0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d108      	bne.n	80028d6 <HAL_DMA_Start_IT+0x442>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	e012      	b.n	80028fc <HAL_DMA_Start_IT+0x468>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f042 0201 	orr.w	r2, r2, #1
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	e009      	b.n	80028fc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80028fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40020010 	.word	0x40020010
 800290c:	40020028 	.word	0x40020028
 8002910:	40020040 	.word	0x40020040
 8002914:	40020058 	.word	0x40020058
 8002918:	40020070 	.word	0x40020070
 800291c:	40020088 	.word	0x40020088
 8002920:	400200a0 	.word	0x400200a0
 8002924:	400200b8 	.word	0x400200b8
 8002928:	40020410 	.word	0x40020410
 800292c:	40020428 	.word	0x40020428
 8002930:	40020440 	.word	0x40020440
 8002934:	40020458 	.word	0x40020458
 8002938:	40020470 	.word	0x40020470
 800293c:	40020488 	.word	0x40020488
 8002940:	400204a0 	.word	0x400204a0
 8002944:	400204b8 	.word	0x400204b8
 8002948:	58025408 	.word	0x58025408
 800294c:	5802541c 	.word	0x5802541c
 8002950:	58025430 	.word	0x58025430
 8002954:	58025444 	.word	0x58025444
 8002958:	58025458 	.word	0x58025458
 800295c:	5802546c 	.word	0x5802546c
 8002960:	58025480 	.word	0x58025480
 8002964:	58025494 	.word	0x58025494

08002968 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	@ 0x28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002974:	4b67      	ldr	r3, [pc, #412]	@ (8002b14 <HAL_DMA_IRQHandler+0x1ac>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a67      	ldr	r2, [pc, #412]	@ (8002b18 <HAL_DMA_IRQHandler+0x1b0>)
 800297a:	fba2 2303 	umull	r2, r3, r2, r3
 800297e:	0a9b      	lsrs	r3, r3, #10
 8002980:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002986:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800298c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a5f      	ldr	r2, [pc, #380]	@ (8002b1c <HAL_DMA_IRQHandler+0x1b4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d04a      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002b20 <HAL_DMA_IRQHandler+0x1b8>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d045      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002b24 <HAL_DMA_IRQHandler+0x1bc>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d040      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002b28 <HAL_DMA_IRQHandler+0x1c0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d03b      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a59      	ldr	r2, [pc, #356]	@ (8002b2c <HAL_DMA_IRQHandler+0x1c4>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d036      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a57      	ldr	r2, [pc, #348]	@ (8002b30 <HAL_DMA_IRQHandler+0x1c8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d031      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a56      	ldr	r2, [pc, #344]	@ (8002b34 <HAL_DMA_IRQHandler+0x1cc>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d02c      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a54      	ldr	r2, [pc, #336]	@ (8002b38 <HAL_DMA_IRQHandler+0x1d0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d027      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a53      	ldr	r2, [pc, #332]	@ (8002b3c <HAL_DMA_IRQHandler+0x1d4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d022      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a51      	ldr	r2, [pc, #324]	@ (8002b40 <HAL_DMA_IRQHandler+0x1d8>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d01d      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a50      	ldr	r2, [pc, #320]	@ (8002b44 <HAL_DMA_IRQHandler+0x1dc>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d018      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002b48 <HAL_DMA_IRQHandler+0x1e0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d013      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a4d      	ldr	r2, [pc, #308]	@ (8002b4c <HAL_DMA_IRQHandler+0x1e4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d00e      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a4b      	ldr	r2, [pc, #300]	@ (8002b50 <HAL_DMA_IRQHandler+0x1e8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d009      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b54 <HAL_DMA_IRQHandler+0x1ec>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d004      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xd2>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a48      	ldr	r2, [pc, #288]	@ (8002b58 <HAL_DMA_IRQHandler+0x1f0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d101      	bne.n	8002a3e <HAL_DMA_IRQHandler+0xd6>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <HAL_DMA_IRQHandler+0xd8>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 842b 	beq.w	800329c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4a:	f003 031f 	and.w	r3, r3, #31
 8002a4e:	2208      	movs	r2, #8
 8002a50:	409a      	lsls	r2, r3
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f000 80a2 	beq.w	8002ba0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a2e      	ldr	r2, [pc, #184]	@ (8002b1c <HAL_DMA_IRQHandler+0x1b4>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d04a      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002b20 <HAL_DMA_IRQHandler+0x1b8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d045      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a2b      	ldr	r2, [pc, #172]	@ (8002b24 <HAL_DMA_IRQHandler+0x1bc>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d040      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a2a      	ldr	r2, [pc, #168]	@ (8002b28 <HAL_DMA_IRQHandler+0x1c0>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d03b      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a28      	ldr	r2, [pc, #160]	@ (8002b2c <HAL_DMA_IRQHandler+0x1c4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d036      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a27      	ldr	r2, [pc, #156]	@ (8002b30 <HAL_DMA_IRQHandler+0x1c8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d031      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a25      	ldr	r2, [pc, #148]	@ (8002b34 <HAL_DMA_IRQHandler+0x1cc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d02c      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a24      	ldr	r2, [pc, #144]	@ (8002b38 <HAL_DMA_IRQHandler+0x1d0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d027      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a22      	ldr	r2, [pc, #136]	@ (8002b3c <HAL_DMA_IRQHandler+0x1d4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d022      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a21      	ldr	r2, [pc, #132]	@ (8002b40 <HAL_DMA_IRQHandler+0x1d8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d01d      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1f      	ldr	r2, [pc, #124]	@ (8002b44 <HAL_DMA_IRQHandler+0x1dc>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d018      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a1e      	ldr	r2, [pc, #120]	@ (8002b48 <HAL_DMA_IRQHandler+0x1e0>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d013      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a1c      	ldr	r2, [pc, #112]	@ (8002b4c <HAL_DMA_IRQHandler+0x1e4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00e      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b50 <HAL_DMA_IRQHandler+0x1e8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d009      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a19      	ldr	r2, [pc, #100]	@ (8002b54 <HAL_DMA_IRQHandler+0x1ec>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d004      	beq.n	8002afc <HAL_DMA_IRQHandler+0x194>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a18      	ldr	r2, [pc, #96]	@ (8002b58 <HAL_DMA_IRQHandler+0x1f0>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d12f      	bne.n	8002b5c <HAL_DMA_IRQHandler+0x1f4>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	bf14      	ite	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	2300      	moveq	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	e02e      	b.n	8002b70 <HAL_DMA_IRQHandler+0x208>
 8002b12:	bf00      	nop
 8002b14:	24000000 	.word	0x24000000
 8002b18:	1b4e81b5 	.word	0x1b4e81b5
 8002b1c:	40020010 	.word	0x40020010
 8002b20:	40020028 	.word	0x40020028
 8002b24:	40020040 	.word	0x40020040
 8002b28:	40020058 	.word	0x40020058
 8002b2c:	40020070 	.word	0x40020070
 8002b30:	40020088 	.word	0x40020088
 8002b34:	400200a0 	.word	0x400200a0
 8002b38:	400200b8 	.word	0x400200b8
 8002b3c:	40020410 	.word	0x40020410
 8002b40:	40020428 	.word	0x40020428
 8002b44:	40020440 	.word	0x40020440
 8002b48:	40020458 	.word	0x40020458
 8002b4c:	40020470 	.word	0x40020470
 8002b50:	40020488 	.word	0x40020488
 8002b54:	400204a0 	.word	0x400204a0
 8002b58:	400204b8 	.word	0x400204b8
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	bf14      	ite	ne
 8002b6a:	2301      	movne	r3, #1
 8002b6c:	2300      	moveq	r3, #0
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d015      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0204 	bic.w	r2, r2, #4
 8002b82:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	2208      	movs	r2, #8
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b98:	f043 0201 	orr.w	r2, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d06e      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a69      	ldr	r2, [pc, #420]	@ (8002d60 <HAL_DMA_IRQHandler+0x3f8>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d04a      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a67      	ldr	r2, [pc, #412]	@ (8002d64 <HAL_DMA_IRQHandler+0x3fc>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d045      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a66      	ldr	r2, [pc, #408]	@ (8002d68 <HAL_DMA_IRQHandler+0x400>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d040      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a64      	ldr	r2, [pc, #400]	@ (8002d6c <HAL_DMA_IRQHandler+0x404>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d03b      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a63      	ldr	r2, [pc, #396]	@ (8002d70 <HAL_DMA_IRQHandler+0x408>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d036      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a61      	ldr	r2, [pc, #388]	@ (8002d74 <HAL_DMA_IRQHandler+0x40c>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d031      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a60      	ldr	r2, [pc, #384]	@ (8002d78 <HAL_DMA_IRQHandler+0x410>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d02c      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a5e      	ldr	r2, [pc, #376]	@ (8002d7c <HAL_DMA_IRQHandler+0x414>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d027      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a5d      	ldr	r2, [pc, #372]	@ (8002d80 <HAL_DMA_IRQHandler+0x418>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d022      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a5b      	ldr	r2, [pc, #364]	@ (8002d84 <HAL_DMA_IRQHandler+0x41c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d01d      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002d88 <HAL_DMA_IRQHandler+0x420>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d018      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a58      	ldr	r2, [pc, #352]	@ (8002d8c <HAL_DMA_IRQHandler+0x424>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a57      	ldr	r2, [pc, #348]	@ (8002d90 <HAL_DMA_IRQHandler+0x428>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d00e      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a55      	ldr	r2, [pc, #340]	@ (8002d94 <HAL_DMA_IRQHandler+0x42c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d009      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a54      	ldr	r2, [pc, #336]	@ (8002d98 <HAL_DMA_IRQHandler+0x430>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d004      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x2ee>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a52      	ldr	r2, [pc, #328]	@ (8002d9c <HAL_DMA_IRQHandler+0x434>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d10a      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x304>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bf14      	ite	ne
 8002c64:	2301      	movne	r3, #1
 8002c66:	2300      	moveq	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	e003      	b.n	8002c74 <HAL_DMA_IRQHandler+0x30c>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2300      	movs	r3, #0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00d      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	2201      	movs	r2, #1
 8002c82:	409a      	lsls	r2, r3
 8002c84:	6a3b      	ldr	r3, [r7, #32]
 8002c86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8c:	f043 0202 	orr.w	r2, r3, #2
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	2204      	movs	r2, #4
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 808f 	beq.w	8002dc8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a2c      	ldr	r2, [pc, #176]	@ (8002d60 <HAL_DMA_IRQHandler+0x3f8>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d04a      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8002d64 <HAL_DMA_IRQHandler+0x3fc>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d045      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a29      	ldr	r2, [pc, #164]	@ (8002d68 <HAL_DMA_IRQHandler+0x400>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d040      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a27      	ldr	r2, [pc, #156]	@ (8002d6c <HAL_DMA_IRQHandler+0x404>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d03b      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a26      	ldr	r2, [pc, #152]	@ (8002d70 <HAL_DMA_IRQHandler+0x408>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d036      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a24      	ldr	r2, [pc, #144]	@ (8002d74 <HAL_DMA_IRQHandler+0x40c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d031      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a23      	ldr	r2, [pc, #140]	@ (8002d78 <HAL_DMA_IRQHandler+0x410>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d02c      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a21      	ldr	r2, [pc, #132]	@ (8002d7c <HAL_DMA_IRQHandler+0x414>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d027      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a20      	ldr	r2, [pc, #128]	@ (8002d80 <HAL_DMA_IRQHandler+0x418>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d022      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1e      	ldr	r2, [pc, #120]	@ (8002d84 <HAL_DMA_IRQHandler+0x41c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d01d      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a1d      	ldr	r2, [pc, #116]	@ (8002d88 <HAL_DMA_IRQHandler+0x420>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d018      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002d8c <HAL_DMA_IRQHandler+0x424>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d013      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a1a      	ldr	r2, [pc, #104]	@ (8002d90 <HAL_DMA_IRQHandler+0x428>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d00e      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a18      	ldr	r2, [pc, #96]	@ (8002d94 <HAL_DMA_IRQHandler+0x42c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d009      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a17      	ldr	r2, [pc, #92]	@ (8002d98 <HAL_DMA_IRQHandler+0x430>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d004      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x3e2>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a15      	ldr	r2, [pc, #84]	@ (8002d9c <HAL_DMA_IRQHandler+0x434>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d12a      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x438>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf14      	ite	ne
 8002d58:	2301      	movne	r3, #1
 8002d5a:	2300      	moveq	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	e023      	b.n	8002da8 <HAL_DMA_IRQHandler+0x440>
 8002d60:	40020010 	.word	0x40020010
 8002d64:	40020028 	.word	0x40020028
 8002d68:	40020040 	.word	0x40020040
 8002d6c:	40020058 	.word	0x40020058
 8002d70:	40020070 	.word	0x40020070
 8002d74:	40020088 	.word	0x40020088
 8002d78:	400200a0 	.word	0x400200a0
 8002d7c:	400200b8 	.word	0x400200b8
 8002d80:	40020410 	.word	0x40020410
 8002d84:	40020428 	.word	0x40020428
 8002d88:	40020440 	.word	0x40020440
 8002d8c:	40020458 	.word	0x40020458
 8002d90:	40020470 	.word	0x40020470
 8002d94:	40020488 	.word	0x40020488
 8002d98:	400204a0 	.word	0x400204a0
 8002d9c:	400204b8 	.word	0x400204b8
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2300      	movs	r3, #0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00d      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db0:	f003 031f 	and.w	r3, r3, #31
 8002db4:	2204      	movs	r2, #4
 8002db6:	409a      	lsls	r2, r3
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc0:	f043 0204 	orr.w	r2, r3, #4
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dcc:	f003 031f 	and.w	r3, r3, #31
 8002dd0:	2210      	movs	r2, #16
 8002dd2:	409a      	lsls	r2, r3
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80a6 	beq.w	8002f2a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a85      	ldr	r2, [pc, #532]	@ (8002ff8 <HAL_DMA_IRQHandler+0x690>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d04a      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a83      	ldr	r2, [pc, #524]	@ (8002ffc <HAL_DMA_IRQHandler+0x694>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d045      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a82      	ldr	r2, [pc, #520]	@ (8003000 <HAL_DMA_IRQHandler+0x698>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d040      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a80      	ldr	r2, [pc, #512]	@ (8003004 <HAL_DMA_IRQHandler+0x69c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d03b      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a7f      	ldr	r2, [pc, #508]	@ (8003008 <HAL_DMA_IRQHandler+0x6a0>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d036      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a7d      	ldr	r2, [pc, #500]	@ (800300c <HAL_DMA_IRQHandler+0x6a4>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d031      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a7c      	ldr	r2, [pc, #496]	@ (8003010 <HAL_DMA_IRQHandler+0x6a8>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d02c      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a7a      	ldr	r2, [pc, #488]	@ (8003014 <HAL_DMA_IRQHandler+0x6ac>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d027      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a79      	ldr	r2, [pc, #484]	@ (8003018 <HAL_DMA_IRQHandler+0x6b0>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d022      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a77      	ldr	r2, [pc, #476]	@ (800301c <HAL_DMA_IRQHandler+0x6b4>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d01d      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a76      	ldr	r2, [pc, #472]	@ (8003020 <HAL_DMA_IRQHandler+0x6b8>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d018      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a74      	ldr	r2, [pc, #464]	@ (8003024 <HAL_DMA_IRQHandler+0x6bc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d013      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a73      	ldr	r2, [pc, #460]	@ (8003028 <HAL_DMA_IRQHandler+0x6c0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00e      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a71      	ldr	r2, [pc, #452]	@ (800302c <HAL_DMA_IRQHandler+0x6c4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d009      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a70      	ldr	r2, [pc, #448]	@ (8003030 <HAL_DMA_IRQHandler+0x6c8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d004      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x516>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a6e      	ldr	r2, [pc, #440]	@ (8003034 <HAL_DMA_IRQHandler+0x6cc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d10a      	bne.n	8002e94 <HAL_DMA_IRQHandler+0x52c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf14      	ite	ne
 8002e8c:	2301      	movne	r3, #1
 8002e8e:	2300      	moveq	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e009      	b.n	8002ea8 <HAL_DMA_IRQHandler+0x540>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	bf14      	ite	ne
 8002ea2:	2301      	movne	r3, #1
 8002ea4:	2300      	moveq	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d03e      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	2210      	movs	r2, #16
 8002eb6:	409a      	lsls	r2, r3
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d018      	beq.n	8002efc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d108      	bne.n	8002eea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d024      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	4798      	blx	r3
 8002ee8:	e01f      	b.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01b      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
 8002efa:	e016      	b.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d107      	bne.n	8002f1a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0208 	bic.w	r2, r2, #8
 8002f18:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2e:	f003 031f 	and.w	r3, r3, #31
 8002f32:	2220      	movs	r2, #32
 8002f34:	409a      	lsls	r2, r3
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 8110 	beq.w	8003160 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff8 <HAL_DMA_IRQHandler+0x690>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d04a      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a2b      	ldr	r2, [pc, #172]	@ (8002ffc <HAL_DMA_IRQHandler+0x694>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d045      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a29      	ldr	r2, [pc, #164]	@ (8003000 <HAL_DMA_IRQHandler+0x698>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d040      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a28      	ldr	r2, [pc, #160]	@ (8003004 <HAL_DMA_IRQHandler+0x69c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d03b      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a26      	ldr	r2, [pc, #152]	@ (8003008 <HAL_DMA_IRQHandler+0x6a0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d036      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a25      	ldr	r2, [pc, #148]	@ (800300c <HAL_DMA_IRQHandler+0x6a4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d031      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a23      	ldr	r2, [pc, #140]	@ (8003010 <HAL_DMA_IRQHandler+0x6a8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d02c      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a22      	ldr	r2, [pc, #136]	@ (8003014 <HAL_DMA_IRQHandler+0x6ac>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d027      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a20      	ldr	r2, [pc, #128]	@ (8003018 <HAL_DMA_IRQHandler+0x6b0>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d022      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800301c <HAL_DMA_IRQHandler+0x6b4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d01d      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003020 <HAL_DMA_IRQHandler+0x6b8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d018      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003024 <HAL_DMA_IRQHandler+0x6bc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d013      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a1a      	ldr	r2, [pc, #104]	@ (8003028 <HAL_DMA_IRQHandler+0x6c0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d00e      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a19      	ldr	r2, [pc, #100]	@ (800302c <HAL_DMA_IRQHandler+0x6c4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d009      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a17      	ldr	r2, [pc, #92]	@ (8003030 <HAL_DMA_IRQHandler+0x6c8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d004      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x678>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a16      	ldr	r2, [pc, #88]	@ (8003034 <HAL_DMA_IRQHandler+0x6cc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d12b      	bne.n	8003038 <HAL_DMA_IRQHandler+0x6d0>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0310 	and.w	r3, r3, #16
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	bf14      	ite	ne
 8002fee:	2301      	movne	r3, #1
 8002ff0:	2300      	moveq	r3, #0
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	e02a      	b.n	800304c <HAL_DMA_IRQHandler+0x6e4>
 8002ff6:	bf00      	nop
 8002ff8:	40020010 	.word	0x40020010
 8002ffc:	40020028 	.word	0x40020028
 8003000:	40020040 	.word	0x40020040
 8003004:	40020058 	.word	0x40020058
 8003008:	40020070 	.word	0x40020070
 800300c:	40020088 	.word	0x40020088
 8003010:	400200a0 	.word	0x400200a0
 8003014:	400200b8 	.word	0x400200b8
 8003018:	40020410 	.word	0x40020410
 800301c:	40020428 	.word	0x40020428
 8003020:	40020440 	.word	0x40020440
 8003024:	40020458 	.word	0x40020458
 8003028:	40020470 	.word	0x40020470
 800302c:	40020488 	.word	0x40020488
 8003030:	400204a0 	.word	0x400204a0
 8003034:	400204b8 	.word	0x400204b8
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	bf14      	ite	ne
 8003046:	2301      	movne	r3, #1
 8003048:	2300      	moveq	r3, #0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 8087 	beq.w	8003160 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003056:	f003 031f 	and.w	r3, r3, #31
 800305a:	2220      	movs	r2, #32
 800305c:	409a      	lsls	r2, r3
 800305e:	6a3b      	ldr	r3, [r7, #32]
 8003060:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b04      	cmp	r3, #4
 800306c:	d139      	bne.n	80030e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0216 	bic.w	r2, r2, #22
 800307c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800308c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d103      	bne.n	800309e <HAL_DMA_IRQHandler+0x736>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800309a:	2b00      	cmp	r3, #0
 800309c:	d007      	beq.n	80030ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0208 	bic.w	r2, r2, #8
 80030ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	223f      	movs	r2, #63	@ 0x3f
 80030b8:	409a      	lsls	r2, r3
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 834a 	beq.w	800376c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4798      	blx	r3
          }
          return;
 80030e0:	e344      	b.n	800376c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d018      	beq.n	8003122 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d108      	bne.n	8003110 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003102:	2b00      	cmp	r3, #0
 8003104:	d02c      	beq.n	8003160 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	4798      	blx	r3
 800310e:	e027      	b.n	8003160 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003114:	2b00      	cmp	r3, #0
 8003116:	d023      	beq.n	8003160 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	4798      	blx	r3
 8003120:	e01e      	b.n	8003160 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10f      	bne.n	8003150 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f022 0210 	bic.w	r2, r2, #16
 800313e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8306 	beq.w	8003776 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	f000 8088 	beq.w	8003288 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2204      	movs	r2, #4
 800317c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a7a      	ldr	r2, [pc, #488]	@ (8003370 <HAL_DMA_IRQHandler+0xa08>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d04a      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a79      	ldr	r2, [pc, #484]	@ (8003374 <HAL_DMA_IRQHandler+0xa0c>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d045      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a77      	ldr	r2, [pc, #476]	@ (8003378 <HAL_DMA_IRQHandler+0xa10>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d040      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a76      	ldr	r2, [pc, #472]	@ (800337c <HAL_DMA_IRQHandler+0xa14>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d03b      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a74      	ldr	r2, [pc, #464]	@ (8003380 <HAL_DMA_IRQHandler+0xa18>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d036      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a73      	ldr	r2, [pc, #460]	@ (8003384 <HAL_DMA_IRQHandler+0xa1c>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d031      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a71      	ldr	r2, [pc, #452]	@ (8003388 <HAL_DMA_IRQHandler+0xa20>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d02c      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a70      	ldr	r2, [pc, #448]	@ (800338c <HAL_DMA_IRQHandler+0xa24>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d027      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003390 <HAL_DMA_IRQHandler+0xa28>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d022      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a6d      	ldr	r2, [pc, #436]	@ (8003394 <HAL_DMA_IRQHandler+0xa2c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d01d      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a6b      	ldr	r2, [pc, #428]	@ (8003398 <HAL_DMA_IRQHandler+0xa30>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d018      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a6a      	ldr	r2, [pc, #424]	@ (800339c <HAL_DMA_IRQHandler+0xa34>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d013      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a68      	ldr	r2, [pc, #416]	@ (80033a0 <HAL_DMA_IRQHandler+0xa38>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00e      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a67      	ldr	r2, [pc, #412]	@ (80033a4 <HAL_DMA_IRQHandler+0xa3c>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d009      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a65      	ldr	r2, [pc, #404]	@ (80033a8 <HAL_DMA_IRQHandler+0xa40>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d004      	beq.n	8003220 <HAL_DMA_IRQHandler+0x8b8>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a64      	ldr	r2, [pc, #400]	@ (80033ac <HAL_DMA_IRQHandler+0xa44>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d108      	bne.n	8003232 <HAL_DMA_IRQHandler+0x8ca>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0201 	bic.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	e007      	b.n	8003242 <HAL_DMA_IRQHandler+0x8da>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 0201 	bic.w	r2, r2, #1
 8003240:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	3301      	adds	r3, #1
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800324a:	429a      	cmp	r2, r3
 800324c:	d307      	bcc.n	800325e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1f2      	bne.n	8003242 <HAL_DMA_IRQHandler+0x8da>
 800325c:	e000      	b.n	8003260 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800325e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2203      	movs	r2, #3
 8003272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003276:	e003      	b.n	8003280 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 8272 	beq.w	8003776 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	4798      	blx	r3
 800329a:	e26c      	b.n	8003776 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a43      	ldr	r2, [pc, #268]	@ (80033b0 <HAL_DMA_IRQHandler+0xa48>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d022      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a42      	ldr	r2, [pc, #264]	@ (80033b4 <HAL_DMA_IRQHandler+0xa4c>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d01d      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a40      	ldr	r2, [pc, #256]	@ (80033b8 <HAL_DMA_IRQHandler+0xa50>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d018      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a3f      	ldr	r2, [pc, #252]	@ (80033bc <HAL_DMA_IRQHandler+0xa54>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d013      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a3d      	ldr	r2, [pc, #244]	@ (80033c0 <HAL_DMA_IRQHandler+0xa58>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d00e      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a3c      	ldr	r2, [pc, #240]	@ (80033c4 <HAL_DMA_IRQHandler+0xa5c>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d009      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a3a      	ldr	r2, [pc, #232]	@ (80033c8 <HAL_DMA_IRQHandler+0xa60>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d004      	beq.n	80032ec <HAL_DMA_IRQHandler+0x984>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a39      	ldr	r2, [pc, #228]	@ (80033cc <HAL_DMA_IRQHandler+0xa64>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d101      	bne.n	80032f0 <HAL_DMA_IRQHandler+0x988>
 80032ec:	2301      	movs	r3, #1
 80032ee:	e000      	b.n	80032f2 <HAL_DMA_IRQHandler+0x98a>
 80032f0:	2300      	movs	r3, #0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f000 823f 	beq.w	8003776 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	2204      	movs	r2, #4
 800330a:	409a      	lsls	r2, r3
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	4013      	ands	r3, r2
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80cd 	beq.w	80034b0 <HAL_DMA_IRQHandler+0xb48>
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 80c7 	beq.w	80034b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003326:	f003 031f 	and.w	r3, r3, #31
 800332a:	2204      	movs	r2, #4
 800332c:	409a      	lsls	r2, r3
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d049      	beq.n	80033d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d109      	bne.n	800335a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 8210 	beq.w	8003770 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003358:	e20a      	b.n	8003770 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 8206 	beq.w	8003770 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800336c:	e200      	b.n	8003770 <HAL_DMA_IRQHandler+0xe08>
 800336e:	bf00      	nop
 8003370:	40020010 	.word	0x40020010
 8003374:	40020028 	.word	0x40020028
 8003378:	40020040 	.word	0x40020040
 800337c:	40020058 	.word	0x40020058
 8003380:	40020070 	.word	0x40020070
 8003384:	40020088 	.word	0x40020088
 8003388:	400200a0 	.word	0x400200a0
 800338c:	400200b8 	.word	0x400200b8
 8003390:	40020410 	.word	0x40020410
 8003394:	40020428 	.word	0x40020428
 8003398:	40020440 	.word	0x40020440
 800339c:	40020458 	.word	0x40020458
 80033a0:	40020470 	.word	0x40020470
 80033a4:	40020488 	.word	0x40020488
 80033a8:	400204a0 	.word	0x400204a0
 80033ac:	400204b8 	.word	0x400204b8
 80033b0:	58025408 	.word	0x58025408
 80033b4:	5802541c 	.word	0x5802541c
 80033b8:	58025430 	.word	0x58025430
 80033bc:	58025444 	.word	0x58025444
 80033c0:	58025458 	.word	0x58025458
 80033c4:	5802546c 	.word	0x5802546c
 80033c8:	58025480 	.word	0x58025480
 80033cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	f003 0320 	and.w	r3, r3, #32
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d160      	bne.n	800349c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a7f      	ldr	r2, [pc, #508]	@ (80035dc <HAL_DMA_IRQHandler+0xc74>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d04a      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a7d      	ldr	r2, [pc, #500]	@ (80035e0 <HAL_DMA_IRQHandler+0xc78>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d045      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a7c      	ldr	r2, [pc, #496]	@ (80035e4 <HAL_DMA_IRQHandler+0xc7c>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d040      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a7a      	ldr	r2, [pc, #488]	@ (80035e8 <HAL_DMA_IRQHandler+0xc80>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d03b      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a79      	ldr	r2, [pc, #484]	@ (80035ec <HAL_DMA_IRQHandler+0xc84>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d036      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a77      	ldr	r2, [pc, #476]	@ (80035f0 <HAL_DMA_IRQHandler+0xc88>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d031      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a76      	ldr	r2, [pc, #472]	@ (80035f4 <HAL_DMA_IRQHandler+0xc8c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d02c      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a74      	ldr	r2, [pc, #464]	@ (80035f8 <HAL_DMA_IRQHandler+0xc90>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d027      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a73      	ldr	r2, [pc, #460]	@ (80035fc <HAL_DMA_IRQHandler+0xc94>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d022      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a71      	ldr	r2, [pc, #452]	@ (8003600 <HAL_DMA_IRQHandler+0xc98>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d01d      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a70      	ldr	r2, [pc, #448]	@ (8003604 <HAL_DMA_IRQHandler+0xc9c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d018      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a6e      	ldr	r2, [pc, #440]	@ (8003608 <HAL_DMA_IRQHandler+0xca0>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d013      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a6d      	ldr	r2, [pc, #436]	@ (800360c <HAL_DMA_IRQHandler+0xca4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d00e      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a6b      	ldr	r2, [pc, #428]	@ (8003610 <HAL_DMA_IRQHandler+0xca8>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d009      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a6a      	ldr	r2, [pc, #424]	@ (8003614 <HAL_DMA_IRQHandler+0xcac>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d004      	beq.n	800347a <HAL_DMA_IRQHandler+0xb12>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a68      	ldr	r2, [pc, #416]	@ (8003618 <HAL_DMA_IRQHandler+0xcb0>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d108      	bne.n	800348c <HAL_DMA_IRQHandler+0xb24>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0208 	bic.w	r2, r2, #8
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	e007      	b.n	800349c <HAL_DMA_IRQHandler+0xb34>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0204 	bic.w	r2, r2, #4
 800349a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f000 8165 	beq.w	8003770 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80034ae:	e15f      	b.n	8003770 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b4:	f003 031f 	and.w	r3, r3, #31
 80034b8:	2202      	movs	r2, #2
 80034ba:	409a      	lsls	r2, r3
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	4013      	ands	r3, r2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 80c5 	beq.w	8003650 <HAL_DMA_IRQHandler+0xce8>
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80bf 	beq.w	8003650 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2202      	movs	r2, #2
 80034dc:	409a      	lsls	r2, r3
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d018      	beq.n	800351e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d109      	bne.n	800350a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 813a 	beq.w	8003774 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003508:	e134      	b.n	8003774 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8130 	beq.w	8003774 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800351c:	e12a      	b.n	8003774 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8089 	bne.w	800363c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a2b      	ldr	r2, [pc, #172]	@ (80035dc <HAL_DMA_IRQHandler+0xc74>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d04a      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a29      	ldr	r2, [pc, #164]	@ (80035e0 <HAL_DMA_IRQHandler+0xc78>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d045      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a28      	ldr	r2, [pc, #160]	@ (80035e4 <HAL_DMA_IRQHandler+0xc7c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d040      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a26      	ldr	r2, [pc, #152]	@ (80035e8 <HAL_DMA_IRQHandler+0xc80>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d03b      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a25      	ldr	r2, [pc, #148]	@ (80035ec <HAL_DMA_IRQHandler+0xc84>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d036      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a23      	ldr	r2, [pc, #140]	@ (80035f0 <HAL_DMA_IRQHandler+0xc88>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d031      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a22      	ldr	r2, [pc, #136]	@ (80035f4 <HAL_DMA_IRQHandler+0xc8c>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d02c      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a20      	ldr	r2, [pc, #128]	@ (80035f8 <HAL_DMA_IRQHandler+0xc90>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d027      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a1f      	ldr	r2, [pc, #124]	@ (80035fc <HAL_DMA_IRQHandler+0xc94>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d022      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_DMA_IRQHandler+0xc98>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d01d      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1c      	ldr	r2, [pc, #112]	@ (8003604 <HAL_DMA_IRQHandler+0xc9c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d018      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1a      	ldr	r2, [pc, #104]	@ (8003608 <HAL_DMA_IRQHandler+0xca0>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a19      	ldr	r2, [pc, #100]	@ (800360c <HAL_DMA_IRQHandler+0xca4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d00e      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a17      	ldr	r2, [pc, #92]	@ (8003610 <HAL_DMA_IRQHandler+0xca8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d009      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a16      	ldr	r2, [pc, #88]	@ (8003614 <HAL_DMA_IRQHandler+0xcac>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d004      	beq.n	80035ca <HAL_DMA_IRQHandler+0xc62>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a14      	ldr	r2, [pc, #80]	@ (8003618 <HAL_DMA_IRQHandler+0xcb0>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d128      	bne.n	800361c <HAL_DMA_IRQHandler+0xcb4>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0214 	bic.w	r2, r2, #20
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	e027      	b.n	800362c <HAL_DMA_IRQHandler+0xcc4>
 80035dc:	40020010 	.word	0x40020010
 80035e0:	40020028 	.word	0x40020028
 80035e4:	40020040 	.word	0x40020040
 80035e8:	40020058 	.word	0x40020058
 80035ec:	40020070 	.word	0x40020070
 80035f0:	40020088 	.word	0x40020088
 80035f4:	400200a0 	.word	0x400200a0
 80035f8:	400200b8 	.word	0x400200b8
 80035fc:	40020410 	.word	0x40020410
 8003600:	40020428 	.word	0x40020428
 8003604:	40020440 	.word	0x40020440
 8003608:	40020458 	.word	0x40020458
 800360c:	40020470 	.word	0x40020470
 8003610:	40020488 	.word	0x40020488
 8003614:	400204a0 	.word	0x400204a0
 8003618:	400204b8 	.word	0x400204b8
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 020a 	bic.w	r2, r2, #10
 800362a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 8097 	beq.w	8003774 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800364e:	e091      	b.n	8003774 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2208      	movs	r2, #8
 800365a:	409a      	lsls	r2, r3
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 8088 	beq.w	8003776 <HAL_DMA_IRQHandler+0xe0e>
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 8082 	beq.w	8003776 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a41      	ldr	r2, [pc, #260]	@ (800377c <HAL_DMA_IRQHandler+0xe14>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d04a      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a3f      	ldr	r2, [pc, #252]	@ (8003780 <HAL_DMA_IRQHandler+0xe18>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d045      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a3e      	ldr	r2, [pc, #248]	@ (8003784 <HAL_DMA_IRQHandler+0xe1c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d040      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a3c      	ldr	r2, [pc, #240]	@ (8003788 <HAL_DMA_IRQHandler+0xe20>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d03b      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a3b      	ldr	r2, [pc, #236]	@ (800378c <HAL_DMA_IRQHandler+0xe24>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d036      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a39      	ldr	r2, [pc, #228]	@ (8003790 <HAL_DMA_IRQHandler+0xe28>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d031      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a38      	ldr	r2, [pc, #224]	@ (8003794 <HAL_DMA_IRQHandler+0xe2c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d02c      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a36      	ldr	r2, [pc, #216]	@ (8003798 <HAL_DMA_IRQHandler+0xe30>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d027      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a35      	ldr	r2, [pc, #212]	@ (800379c <HAL_DMA_IRQHandler+0xe34>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d022      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a33      	ldr	r2, [pc, #204]	@ (80037a0 <HAL_DMA_IRQHandler+0xe38>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d01d      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a32      	ldr	r2, [pc, #200]	@ (80037a4 <HAL_DMA_IRQHandler+0xe3c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d018      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a30      	ldr	r2, [pc, #192]	@ (80037a8 <HAL_DMA_IRQHandler+0xe40>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d013      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a2f      	ldr	r2, [pc, #188]	@ (80037ac <HAL_DMA_IRQHandler+0xe44>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00e      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a2d      	ldr	r2, [pc, #180]	@ (80037b0 <HAL_DMA_IRQHandler+0xe48>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a2c      	ldr	r2, [pc, #176]	@ (80037b4 <HAL_DMA_IRQHandler+0xe4c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_DMA_IRQHandler+0xdaa>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a2a      	ldr	r2, [pc, #168]	@ (80037b8 <HAL_DMA_IRQHandler+0xe50>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d108      	bne.n	8003724 <HAL_DMA_IRQHandler+0xdbc>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 021c 	bic.w	r2, r2, #28
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	e007      	b.n	8003734 <HAL_DMA_IRQHandler+0xdcc>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 020e 	bic.w	r2, r2, #14
 8003732:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	2201      	movs	r2, #1
 800373e:	409a      	lsls	r2, r3
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375e:	2b00      	cmp	r3, #0
 8003760:	d009      	beq.n	8003776 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	4798      	blx	r3
 800376a:	e004      	b.n	8003776 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800376c:	bf00      	nop
 800376e:	e002      	b.n	8003776 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003770:	bf00      	nop
 8003772:	e000      	b.n	8003776 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003774:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003776:	3728      	adds	r7, #40	@ 0x28
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40020010 	.word	0x40020010
 8003780:	40020028 	.word	0x40020028
 8003784:	40020040 	.word	0x40020040
 8003788:	40020058 	.word	0x40020058
 800378c:	40020070 	.word	0x40020070
 8003790:	40020088 	.word	0x40020088
 8003794:	400200a0 	.word	0x400200a0
 8003798:	400200b8 	.word	0x400200b8
 800379c:	40020410 	.word	0x40020410
 80037a0:	40020428 	.word	0x40020428
 80037a4:	40020440 	.word	0x40020440
 80037a8:	40020458 	.word	0x40020458
 80037ac:	40020470 	.word	0x40020470
 80037b0:	40020488 	.word	0x40020488
 80037b4:	400204a0 	.word	0x400204a0
 80037b8:	400204b8 	.word	0x400204b8

080037bc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b480      	push	{r7}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ce:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a7f      	ldr	r2, [pc, #508]	@ (80039d8 <DMA_SetConfig+0x21c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d072      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a7d      	ldr	r2, [pc, #500]	@ (80039dc <DMA_SetConfig+0x220>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d06d      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a7c      	ldr	r2, [pc, #496]	@ (80039e0 <DMA_SetConfig+0x224>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d068      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a7a      	ldr	r2, [pc, #488]	@ (80039e4 <DMA_SetConfig+0x228>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d063      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a79      	ldr	r2, [pc, #484]	@ (80039e8 <DMA_SetConfig+0x22c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d05e      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a77      	ldr	r2, [pc, #476]	@ (80039ec <DMA_SetConfig+0x230>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d059      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a76      	ldr	r2, [pc, #472]	@ (80039f0 <DMA_SetConfig+0x234>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d054      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a74      	ldr	r2, [pc, #464]	@ (80039f4 <DMA_SetConfig+0x238>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d04f      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a73      	ldr	r2, [pc, #460]	@ (80039f8 <DMA_SetConfig+0x23c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d04a      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a71      	ldr	r2, [pc, #452]	@ (80039fc <DMA_SetConfig+0x240>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d045      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a70      	ldr	r2, [pc, #448]	@ (8003a00 <DMA_SetConfig+0x244>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d040      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a6e      	ldr	r2, [pc, #440]	@ (8003a04 <DMA_SetConfig+0x248>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d03b      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a6d      	ldr	r2, [pc, #436]	@ (8003a08 <DMA_SetConfig+0x24c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d036      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a6b      	ldr	r2, [pc, #428]	@ (8003a0c <DMA_SetConfig+0x250>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d031      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a6a      	ldr	r2, [pc, #424]	@ (8003a10 <DMA_SetConfig+0x254>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d02c      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a68      	ldr	r2, [pc, #416]	@ (8003a14 <DMA_SetConfig+0x258>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d027      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a67      	ldr	r2, [pc, #412]	@ (8003a18 <DMA_SetConfig+0x25c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d022      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a65      	ldr	r2, [pc, #404]	@ (8003a1c <DMA_SetConfig+0x260>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01d      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a64      	ldr	r2, [pc, #400]	@ (8003a20 <DMA_SetConfig+0x264>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d018      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a62      	ldr	r2, [pc, #392]	@ (8003a24 <DMA_SetConfig+0x268>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d013      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a61      	ldr	r2, [pc, #388]	@ (8003a28 <DMA_SetConfig+0x26c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d00e      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a5f      	ldr	r2, [pc, #380]	@ (8003a2c <DMA_SetConfig+0x270>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d009      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a30 <DMA_SetConfig+0x274>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d004      	beq.n	80038c6 <DMA_SetConfig+0x10a>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a5c      	ldr	r2, [pc, #368]	@ (8003a34 <DMA_SetConfig+0x278>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d101      	bne.n	80038ca <DMA_SetConfig+0x10e>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <DMA_SetConfig+0x110>
 80038ca:	2300      	movs	r3, #0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00d      	beq.n	80038ec <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038d8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d004      	beq.n	80038ec <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038ea:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a39      	ldr	r2, [pc, #228]	@ (80039d8 <DMA_SetConfig+0x21c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d04a      	beq.n	800398c <DMA_SetConfig+0x1d0>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a38      	ldr	r2, [pc, #224]	@ (80039dc <DMA_SetConfig+0x220>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d045      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a36      	ldr	r2, [pc, #216]	@ (80039e0 <DMA_SetConfig+0x224>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d040      	beq.n	800398c <DMA_SetConfig+0x1d0>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a35      	ldr	r2, [pc, #212]	@ (80039e4 <DMA_SetConfig+0x228>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d03b      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a33      	ldr	r2, [pc, #204]	@ (80039e8 <DMA_SetConfig+0x22c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d036      	beq.n	800398c <DMA_SetConfig+0x1d0>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a32      	ldr	r2, [pc, #200]	@ (80039ec <DMA_SetConfig+0x230>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d031      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a30      	ldr	r2, [pc, #192]	@ (80039f0 <DMA_SetConfig+0x234>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02c      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2f      	ldr	r2, [pc, #188]	@ (80039f4 <DMA_SetConfig+0x238>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d027      	beq.n	800398c <DMA_SetConfig+0x1d0>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2d      	ldr	r2, [pc, #180]	@ (80039f8 <DMA_SetConfig+0x23c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d022      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2c      	ldr	r2, [pc, #176]	@ (80039fc <DMA_SetConfig+0x240>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d01d      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a2a      	ldr	r2, [pc, #168]	@ (8003a00 <DMA_SetConfig+0x244>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d018      	beq.n	800398c <DMA_SetConfig+0x1d0>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a29      	ldr	r2, [pc, #164]	@ (8003a04 <DMA_SetConfig+0x248>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a27      	ldr	r2, [pc, #156]	@ (8003a08 <DMA_SetConfig+0x24c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00e      	beq.n	800398c <DMA_SetConfig+0x1d0>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a26      	ldr	r2, [pc, #152]	@ (8003a0c <DMA_SetConfig+0x250>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d009      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a24      	ldr	r2, [pc, #144]	@ (8003a10 <DMA_SetConfig+0x254>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d004      	beq.n	800398c <DMA_SetConfig+0x1d0>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a23      	ldr	r2, [pc, #140]	@ (8003a14 <DMA_SetConfig+0x258>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d101      	bne.n	8003990 <DMA_SetConfig+0x1d4>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <DMA_SetConfig+0x1d6>
 8003990:	2300      	movs	r3, #0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d059      	beq.n	8003a4a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	223f      	movs	r2, #63	@ 0x3f
 80039a0:	409a      	lsls	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039b4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	2b40      	cmp	r3, #64	@ 0x40
 80039c4:	d138      	bne.n	8003a38 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80039d6:	e086      	b.n	8003ae6 <DMA_SetConfig+0x32a>
 80039d8:	40020010 	.word	0x40020010
 80039dc:	40020028 	.word	0x40020028
 80039e0:	40020040 	.word	0x40020040
 80039e4:	40020058 	.word	0x40020058
 80039e8:	40020070 	.word	0x40020070
 80039ec:	40020088 	.word	0x40020088
 80039f0:	400200a0 	.word	0x400200a0
 80039f4:	400200b8 	.word	0x400200b8
 80039f8:	40020410 	.word	0x40020410
 80039fc:	40020428 	.word	0x40020428
 8003a00:	40020440 	.word	0x40020440
 8003a04:	40020458 	.word	0x40020458
 8003a08:	40020470 	.word	0x40020470
 8003a0c:	40020488 	.word	0x40020488
 8003a10:	400204a0 	.word	0x400204a0
 8003a14:	400204b8 	.word	0x400204b8
 8003a18:	58025408 	.word	0x58025408
 8003a1c:	5802541c 	.word	0x5802541c
 8003a20:	58025430 	.word	0x58025430
 8003a24:	58025444 	.word	0x58025444
 8003a28:	58025458 	.word	0x58025458
 8003a2c:	5802546c 	.word	0x5802546c
 8003a30:	58025480 	.word	0x58025480
 8003a34:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	60da      	str	r2, [r3, #12]
}
 8003a48:	e04d      	b.n	8003ae6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a29      	ldr	r2, [pc, #164]	@ (8003af4 <DMA_SetConfig+0x338>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a27      	ldr	r2, [pc, #156]	@ (8003af8 <DMA_SetConfig+0x33c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d01d      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a26      	ldr	r2, [pc, #152]	@ (8003afc <DMA_SetConfig+0x340>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a24      	ldr	r2, [pc, #144]	@ (8003b00 <DMA_SetConfig+0x344>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d013      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a23      	ldr	r2, [pc, #140]	@ (8003b04 <DMA_SetConfig+0x348>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a21      	ldr	r2, [pc, #132]	@ (8003b08 <DMA_SetConfig+0x34c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a20      	ldr	r2, [pc, #128]	@ (8003b0c <DMA_SetConfig+0x350>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <DMA_SetConfig+0x2de>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a1e      	ldr	r2, [pc, #120]	@ (8003b10 <DMA_SetConfig+0x354>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <DMA_SetConfig+0x2e2>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <DMA_SetConfig+0x2e4>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d020      	beq.n	8003ae6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa8:	f003 031f 	and.w	r3, r3, #31
 8003aac:	2201      	movs	r2, #1
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b40      	cmp	r3, #64	@ 0x40
 8003ac2:	d108      	bne.n	8003ad6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	60da      	str	r2, [r3, #12]
}
 8003ad4:	e007      	b.n	8003ae6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	60da      	str	r2, [r3, #12]
}
 8003ae6:	bf00      	nop
 8003ae8:	371c      	adds	r7, #28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	58025408 	.word	0x58025408
 8003af8:	5802541c 	.word	0x5802541c
 8003afc:	58025430 	.word	0x58025430
 8003b00:	58025444 	.word	0x58025444
 8003b04:	58025458 	.word	0x58025458
 8003b08:	5802546c 	.word	0x5802546c
 8003b0c:	58025480 	.word	0x58025480
 8003b10:	58025494 	.word	0x58025494

08003b14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a42      	ldr	r2, [pc, #264]	@ (8003c2c <DMA_CalcBaseAndBitshift+0x118>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d04a      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a41      	ldr	r2, [pc, #260]	@ (8003c30 <DMA_CalcBaseAndBitshift+0x11c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d045      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a3f      	ldr	r2, [pc, #252]	@ (8003c34 <DMA_CalcBaseAndBitshift+0x120>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d040      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8003c38 <DMA_CalcBaseAndBitshift+0x124>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d03b      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a3c      	ldr	r2, [pc, #240]	@ (8003c3c <DMA_CalcBaseAndBitshift+0x128>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d036      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a3b      	ldr	r2, [pc, #236]	@ (8003c40 <DMA_CalcBaseAndBitshift+0x12c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d031      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a39      	ldr	r2, [pc, #228]	@ (8003c44 <DMA_CalcBaseAndBitshift+0x130>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d02c      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a38      	ldr	r2, [pc, #224]	@ (8003c48 <DMA_CalcBaseAndBitshift+0x134>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d027      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a36      	ldr	r2, [pc, #216]	@ (8003c4c <DMA_CalcBaseAndBitshift+0x138>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d022      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a35      	ldr	r2, [pc, #212]	@ (8003c50 <DMA_CalcBaseAndBitshift+0x13c>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d01d      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a33      	ldr	r2, [pc, #204]	@ (8003c54 <DMA_CalcBaseAndBitshift+0x140>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d018      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a32      	ldr	r2, [pc, #200]	@ (8003c58 <DMA_CalcBaseAndBitshift+0x144>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d013      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a30      	ldr	r2, [pc, #192]	@ (8003c5c <DMA_CalcBaseAndBitshift+0x148>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00e      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a2f      	ldr	r2, [pc, #188]	@ (8003c60 <DMA_CalcBaseAndBitshift+0x14c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d009      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a2d      	ldr	r2, [pc, #180]	@ (8003c64 <DMA_CalcBaseAndBitshift+0x150>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d004      	beq.n	8003bbc <DMA_CalcBaseAndBitshift+0xa8>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a2c      	ldr	r2, [pc, #176]	@ (8003c68 <DMA_CalcBaseAndBitshift+0x154>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d101      	bne.n	8003bc0 <DMA_CalcBaseAndBitshift+0xac>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e000      	b.n	8003bc2 <DMA_CalcBaseAndBitshift+0xae>
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d024      	beq.n	8003c10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	3b10      	subs	r3, #16
 8003bce:	4a27      	ldr	r2, [pc, #156]	@ (8003c6c <DMA_CalcBaseAndBitshift+0x158>)
 8003bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd4:	091b      	lsrs	r3, r3, #4
 8003bd6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	4a24      	ldr	r2, [pc, #144]	@ (8003c70 <DMA_CalcBaseAndBitshift+0x15c>)
 8003be0:	5cd3      	ldrb	r3, [r2, r3]
 8003be2:	461a      	mov	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b03      	cmp	r3, #3
 8003bec:	d908      	bls.n	8003c00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8003c74 <DMA_CalcBaseAndBitshift+0x160>)
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	1d1a      	adds	r2, r3, #4
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bfe:	e00d      	b.n	8003c1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	461a      	mov	r2, r3
 8003c06:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <DMA_CalcBaseAndBitshift+0x160>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c0e:	e005      	b.n	8003c1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	40020010 	.word	0x40020010
 8003c30:	40020028 	.word	0x40020028
 8003c34:	40020040 	.word	0x40020040
 8003c38:	40020058 	.word	0x40020058
 8003c3c:	40020070 	.word	0x40020070
 8003c40:	40020088 	.word	0x40020088
 8003c44:	400200a0 	.word	0x400200a0
 8003c48:	400200b8 	.word	0x400200b8
 8003c4c:	40020410 	.word	0x40020410
 8003c50:	40020428 	.word	0x40020428
 8003c54:	40020440 	.word	0x40020440
 8003c58:	40020458 	.word	0x40020458
 8003c5c:	40020470 	.word	0x40020470
 8003c60:	40020488 	.word	0x40020488
 8003c64:	400204a0 	.word	0x400204a0
 8003c68:	400204b8 	.word	0x400204b8
 8003c6c:	aaaaaaab 	.word	0xaaaaaaab
 8003c70:	0800a744 	.word	0x0800a744
 8003c74:	fffffc00 	.word	0xfffffc00

08003c78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c80:	2300      	movs	r3, #0
 8003c82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d120      	bne.n	8003cce <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c90:	2b03      	cmp	r3, #3
 8003c92:	d858      	bhi.n	8003d46 <DMA_CheckFifoParam+0xce>
 8003c94:	a201      	add	r2, pc, #4	@ (adr r2, 8003c9c <DMA_CheckFifoParam+0x24>)
 8003c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9a:	bf00      	nop
 8003c9c:	08003cad 	.word	0x08003cad
 8003ca0:	08003cbf 	.word	0x08003cbf
 8003ca4:	08003cad 	.word	0x08003cad
 8003ca8:	08003d47 	.word	0x08003d47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d048      	beq.n	8003d4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003cbc:	e045      	b.n	8003d4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003cc6:	d142      	bne.n	8003d4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003ccc:	e03f      	b.n	8003d4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cd6:	d123      	bne.n	8003d20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d838      	bhi.n	8003d52 <DMA_CheckFifoParam+0xda>
 8003ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce8 <DMA_CheckFifoParam+0x70>)
 8003ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce6:	bf00      	nop
 8003ce8:	08003cf9 	.word	0x08003cf9
 8003cec:	08003cff 	.word	0x08003cff
 8003cf0:	08003cf9 	.word	0x08003cf9
 8003cf4:	08003d11 	.word	0x08003d11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	73fb      	strb	r3, [r7, #15]
        break;
 8003cfc:	e030      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d025      	beq.n	8003d56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d0e:	e022      	b.n	8003d56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d18:	d11f      	bne.n	8003d5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d1e:	e01c      	b.n	8003d5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d902      	bls.n	8003d2e <DMA_CheckFifoParam+0xb6>
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d003      	beq.n	8003d34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003d2c:	e018      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	73fb      	strb	r3, [r7, #15]
        break;
 8003d32:	e015      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00e      	beq.n	8003d5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
    break;
 8003d44:	e00b      	b.n	8003d5e <DMA_CheckFifoParam+0xe6>
        break;
 8003d46:	bf00      	nop
 8003d48:	e00a      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        break;
 8003d4a:	bf00      	nop
 8003d4c:	e008      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        break;
 8003d4e:	bf00      	nop
 8003d50:	e006      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        break;
 8003d52:	bf00      	nop
 8003d54:	e004      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        break;
 8003d56:	bf00      	nop
 8003d58:	e002      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
        break;
 8003d5a:	bf00      	nop
 8003d5c:	e000      	b.n	8003d60 <DMA_CheckFifoParam+0xe8>
    break;
 8003d5e:	bf00      	nop
    }
  }

  return status;
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop

08003d70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a38      	ldr	r2, [pc, #224]	@ (8003e64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d022      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a36      	ldr	r2, [pc, #216]	@ (8003e68 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d01d      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a35      	ldr	r2, [pc, #212]	@ (8003e6c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d018      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a33      	ldr	r2, [pc, #204]	@ (8003e70 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d013      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a32      	ldr	r2, [pc, #200]	@ (8003e74 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00e      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a30      	ldr	r2, [pc, #192]	@ (8003e78 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d009      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a2f      	ldr	r2, [pc, #188]	@ (8003e7c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d004      	beq.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a2d      	ldr	r2, [pc, #180]	@ (8003e80 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d101      	bne.n	8003dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d01a      	beq.n	8003e0e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	3b08      	subs	r3, #8
 8003de0:	4a28      	ldr	r2, [pc, #160]	@ (8003e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003de2:	fba2 2303 	umull	r2, r3, r2, r3
 8003de6:	091b      	lsrs	r3, r3, #4
 8003de8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4b26      	ldr	r3, [pc, #152]	@ (8003e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003dee:	4413      	add	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	461a      	mov	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a24      	ldr	r2, [pc, #144]	@ (8003e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003dfc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	2201      	movs	r2, #1
 8003e06:	409a      	lsls	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003e0c:	e024      	b.n	8003e58 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	3b10      	subs	r3, #16
 8003e16:	4a1e      	ldr	r2, [pc, #120]	@ (8003e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003e18:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1c:	091b      	lsrs	r3, r3, #4
 8003e1e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4a1c      	ldr	r2, [pc, #112]	@ (8003e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d806      	bhi.n	8003e36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d902      	bls.n	8003e36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	3308      	adds	r3, #8
 8003e34:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4b18      	ldr	r3, [pc, #96]	@ (8003e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003e3a:	4413      	add	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	461a      	mov	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a16      	ldr	r2, [pc, #88]	@ (8003ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003e48:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	2201      	movs	r2, #1
 8003e52:	409a      	lsls	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e58:	bf00      	nop
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	58025408 	.word	0x58025408
 8003e68:	5802541c 	.word	0x5802541c
 8003e6c:	58025430 	.word	0x58025430
 8003e70:	58025444 	.word	0x58025444
 8003e74:	58025458 	.word	0x58025458
 8003e78:	5802546c 	.word	0x5802546c
 8003e7c:	58025480 	.word	0x58025480
 8003e80:	58025494 	.word	0x58025494
 8003e84:	cccccccd 	.word	0xcccccccd
 8003e88:	16009600 	.word	0x16009600
 8003e8c:	58025880 	.word	0x58025880
 8003e90:	aaaaaaab 	.word	0xaaaaaaab
 8003e94:	400204b8 	.word	0x400204b8
 8003e98:	4002040f 	.word	0x4002040f
 8003e9c:	10008200 	.word	0x10008200
 8003ea0:	40020880 	.word	0x40020880

08003ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d04a      	beq.n	8003f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d847      	bhi.n	8003f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a25      	ldr	r2, [pc, #148]	@ (8003f5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a24      	ldr	r2, [pc, #144]	@ (8003f60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d01d      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a22      	ldr	r2, [pc, #136]	@ (8003f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d018      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a21      	ldr	r2, [pc, #132]	@ (8003f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d013      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a1f      	ldr	r2, [pc, #124]	@ (8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00e      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8003f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d009      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a1c      	ldr	r2, [pc, #112]	@ (8003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d004      	beq.n	8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003f14:	2300      	movs	r3, #0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00a      	beq.n	8003f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	4b17      	ldr	r3, [pc, #92]	@ (8003f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003f1e:	4413      	add	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	461a      	mov	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a15      	ldr	r2, [pc, #84]	@ (8003f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003f2c:	671a      	str	r2, [r3, #112]	@ 0x70
 8003f2e:	e009      	b.n	8003f44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4b14      	ldr	r3, [pc, #80]	@ (8003f84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	461a      	mov	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a11      	ldr	r2, [pc, #68]	@ (8003f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003f42:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	2201      	movs	r2, #1
 8003f4a:	409a      	lsls	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003f50:	bf00      	nop
 8003f52:	3714      	adds	r7, #20
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	58025408 	.word	0x58025408
 8003f60:	5802541c 	.word	0x5802541c
 8003f64:	58025430 	.word	0x58025430
 8003f68:	58025444 	.word	0x58025444
 8003f6c:	58025458 	.word	0x58025458
 8003f70:	5802546c 	.word	0x5802546c
 8003f74:	58025480 	.word	0x58025480
 8003f78:	58025494 	.word	0x58025494
 8003f7c:	1600963f 	.word	0x1600963f
 8003f80:	58025940 	.word	0x58025940
 8003f84:	1000823f 	.word	0x1000823f
 8003f88:	40020940 	.word	0x40020940

08003f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b089      	sub	sp, #36	@ 0x24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003f9a:	4b86      	ldr	r3, [pc, #536]	@ (80041b4 <HAL_GPIO_Init+0x228>)
 8003f9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003f9e:	e18c      	b.n	80042ba <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fac:	4013      	ands	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 817e 	beq.w	80042b4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f003 0303 	and.w	r3, r3, #3
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d005      	beq.n	8003fd0 <HAL_GPIO_Init+0x44>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d130      	bne.n	8004032 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	2203      	movs	r2, #3
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	68da      	ldr	r2, [r3, #12]
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004006:	2201      	movs	r2, #1
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	43db      	mvns	r3, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4013      	ands	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	091b      	lsrs	r3, r3, #4
 800401c:	f003 0201 	and.w	r2, r3, #1
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	fa02 f303 	lsl.w	r3, r2, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4313      	orrs	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	2b03      	cmp	r3, #3
 800403c:	d017      	beq.n	800406e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	2203      	movs	r2, #3
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4013      	ands	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d123      	bne.n	80040c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	08da      	lsrs	r2, r3, #3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	3208      	adds	r2, #8
 8004082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004086:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	220f      	movs	r2, #15
 8004092:	fa02 f303 	lsl.w	r3, r2, r3
 8004096:	43db      	mvns	r3, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4013      	ands	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	fa02 f303 	lsl.w	r3, r2, r3
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	08da      	lsrs	r2, r3, #3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3208      	adds	r2, #8
 80040bc:	69b9      	ldr	r1, [r7, #24]
 80040be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	2203      	movs	r2, #3
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	43db      	mvns	r3, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4013      	ands	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f003 0203 	and.w	r2, r3, #3
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 80d8 	beq.w	80042b4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004104:	4b2c      	ldr	r3, [pc, #176]	@ (80041b8 <HAL_GPIO_Init+0x22c>)
 8004106:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800410a:	4a2b      	ldr	r2, [pc, #172]	@ (80041b8 <HAL_GPIO_Init+0x22c>)
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004114:	4b28      	ldr	r3, [pc, #160]	@ (80041b8 <HAL_GPIO_Init+0x22c>)
 8004116:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004122:	4a26      	ldr	r2, [pc, #152]	@ (80041bc <HAL_GPIO_Init+0x230>)
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	089b      	lsrs	r3, r3, #2
 8004128:	3302      	adds	r3, #2
 800412a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800412e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	220f      	movs	r2, #15
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	43db      	mvns	r3, r3
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	4013      	ands	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a1d      	ldr	r2, [pc, #116]	@ (80041c0 <HAL_GPIO_Init+0x234>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d04a      	beq.n	80041e4 <HAL_GPIO_Init+0x258>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a1c      	ldr	r2, [pc, #112]	@ (80041c4 <HAL_GPIO_Init+0x238>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d02b      	beq.n	80041ae <HAL_GPIO_Init+0x222>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a1b      	ldr	r2, [pc, #108]	@ (80041c8 <HAL_GPIO_Init+0x23c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d025      	beq.n	80041aa <HAL_GPIO_Init+0x21e>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a1a      	ldr	r2, [pc, #104]	@ (80041cc <HAL_GPIO_Init+0x240>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d01f      	beq.n	80041a6 <HAL_GPIO_Init+0x21a>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <HAL_GPIO_Init+0x244>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d019      	beq.n	80041a2 <HAL_GPIO_Init+0x216>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a18      	ldr	r2, [pc, #96]	@ (80041d4 <HAL_GPIO_Init+0x248>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d013      	beq.n	800419e <HAL_GPIO_Init+0x212>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a17      	ldr	r2, [pc, #92]	@ (80041d8 <HAL_GPIO_Init+0x24c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00d      	beq.n	800419a <HAL_GPIO_Init+0x20e>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a16      	ldr	r2, [pc, #88]	@ (80041dc <HAL_GPIO_Init+0x250>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d007      	beq.n	8004196 <HAL_GPIO_Init+0x20a>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a15      	ldr	r2, [pc, #84]	@ (80041e0 <HAL_GPIO_Init+0x254>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d101      	bne.n	8004192 <HAL_GPIO_Init+0x206>
 800418e:	2309      	movs	r3, #9
 8004190:	e029      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 8004192:	230a      	movs	r3, #10
 8004194:	e027      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 8004196:	2307      	movs	r3, #7
 8004198:	e025      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 800419a:	2306      	movs	r3, #6
 800419c:	e023      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 800419e:	2305      	movs	r3, #5
 80041a0:	e021      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 80041a2:	2304      	movs	r3, #4
 80041a4:	e01f      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 80041a6:	2303      	movs	r3, #3
 80041a8:	e01d      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 80041aa:	2302      	movs	r3, #2
 80041ac:	e01b      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 80041ae:	2301      	movs	r3, #1
 80041b0:	e019      	b.n	80041e6 <HAL_GPIO_Init+0x25a>
 80041b2:	bf00      	nop
 80041b4:	58000080 	.word	0x58000080
 80041b8:	58024400 	.word	0x58024400
 80041bc:	58000400 	.word	0x58000400
 80041c0:	58020000 	.word	0x58020000
 80041c4:	58020400 	.word	0x58020400
 80041c8:	58020800 	.word	0x58020800
 80041cc:	58020c00 	.word	0x58020c00
 80041d0:	58021000 	.word	0x58021000
 80041d4:	58021400 	.word	0x58021400
 80041d8:	58021800 	.word	0x58021800
 80041dc:	58021c00 	.word	0x58021c00
 80041e0:	58022400 	.word	0x58022400
 80041e4:	2300      	movs	r3, #0
 80041e6:	69fa      	ldr	r2, [r7, #28]
 80041e8:	f002 0203 	and.w	r2, r2, #3
 80041ec:	0092      	lsls	r2, r2, #2
 80041ee:	4093      	lsls	r3, r2
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041f6:	4938      	ldr	r1, [pc, #224]	@ (80042d8 <HAL_GPIO_Init+0x34c>)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	089b      	lsrs	r3, r3, #2
 80041fc:	3302      	adds	r3, #2
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	43db      	mvns	r3, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4013      	ands	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800422a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	43db      	mvns	r3, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4013      	ands	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	4313      	orrs	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004258:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	43db      	mvns	r3, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4013      	ands	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	3301      	adds	r3, #1
 80042b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f47f ae6b 	bne.w	8003fa0 <HAL_GPIO_Init+0x14>
  }
}
 80042ca:	bf00      	nop
 80042cc:	bf00      	nop
 80042ce:	3724      	adds	r7, #36	@ 0x24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	58000400 	.word	0x58000400

080042dc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80042e4:	4b19      	ldr	r3, [pc, #100]	@ (800434c <HAL_PWREx_ConfigSupply+0x70>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d00a      	beq.n	8004306 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80042f0:	4b16      	ldr	r3, [pc, #88]	@ (800434c <HAL_PWREx_ConfigSupply+0x70>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d001      	beq.n	8004302 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e01f      	b.n	8004342 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	e01d      	b.n	8004342 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004306:	4b11      	ldr	r3, [pc, #68]	@ (800434c <HAL_PWREx_ConfigSupply+0x70>)
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f023 0207 	bic.w	r2, r3, #7
 800430e:	490f      	ldr	r1, [pc, #60]	@ (800434c <HAL_PWREx_ConfigSupply+0x70>)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4313      	orrs	r3, r2
 8004314:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004316:	f7fd fbd1 	bl	8001abc <HAL_GetTick>
 800431a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800431c:	e009      	b.n	8004332 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800431e:	f7fd fbcd 	bl	8001abc <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800432c:	d901      	bls.n	8004332 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e007      	b.n	8004342 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004332:	4b06      	ldr	r3, [pc, #24]	@ (800434c <HAL_PWREx_ConfigSupply+0x70>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800433a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800433e:	d1ee      	bne.n	800431e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	58024800 	.word	0x58024800

08004350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08c      	sub	sp, #48	@ 0x30
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e3c8      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 8087 	beq.w	800447e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004370:	4b88      	ldr	r3, [pc, #544]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800437a:	4b86      	ldr	r3, [pc, #536]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800437c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004382:	2b10      	cmp	r3, #16
 8004384:	d007      	beq.n	8004396 <HAL_RCC_OscConfig+0x46>
 8004386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004388:	2b18      	cmp	r3, #24
 800438a:	d110      	bne.n	80043ae <HAL_RCC_OscConfig+0x5e>
 800438c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438e:	f003 0303 	and.w	r3, r3, #3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d10b      	bne.n	80043ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004396:	4b7f      	ldr	r3, [pc, #508]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d06c      	beq.n	800447c <HAL_RCC_OscConfig+0x12c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d168      	bne.n	800447c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e3a2      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b6:	d106      	bne.n	80043c6 <HAL_RCC_OscConfig+0x76>
 80043b8:	4b76      	ldr	r3, [pc, #472]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a75      	ldr	r2, [pc, #468]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	e02e      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x98>
 80043ce:	4b71      	ldr	r3, [pc, #452]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a70      	ldr	r2, [pc, #448]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	4b6e      	ldr	r3, [pc, #440]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a6d      	ldr	r2, [pc, #436]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	e01d      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043f0:	d10c      	bne.n	800440c <HAL_RCC_OscConfig+0xbc>
 80043f2:	4b68      	ldr	r3, [pc, #416]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a67      	ldr	r2, [pc, #412]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80043f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	4b65      	ldr	r3, [pc, #404]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a64      	ldr	r2, [pc, #400]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	e00b      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 800440c:	4b61      	ldr	r3, [pc, #388]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a60      	ldr	r2, [pc, #384]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	4b5e      	ldr	r3, [pc, #376]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a5d      	ldr	r2, [pc, #372]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800441e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d013      	beq.n	8004454 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7fd fb46 	bl	8001abc <HAL_GetTick>
 8004430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fd fb42 	bl	8001abc <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	@ 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e356      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004446:	4b53      	ldr	r3, [pc, #332]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0f0      	beq.n	8004434 <HAL_RCC_OscConfig+0xe4>
 8004452:	e014      	b.n	800447e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fd fb32 	bl	8001abc <HAL_GetTick>
 8004458:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800445c:	f7fd fb2e 	bl	8001abc <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	@ 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e342      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800446e:	4b49      	ldr	r3, [pc, #292]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x10c>
 800447a:	e000      	b.n	800447e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 808c 	beq.w	80045a4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800448c:	4b41      	ldr	r3, [pc, #260]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004494:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004496:	4b3f      	ldr	r3, [pc, #252]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d007      	beq.n	80044b2 <HAL_RCC_OscConfig+0x162>
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	2b18      	cmp	r3, #24
 80044a6:	d137      	bne.n	8004518 <HAL_RCC_OscConfig+0x1c8>
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d132      	bne.n	8004518 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044b2:	4b38      	ldr	r3, [pc, #224]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0304 	and.w	r3, r3, #4
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d005      	beq.n	80044ca <HAL_RCC_OscConfig+0x17a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e314      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044ca:	4b32      	ldr	r3, [pc, #200]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f023 0219 	bic.w	r2, r3, #25
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	492f      	ldr	r1, [pc, #188]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044dc:	f7fd faee 	bl	8001abc <HAL_GetTick>
 80044e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044e4:	f7fd faea 	bl	8001abc <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e2fe      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044f6:	4b27      	ldr	r3, [pc, #156]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004502:	4b24      	ldr	r3, [pc, #144]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	061b      	lsls	r3, r3, #24
 8004510:	4920      	ldr	r1, [pc, #128]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004512:	4313      	orrs	r3, r2
 8004514:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004516:	e045      	b.n	80045a4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d026      	beq.n	800456e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004520:	4b1c      	ldr	r3, [pc, #112]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f023 0219 	bic.w	r2, r3, #25
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	4919      	ldr	r1, [pc, #100]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800452e:	4313      	orrs	r3, r2
 8004530:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004532:	f7fd fac3 	bl	8001abc <HAL_GetTick>
 8004536:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453a:	f7fd fabf 	bl	8001abc <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e2d3      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800454c:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004558:	4b0e      	ldr	r3, [pc, #56]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	061b      	lsls	r3, r3, #24
 8004566:	490b      	ldr	r1, [pc, #44]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004568:	4313      	orrs	r3, r2
 800456a:	604b      	str	r3, [r1, #4]
 800456c:	e01a      	b.n	80045a4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800456e:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a08      	ldr	r2, [pc, #32]	@ (8004594 <HAL_RCC_OscConfig+0x244>)
 8004574:	f023 0301 	bic.w	r3, r3, #1
 8004578:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457a:	f7fd fa9f 	bl	8001abc <HAL_GetTick>
 800457e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004580:	e00a      	b.n	8004598 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004582:	f7fd fa9b 	bl	8001abc <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d903      	bls.n	8004598 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e2af      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
 8004594:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004598:	4b96      	ldr	r3, [pc, #600]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1ee      	bne.n	8004582 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0310 	and.w	r3, r3, #16
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d06a      	beq.n	8004686 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045b0:	4b90      	ldr	r3, [pc, #576]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045b8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80045ba:	4b8e      	ldr	r3, [pc, #568]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80045bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045be:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	2b08      	cmp	r3, #8
 80045c4:	d007      	beq.n	80045d6 <HAL_RCC_OscConfig+0x286>
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	2b18      	cmp	r3, #24
 80045ca:	d11b      	bne.n	8004604 <HAL_RCC_OscConfig+0x2b4>
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d116      	bne.n	8004604 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045d6:	4b87      	ldr	r3, [pc, #540]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d005      	beq.n	80045ee <HAL_RCC_OscConfig+0x29e>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	2b80      	cmp	r3, #128	@ 0x80
 80045e8:	d001      	beq.n	80045ee <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e282      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045ee:	4b81      	ldr	r3, [pc, #516]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	061b      	lsls	r3, r3, #24
 80045fc:	497d      	ldr	r1, [pc, #500]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004602:	e040      	b.n	8004686 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d023      	beq.n	8004654 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800460c:	4b79      	ldr	r3, [pc, #484]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a78      	ldr	r2, [pc, #480]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004618:	f7fd fa50 	bl	8001abc <HAL_GetTick>
 800461c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004620:	f7fd fa4c 	bl	8001abc <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b02      	cmp	r3, #2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e260      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004632:	4b70      	ldr	r3, [pc, #448]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f0      	beq.n	8004620 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800463e:	4b6d      	ldr	r3, [pc, #436]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	061b      	lsls	r3, r3, #24
 800464c:	4969      	ldr	r1, [pc, #420]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800464e:	4313      	orrs	r3, r2
 8004650:	60cb      	str	r3, [r1, #12]
 8004652:	e018      	b.n	8004686 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004654:	4b67      	ldr	r3, [pc, #412]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a66      	ldr	r2, [pc, #408]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800465a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800465e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004660:	f7fd fa2c 	bl	8001abc <HAL_GetTick>
 8004664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004668:	f7fd fa28 	bl	8001abc <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e23c      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800467a:	4b5e      	ldr	r3, [pc, #376]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1f0      	bne.n	8004668 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	2b00      	cmp	r3, #0
 8004690:	d036      	beq.n	8004700 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d019      	beq.n	80046ce <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800469a:	4b56      	ldr	r3, [pc, #344]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800469c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800469e:	4a55      	ldr	r2, [pc, #340]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a6:	f7fd fa09 	bl	8001abc <HAL_GetTick>
 80046aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ae:	f7fd fa05 	bl	8001abc <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e219      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046c0:	4b4c      	ldr	r3, [pc, #304]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80046c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0f0      	beq.n	80046ae <HAL_RCC_OscConfig+0x35e>
 80046cc:	e018      	b.n	8004700 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ce:	4b49      	ldr	r3, [pc, #292]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80046d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d2:	4a48      	ldr	r2, [pc, #288]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046da:	f7fd f9ef 	bl	8001abc <HAL_GetTick>
 80046de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046e2:	f7fd f9eb 	bl	8001abc <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e1ff      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046f4:	4b3f      	ldr	r3, [pc, #252]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80046f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1f0      	bne.n	80046e2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0320 	and.w	r3, r3, #32
 8004708:	2b00      	cmp	r3, #0
 800470a:	d036      	beq.n	800477a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d019      	beq.n	8004748 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004714:	4b37      	ldr	r3, [pc, #220]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a36      	ldr	r2, [pc, #216]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800471a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800471e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004720:	f7fd f9cc 	bl	8001abc <HAL_GetTick>
 8004724:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004728:	f7fd f9c8 	bl	8001abc <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e1dc      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800473a:	4b2e      	ldr	r3, [pc, #184]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f0      	beq.n	8004728 <HAL_RCC_OscConfig+0x3d8>
 8004746:	e018      	b.n	800477a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004748:	4b2a      	ldr	r3, [pc, #168]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a29      	ldr	r2, [pc, #164]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 800474e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004752:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004754:	f7fd f9b2 	bl	8001abc <HAL_GetTick>
 8004758:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800475c:	f7fd f9ae 	bl	8001abc <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e1c2      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800476e:	4b21      	ldr	r3, [pc, #132]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1f0      	bne.n	800475c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0304 	and.w	r3, r3, #4
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 8086 	beq.w	8004894 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004788:	4b1b      	ldr	r3, [pc, #108]	@ (80047f8 <HAL_RCC_OscConfig+0x4a8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a1a      	ldr	r2, [pc, #104]	@ (80047f8 <HAL_RCC_OscConfig+0x4a8>)
 800478e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004792:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004794:	f7fd f992 	bl	8001abc <HAL_GetTick>
 8004798:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800479a:	e008      	b.n	80047ae <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800479c:	f7fd f98e 	bl	8001abc <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b64      	cmp	r3, #100	@ 0x64
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e1a2      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ae:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <HAL_RCC_OscConfig+0x4a8>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0f0      	beq.n	800479c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d106      	bne.n	80047d0 <HAL_RCC_OscConfig+0x480>
 80047c2:	4b0c      	ldr	r3, [pc, #48]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	4a0b      	ldr	r2, [pc, #44]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047c8:	f043 0301 	orr.w	r3, r3, #1
 80047cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ce:	e032      	b.n	8004836 <HAL_RCC_OscConfig+0x4e6>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d111      	bne.n	80047fc <HAL_RCC_OscConfig+0x4ac>
 80047d8:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047dc:	4a05      	ldr	r2, [pc, #20]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047de:	f023 0301 	bic.w	r3, r3, #1
 80047e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e4:	4b03      	ldr	r3, [pc, #12]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e8:	4a02      	ldr	r2, [pc, #8]	@ (80047f4 <HAL_RCC_OscConfig+0x4a4>)
 80047ea:	f023 0304 	bic.w	r3, r3, #4
 80047ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f0:	e021      	b.n	8004836 <HAL_RCC_OscConfig+0x4e6>
 80047f2:	bf00      	nop
 80047f4:	58024400 	.word	0x58024400
 80047f8:	58024800 	.word	0x58024800
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b05      	cmp	r3, #5
 8004802:	d10c      	bne.n	800481e <HAL_RCC_OscConfig+0x4ce>
 8004804:	4b83      	ldr	r3, [pc, #524]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004808:	4a82      	ldr	r2, [pc, #520]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800480a:	f043 0304 	orr.w	r3, r3, #4
 800480e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004810:	4b80      	ldr	r3, [pc, #512]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004814:	4a7f      	ldr	r2, [pc, #508]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	@ 0x70
 800481c:	e00b      	b.n	8004836 <HAL_RCC_OscConfig+0x4e6>
 800481e:	4b7d      	ldr	r3, [pc, #500]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004822:	4a7c      	ldr	r2, [pc, #496]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	6713      	str	r3, [r2, #112]	@ 0x70
 800482a:	4b7a      	ldr	r3, [pc, #488]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482e:	4a79      	ldr	r2, [pc, #484]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004830:	f023 0304 	bic.w	r3, r3, #4
 8004834:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d015      	beq.n	800486a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483e:	f7fd f93d 	bl	8001abc <HAL_GetTick>
 8004842:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004844:	e00a      	b.n	800485c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fd f939 	bl	8001abc <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e14b      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800485c:	4b6d      	ldr	r3, [pc, #436]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0ee      	beq.n	8004846 <HAL_RCC_OscConfig+0x4f6>
 8004868:	e014      	b.n	8004894 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486a:	f7fd f927 	bl	8001abc <HAL_GetTick>
 800486e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004870:	e00a      	b.n	8004888 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004872:	f7fd f923 	bl	8001abc <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e135      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004888:	4b62      	ldr	r3, [pc, #392]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1ee      	bne.n	8004872 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 812a 	beq.w	8004af2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800489e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048a6:	2b18      	cmp	r3, #24
 80048a8:	f000 80ba 	beq.w	8004a20 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	f040 8095 	bne.w	80049e0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b6:	4b57      	ldr	r3, [pc, #348]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a56      	ldr	r2, [pc, #344]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c2:	f7fd f8fb 	bl	8001abc <HAL_GetTick>
 80048c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048c8:	e008      	b.n	80048dc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ca:	f7fd f8f7 	bl	8001abc <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d901      	bls.n	80048dc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e10b      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048dc:	4b4d      	ldr	r3, [pc, #308]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1f0      	bne.n	80048ca <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048ec:	4b4a      	ldr	r3, [pc, #296]	@ (8004a18 <HAL_RCC_OscConfig+0x6c8>)
 80048ee:	4013      	ands	r3, r2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048f8:	0112      	lsls	r2, r2, #4
 80048fa:	430a      	orrs	r2, r1
 80048fc:	4945      	ldr	r1, [pc, #276]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	628b      	str	r3, [r1, #40]	@ 0x28
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004906:	3b01      	subs	r3, #1
 8004908:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004910:	3b01      	subs	r3, #1
 8004912:	025b      	lsls	r3, r3, #9
 8004914:	b29b      	uxth	r3, r3
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491c:	3b01      	subs	r3, #1
 800491e:	041b      	lsls	r3, r3, #16
 8004920:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492a:	3b01      	subs	r3, #1
 800492c:	061b      	lsls	r3, r3, #24
 800492e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004932:	4938      	ldr	r1, [pc, #224]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004934:	4313      	orrs	r3, r2
 8004936:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004938:	4b36      	ldr	r3, [pc, #216]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	4a35      	ldr	r2, [pc, #212]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800493e:	f023 0301 	bic.w	r3, r3, #1
 8004942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004944:	4b33      	ldr	r3, [pc, #204]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004946:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004948:	4b34      	ldr	r3, [pc, #208]	@ (8004a1c <HAL_RCC_OscConfig+0x6cc>)
 800494a:	4013      	ands	r3, r2
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004950:	00d2      	lsls	r2, r2, #3
 8004952:	4930      	ldr	r1, [pc, #192]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004954:	4313      	orrs	r3, r2
 8004956:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004958:	4b2e      	ldr	r3, [pc, #184]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800495a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495c:	f023 020c 	bic.w	r2, r3, #12
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004964:	492b      	ldr	r1, [pc, #172]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004966:	4313      	orrs	r3, r2
 8004968:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800496a:	4b2a      	ldr	r3, [pc, #168]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	f023 0202 	bic.w	r2, r3, #2
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	4927      	ldr	r1, [pc, #156]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004978:	4313      	orrs	r3, r2
 800497a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800497c:	4b25      	ldr	r3, [pc, #148]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	4a24      	ldr	r2, [pc, #144]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004988:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800498a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498c:	4a21      	ldr	r2, [pc, #132]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800498e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004992:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004994:	4b1f      	ldr	r3, [pc, #124]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	4a1e      	ldr	r2, [pc, #120]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 800499a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800499e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049a6:	f043 0301 	orr.w	r3, r3, #1
 80049aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049ac:	4b19      	ldr	r3, [pc, #100]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a18      	ldr	r2, [pc, #96]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b8:	f7fd f880 	bl	8001abc <HAL_GetTick>
 80049bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c0:	f7fd f87c 	bl	8001abc <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e090      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049d2:	4b10      	ldr	r3, [pc, #64]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f0      	beq.n	80049c0 <HAL_RCC_OscConfig+0x670>
 80049de:	e088      	b.n	8004af2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 80049e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ec:	f7fd f866 	bl	8001abc <HAL_GetTick>
 80049f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f4:	f7fd f862 	bl	8001abc <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e076      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a06:	4b03      	ldr	r3, [pc, #12]	@ (8004a14 <HAL_RCC_OscConfig+0x6c4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x6a4>
 8004a12:	e06e      	b.n	8004af2 <HAL_RCC_OscConfig+0x7a2>
 8004a14:	58024400 	.word	0x58024400
 8004a18:	fffffc0c 	.word	0xfffffc0c
 8004a1c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a20:	4b36      	ldr	r3, [pc, #216]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a24:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a26:	4b35      	ldr	r3, [pc, #212]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d031      	beq.n	8004a98 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f003 0203 	and.w	r2, r3, #3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d12a      	bne.n	8004a98 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d122      	bne.n	8004a98 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d11a      	bne.n	8004a98 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	0a5b      	lsrs	r3, r3, #9
 8004a66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d111      	bne.n	8004a98 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	0c1b      	lsrs	r3, r3, #16
 8004a78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d108      	bne.n	8004a98 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	0e1b      	lsrs	r3, r3, #24
 8004a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d001      	beq.n	8004a9c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e02b      	b.n	8004af4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004a9c:	4b17      	ldr	r3, [pc, #92]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa0:	08db      	lsrs	r3, r3, #3
 8004aa2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aa6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d01f      	beq.n	8004af2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ab2:	4b12      	ldr	r3, [pc, #72]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab6:	4a11      	ldr	r2, [pc, #68]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004abe:	f7fc fffd 	bl	8001abc <HAL_GetTick>
 8004ac2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004ac4:	bf00      	nop
 8004ac6:	f7fc fff9 	bl	8001abc <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d0f9      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8004b00 <HAL_RCC_OscConfig+0x7b0>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004ade:	00d2      	lsls	r2, r2, #3
 8004ae0:	4906      	ldr	r1, [pc, #24]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004ae6:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	4a04      	ldr	r2, [pc, #16]	@ (8004afc <HAL_RCC_OscConfig+0x7ac>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3730      	adds	r7, #48	@ 0x30
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	58024400 	.word	0x58024400
 8004b00:	ffff0007 	.word	0xffff0007

08004b04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e19c      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b18:	4b8a      	ldr	r3, [pc, #552]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d910      	bls.n	8004b48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b26:	4b87      	ldr	r3, [pc, #540]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f023 020f 	bic.w	r2, r3, #15
 8004b2e:	4985      	ldr	r1, [pc, #532]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b36:	4b83      	ldr	r3, [pc, #524]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 030f 	and.w	r3, r3, #15
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d001      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e184      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d010      	beq.n	8004b76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	4b7b      	ldr	r3, [pc, #492]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d908      	bls.n	8004b76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b64:	4b78      	ldr	r3, [pc, #480]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	4975      	ldr	r1, [pc, #468]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0308 	and.w	r3, r3, #8
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d010      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	695a      	ldr	r2, [r3, #20]
 8004b86:	4b70      	ldr	r3, [pc, #448]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d908      	bls.n	8004ba4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b92:	4b6d      	ldr	r3, [pc, #436]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	496a      	ldr	r1, [pc, #424]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d010      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699a      	ldr	r2, [r3, #24]
 8004bb4:	4b64      	ldr	r3, [pc, #400]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004bb6:	69db      	ldr	r3, [r3, #28]
 8004bb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d908      	bls.n	8004bd2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bc0:	4b61      	ldr	r3, [pc, #388]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	495e      	ldr	r1, [pc, #376]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0320 	and.w	r3, r3, #32
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d010      	beq.n	8004c00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	4b59      	ldr	r3, [pc, #356]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d908      	bls.n	8004c00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004bee:	4b56      	ldr	r3, [pc, #344]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	4953      	ldr	r1, [pc, #332]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d010      	beq.n	8004c2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	68da      	ldr	r2, [r3, #12]
 8004c10:	4b4d      	ldr	r3, [pc, #308]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	f003 030f 	and.w	r3, r3, #15
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d908      	bls.n	8004c2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c1c:	4b4a      	ldr	r3, [pc, #296]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	f023 020f 	bic.w	r2, r3, #15
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	4947      	ldr	r1, [pc, #284]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d055      	beq.n	8004ce6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c3a:	4b43      	ldr	r3, [pc, #268]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	4940      	ldr	r1, [pc, #256]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d107      	bne.n	8004c64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c54:	4b3c      	ldr	r3, [pc, #240]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d121      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0f6      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d107      	bne.n	8004c7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c6c:	4b36      	ldr	r3, [pc, #216]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d115      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e0ea      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d107      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c84:	4b30      	ldr	r3, [pc, #192]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d109      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0de      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c94:	4b2c      	ldr	r3, [pc, #176]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e0d6      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ca4:	4b28      	ldr	r3, [pc, #160]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	f023 0207 	bic.w	r2, r3, #7
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	4925      	ldr	r1, [pc, #148]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cb6:	f7fc ff01 	bl	8001abc <HAL_GetTick>
 8004cba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cbc:	e00a      	b.n	8004cd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cbe:	f7fc fefd 	bl	8001abc <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e0be      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	00db      	lsls	r3, r3, #3
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d1eb      	bne.n	8004cbe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d010      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	4b14      	ldr	r3, [pc, #80]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	f003 030f 	and.w	r3, r3, #15
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d208      	bcs.n	8004d14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d02:	4b11      	ldr	r3, [pc, #68]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	f023 020f 	bic.w	r2, r3, #15
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	490e      	ldr	r1, [pc, #56]	@ (8004d48 <HAL_RCC_ClockConfig+0x244>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d14:	4b0b      	ldr	r3, [pc, #44]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d214      	bcs.n	8004d4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d22:	4b08      	ldr	r3, [pc, #32]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f023 020f 	bic.w	r2, r3, #15
 8004d2a:	4906      	ldr	r1, [pc, #24]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d32:	4b04      	ldr	r3, [pc, #16]	@ (8004d44 <HAL_RCC_ClockConfig+0x240>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 030f 	and.w	r3, r3, #15
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d005      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e086      	b.n	8004e52 <HAL_RCC_ClockConfig+0x34e>
 8004d44:	52002000 	.word	0x52002000
 8004d48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d010      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	4b3f      	ldr	r3, [pc, #252]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d208      	bcs.n	8004d7a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004d68:	4b3c      	ldr	r3, [pc, #240]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	4939      	ldr	r1, [pc, #228]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0308 	and.w	r3, r3, #8
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d010      	beq.n	8004da8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	695a      	ldr	r2, [r3, #20]
 8004d8a:	4b34      	ldr	r3, [pc, #208]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d208      	bcs.n	8004da8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004d96:	4b31      	ldr	r3, [pc, #196]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	492e      	ldr	r1, [pc, #184]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d010      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	699a      	ldr	r2, [r3, #24]
 8004db8:	4b28      	ldr	r3, [pc, #160]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d208      	bcs.n	8004dd6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004dc4:	4b25      	ldr	r3, [pc, #148]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004dc6:	69db      	ldr	r3, [r3, #28]
 8004dc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	4922      	ldr	r1, [pc, #136]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0320 	and.w	r3, r3, #32
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d010      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69da      	ldr	r2, [r3, #28]
 8004de6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d208      	bcs.n	8004e04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004df2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	4917      	ldr	r1, [pc, #92]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e04:	f000 f834 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	0a1b      	lsrs	r3, r3, #8
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	4912      	ldr	r1, [pc, #72]	@ (8004e60 <HAL_RCC_ClockConfig+0x35c>)
 8004e16:	5ccb      	ldrb	r3, [r1, r3]
 8004e18:	f003 031f 	and.w	r3, r3, #31
 8004e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e22:	4b0e      	ldr	r3, [pc, #56]	@ (8004e5c <HAL_RCC_ClockConfig+0x358>)
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8004e60 <HAL_RCC_ClockConfig+0x35c>)
 8004e2c:	5cd3      	ldrb	r3, [r2, r3]
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	fa22 f303 	lsr.w	r3, r2, r3
 8004e38:	4a0a      	ldr	r2, [pc, #40]	@ (8004e64 <HAL_RCC_ClockConfig+0x360>)
 8004e3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e68 <HAL_RCC_ClockConfig+0x364>)
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e42:	4b0a      	ldr	r3, [pc, #40]	@ (8004e6c <HAL_RCC_ClockConfig+0x368>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fc fdee 	bl	8001a28 <HAL_InitTick>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	58024400 	.word	0x58024400
 8004e60:	0800a734 	.word	0x0800a734
 8004e64:	24000004 	.word	0x24000004
 8004e68:	24000000 	.word	0x24000000
 8004e6c:	24000008 	.word	0x24000008

08004e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b089      	sub	sp, #36	@ 0x24
 8004e74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e76:	4bb3      	ldr	r3, [pc, #716]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e7e:	2b18      	cmp	r3, #24
 8004e80:	f200 8155 	bhi.w	800512e <HAL_RCC_GetSysClockFreq+0x2be>
 8004e84:	a201      	add	r2, pc, #4	@ (adr r2, 8004e8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8a:	bf00      	nop
 8004e8c:	08004ef1 	.word	0x08004ef1
 8004e90:	0800512f 	.word	0x0800512f
 8004e94:	0800512f 	.word	0x0800512f
 8004e98:	0800512f 	.word	0x0800512f
 8004e9c:	0800512f 	.word	0x0800512f
 8004ea0:	0800512f 	.word	0x0800512f
 8004ea4:	0800512f 	.word	0x0800512f
 8004ea8:	0800512f 	.word	0x0800512f
 8004eac:	08004f17 	.word	0x08004f17
 8004eb0:	0800512f 	.word	0x0800512f
 8004eb4:	0800512f 	.word	0x0800512f
 8004eb8:	0800512f 	.word	0x0800512f
 8004ebc:	0800512f 	.word	0x0800512f
 8004ec0:	0800512f 	.word	0x0800512f
 8004ec4:	0800512f 	.word	0x0800512f
 8004ec8:	0800512f 	.word	0x0800512f
 8004ecc:	08004f1d 	.word	0x08004f1d
 8004ed0:	0800512f 	.word	0x0800512f
 8004ed4:	0800512f 	.word	0x0800512f
 8004ed8:	0800512f 	.word	0x0800512f
 8004edc:	0800512f 	.word	0x0800512f
 8004ee0:	0800512f 	.word	0x0800512f
 8004ee4:	0800512f 	.word	0x0800512f
 8004ee8:	0800512f 	.word	0x0800512f
 8004eec:	08004f23 	.word	0x08004f23
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ef0:	4b94      	ldr	r3, [pc, #592]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0320 	and.w	r3, r3, #32
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d009      	beq.n	8004f10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004efc:	4b91      	ldr	r3, [pc, #580]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	08db      	lsrs	r3, r3, #3
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	4a90      	ldr	r2, [pc, #576]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f08:	fa22 f303 	lsr.w	r3, r2, r3
 8004f0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f0e:	e111      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f10:	4b8d      	ldr	r3, [pc, #564]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f12:	61bb      	str	r3, [r7, #24]
      break;
 8004f14:	e10e      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f16:	4b8d      	ldr	r3, [pc, #564]	@ (800514c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f18:	61bb      	str	r3, [r7, #24]
      break;
 8004f1a:	e10b      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f1c:	4b8c      	ldr	r3, [pc, #560]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f1e:	61bb      	str	r3, [r7, #24]
      break;
 8004f20:	e108      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f22:	4b88      	ldr	r3, [pc, #544]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f2c:	4b85      	ldr	r3, [pc, #532]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f36:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f38:	4b82      	ldr	r3, [pc, #520]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f42:	4b80      	ldr	r3, [pc, #512]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f46:	08db      	lsrs	r3, r3, #3
 8004f48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	ee07 3a90 	vmov	s15, r3
 8004f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f5a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f000 80e1 	beq.w	8005128 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	f000 8083 	beq.w	8005074 <HAL_RCC_GetSysClockFreq+0x204>
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	f200 80a1 	bhi.w	80050b8 <HAL_RCC_GetSysClockFreq+0x248>
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0x114>
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d056      	beq.n	8005030 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004f82:	e099      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f84:	4b6f      	ldr	r3, [pc, #444]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0320 	and.w	r3, r3, #32
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d02d      	beq.n	8004fec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f90:	4b6c      	ldr	r3, [pc, #432]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	08db      	lsrs	r3, r3, #3
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	4a6b      	ldr	r2, [pc, #428]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	ee07 3a90 	vmov	s15, r3
 8004fa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	ee07 3a90 	vmov	s15, r3
 8004fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fba:	4b62      	ldr	r3, [pc, #392]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fc2:	ee07 3a90 	vmov	s15, r3
 8004fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005154 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004fea:	e087      	b.n	80050fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005158 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ffe:	4b51      	ldr	r3, [pc, #324]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005006:	ee07 3a90 	vmov	s15, r3
 800500a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800500e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005012:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005154 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800501a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800501e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800502a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800502e:	e065      	b.n	80050fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	ee07 3a90 	vmov	s15, r3
 8005036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800503a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800515c <HAL_RCC_GetSysClockFreq+0x2ec>
 800503e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005042:	4b40      	ldr	r3, [pc, #256]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005052:	ed97 6a02 	vldr	s12, [r7, #8]
 8005056:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005154 <HAL_RCC_GetSysClockFreq+0x2e4>
 800505a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800505e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800506a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005072:	e043      	b.n	80050fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	ee07 3a90 	vmov	s15, r3
 800507a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800507e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005160 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005086:	4b2f      	ldr	r3, [pc, #188]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800508e:	ee07 3a90 	vmov	s15, r3
 8005092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005096:	ed97 6a02 	vldr	s12, [r7, #8]
 800509a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005154 <HAL_RCC_GetSysClockFreq+0x2e4>
 800509e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050b6:	e021      	b.n	80050fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800515c <HAL_RCC_GetSysClockFreq+0x2ec>
 80050c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050da:	ed97 6a02 	vldr	s12, [r7, #8]
 80050de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005154 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80050fc:	4b11      	ldr	r3, [pc, #68]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005100:	0a5b      	lsrs	r3, r3, #9
 8005102:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005106:	3301      	adds	r3, #1
 8005108:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	ee07 3a90 	vmov	s15, r3
 8005110:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005114:	edd7 6a07 	vldr	s13, [r7, #28]
 8005118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800511c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005120:	ee17 3a90 	vmov	r3, s15
 8005124:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005126:	e005      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	61bb      	str	r3, [r7, #24]
      break;
 800512c:	e002      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800512e:	4b07      	ldr	r3, [pc, #28]	@ (800514c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005130:	61bb      	str	r3, [r7, #24]
      break;
 8005132:	bf00      	nop
  }

  return sysclockfreq;
 8005134:	69bb      	ldr	r3, [r7, #24]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3724      	adds	r7, #36	@ 0x24
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	58024400 	.word	0x58024400
 8005148:	03d09000 	.word	0x03d09000
 800514c:	003d0900 	.word	0x003d0900
 8005150:	007a1200 	.word	0x007a1200
 8005154:	46000000 	.word	0x46000000
 8005158:	4c742400 	.word	0x4c742400
 800515c:	4a742400 	.word	0x4a742400
 8005160:	4af42400 	.word	0x4af42400

08005164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800516a:	f7ff fe81 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 800516e:	4602      	mov	r2, r0
 8005170:	4b10      	ldr	r3, [pc, #64]	@ (80051b4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	0a1b      	lsrs	r3, r3, #8
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	490f      	ldr	r1, [pc, #60]	@ (80051b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800517c:	5ccb      	ldrb	r3, [r1, r3]
 800517e:	f003 031f 	and.w	r3, r3, #31
 8005182:	fa22 f303 	lsr.w	r3, r2, r3
 8005186:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005188:	4b0a      	ldr	r3, [pc, #40]	@ (80051b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	f003 030f 	and.w	r3, r3, #15
 8005190:	4a09      	ldr	r2, [pc, #36]	@ (80051b8 <HAL_RCC_GetHCLKFreq+0x54>)
 8005192:	5cd3      	ldrb	r3, [r2, r3]
 8005194:	f003 031f 	and.w	r3, r3, #31
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	fa22 f303 	lsr.w	r3, r2, r3
 800519e:	4a07      	ldr	r2, [pc, #28]	@ (80051bc <HAL_RCC_GetHCLKFreq+0x58>)
 80051a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051a2:	4a07      	ldr	r2, [pc, #28]	@ (80051c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051a8:	4b04      	ldr	r3, [pc, #16]	@ (80051bc <HAL_RCC_GetHCLKFreq+0x58>)
 80051aa:	681b      	ldr	r3, [r3, #0]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	58024400 	.word	0x58024400
 80051b8:	0800a734 	.word	0x0800a734
 80051bc:	24000004 	.word	0x24000004
 80051c0:	24000000 	.word	0x24000000

080051c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80051c8:	f7ff ffcc 	bl	8005164 <HAL_RCC_GetHCLKFreq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4b06      	ldr	r3, [pc, #24]	@ (80051e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	091b      	lsrs	r3, r3, #4
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	4904      	ldr	r1, [pc, #16]	@ (80051ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80051da:	5ccb      	ldrb	r3, [r1, r3]
 80051dc:	f003 031f 	and.w	r3, r3, #31
 80051e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	58024400 	.word	0x58024400
 80051ec:	0800a734 	.word	0x0800a734

080051f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80051f4:	f7ff ffb6 	bl	8005164 <HAL_RCC_GetHCLKFreq>
 80051f8:	4602      	mov	r2, r0
 80051fa:	4b06      	ldr	r3, [pc, #24]	@ (8005214 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	0a1b      	lsrs	r3, r3, #8
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	4904      	ldr	r1, [pc, #16]	@ (8005218 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005206:	5ccb      	ldrb	r3, [r1, r3]
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005210:	4618      	mov	r0, r3
 8005212:	bd80      	pop	{r7, pc}
 8005214:	58024400 	.word	0x58024400
 8005218:	0800a734 	.word	0x0800a734

0800521c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800521c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005220:	b0c6      	sub	sp, #280	@ 0x118
 8005222:	af00      	add	r7, sp, #0
 8005224:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005228:	2300      	movs	r3, #0
 800522a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800522e:	2300      	movs	r3, #0
 8005230:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005240:	2500      	movs	r5, #0
 8005242:	ea54 0305 	orrs.w	r3, r4, r5
 8005246:	d049      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800524c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800524e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005252:	d02f      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005254:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005258:	d828      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800525a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800525e:	d01a      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005264:	d822      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800526a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800526e:	d007      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005270:	e01c      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005272:	4bab      	ldr	r3, [pc, #684]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005276:	4aaa      	ldr	r2, [pc, #680]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800527c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800527e:	e01a      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005284:	3308      	adds	r3, #8
 8005286:	2102      	movs	r1, #2
 8005288:	4618      	mov	r0, r3
 800528a:	f001 fc25 	bl	8006ad8 <RCCEx_PLL2_Config>
 800528e:	4603      	mov	r3, r0
 8005290:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005294:	e00f      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800529a:	3328      	adds	r3, #40	@ 0x28
 800529c:	2102      	movs	r1, #2
 800529e:	4618      	mov	r0, r3
 80052a0:	f001 fccc 	bl	8006c3c <RCCEx_PLL3_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052aa:	e004      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052b2:	e000      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052be:	4b98      	ldr	r3, [pc, #608]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80052c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052cc:	4a94      	ldr	r2, [pc, #592]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80052ce:	430b      	orrs	r3, r1
 80052d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80052d2:	e003      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80052e8:	f04f 0900 	mov.w	r9, #0
 80052ec:	ea58 0309 	orrs.w	r3, r8, r9
 80052f0:	d047      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80052f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d82a      	bhi.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80052fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005304 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80052fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005302:	bf00      	nop
 8005304:	08005319 	.word	0x08005319
 8005308:	08005327 	.word	0x08005327
 800530c:	0800533d 	.word	0x0800533d
 8005310:	0800535b 	.word	0x0800535b
 8005314:	0800535b 	.word	0x0800535b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005318:	4b81      	ldr	r3, [pc, #516]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	4a80      	ldr	r2, [pc, #512]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800531e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005324:	e01a      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800532a:	3308      	adds	r3, #8
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f001 fbd2 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005334:	4603      	mov	r3, r0
 8005336:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800533a:	e00f      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800533c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005340:	3328      	adds	r3, #40	@ 0x28
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f001 fc79 	bl	8006c3c <RCCEx_PLL3_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005350:	e004      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005358:	e000      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800535a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10a      	bne.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005364:	4b6e      	ldr	r3, [pc, #440]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005368:	f023 0107 	bic.w	r1, r3, #7
 800536c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005372:	4a6b      	ldr	r2, [pc, #428]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005374:	430b      	orrs	r3, r1
 8005376:	6513      	str	r3, [r2, #80]	@ 0x50
 8005378:	e003      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800537e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800538e:	f04f 0b00 	mov.w	fp, #0
 8005392:	ea5a 030b 	orrs.w	r3, sl, fp
 8005396:	d05b      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800539c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053a0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80053a4:	d03b      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80053a6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80053aa:	d834      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80053ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b0:	d037      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80053b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b6:	d82e      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80053b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053bc:	d033      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80053be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053c2:	d828      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80053c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053c8:	d01a      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80053ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053ce:	d822      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80053d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053d8:	d007      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80053da:	e01c      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053dc:	4b50      	ldr	r3, [pc, #320]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e0:	4a4f      	ldr	r2, [pc, #316]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053e8:	e01e      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ee:	3308      	adds	r3, #8
 80053f0:	2100      	movs	r1, #0
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 fb70 	bl	8006ad8 <RCCEx_PLL2_Config>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80053fe:	e013      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005404:	3328      	adds	r3, #40	@ 0x28
 8005406:	2100      	movs	r1, #0
 8005408:	4618      	mov	r0, r3
 800540a:	f001 fc17 	bl	8006c3c <RCCEx_PLL3_Config>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005414:	e008      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800541c:	e004      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800541e:	bf00      	nop
 8005420:	e002      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005422:	bf00      	nop
 8005424:	e000      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005428:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10b      	bne.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005430:	4b3b      	ldr	r3, [pc, #236]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005434:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005440:	4a37      	ldr	r2, [pc, #220]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005442:	430b      	orrs	r3, r1
 8005444:	6593      	str	r3, [r2, #88]	@ 0x58
 8005446:	e003      	b.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005448:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800544c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005458:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800545c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005460:	2300      	movs	r3, #0
 8005462:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005466:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800546a:	460b      	mov	r3, r1
 800546c:	4313      	orrs	r3, r2
 800546e:	d05d      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005474:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005478:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800547c:	d03b      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800547e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005482:	d834      	bhi.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005484:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005488:	d037      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800548a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800548e:	d82e      	bhi.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005490:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005494:	d033      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8005496:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800549a:	d828      	bhi.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800549c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054a0:	d01a      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80054a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054a6:	d822      	bhi.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80054ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054b0:	d007      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80054b2:	e01c      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80054b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b8:	4a19      	ldr	r2, [pc, #100]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80054ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054c0:	e01e      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054c6:	3308      	adds	r3, #8
 80054c8:	2100      	movs	r1, #0
 80054ca:	4618      	mov	r0, r3
 80054cc:	f001 fb04 	bl	8006ad8 <RCCEx_PLL2_Config>
 80054d0:	4603      	mov	r3, r0
 80054d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054d6:	e013      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054dc:	3328      	adds	r3, #40	@ 0x28
 80054de:	2100      	movs	r1, #0
 80054e0:	4618      	mov	r0, r3
 80054e2:	f001 fbab 	bl	8006c3c <RCCEx_PLL3_Config>
 80054e6:	4603      	mov	r3, r0
 80054e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054ec:	e008      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80054f4:	e004      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80054f6:	bf00      	nop
 80054f8:	e002      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80054fa:	bf00      	nop
 80054fc:	e000      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80054fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005500:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10d      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005508:	4b05      	ldr	r3, [pc, #20]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800550a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800550c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005514:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005518:	4a01      	ldr	r2, [pc, #4]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800551a:	430b      	orrs	r3, r1
 800551c:	6593      	str	r3, [r2, #88]	@ 0x58
 800551e:	e005      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005520:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005524:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005528:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800552c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005534:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005538:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800553c:	2300      	movs	r3, #0
 800553e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005542:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005546:	460b      	mov	r3, r1
 8005548:	4313      	orrs	r3, r2
 800554a:	d03a      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800554c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005552:	2b30      	cmp	r3, #48	@ 0x30
 8005554:	d01f      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8005556:	2b30      	cmp	r3, #48	@ 0x30
 8005558:	d819      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800555a:	2b20      	cmp	r3, #32
 800555c:	d00c      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800555e:	2b20      	cmp	r3, #32
 8005560:	d815      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005562:	2b00      	cmp	r3, #0
 8005564:	d019      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005566:	2b10      	cmp	r3, #16
 8005568:	d111      	bne.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800556a:	4baa      	ldr	r3, [pc, #680]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556e:	4aa9      	ldr	r2, [pc, #676]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005574:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005576:	e011      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557c:	3308      	adds	r3, #8
 800557e:	2102      	movs	r1, #2
 8005580:	4618      	mov	r0, r3
 8005582:	f001 faa9 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005586:	4603      	mov	r3, r0
 8005588:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800558c:	e006      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005594:	e002      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005596:	bf00      	nop
 8005598:	e000      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800559a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800559c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10a      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80055a4:	4b9b      	ldr	r3, [pc, #620]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80055a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80055ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b2:	4a98      	ldr	r2, [pc, #608]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80055b4:	430b      	orrs	r3, r1
 80055b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055b8:	e003      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055d2:	2300      	movs	r3, #0
 80055d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80055d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80055dc:	460b      	mov	r3, r1
 80055de:	4313      	orrs	r3, r2
 80055e0:	d051      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80055e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055ec:	d035      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80055ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f2:	d82e      	bhi.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80055f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055f8:	d031      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x442>
 80055fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055fe:	d828      	bhi.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005604:	d01a      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560a:	d822      	bhi.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005610:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005614:	d007      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005616:	e01c      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005618:	4b7e      	ldr	r3, [pc, #504]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800561a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561c:	4a7d      	ldr	r2, [pc, #500]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800561e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005622:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005624:	e01c      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800562a:	3308      	adds	r3, #8
 800562c:	2100      	movs	r1, #0
 800562e:	4618      	mov	r0, r3
 8005630:	f001 fa52 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005634:	4603      	mov	r3, r0
 8005636:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800563a:	e011      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800563c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005640:	3328      	adds	r3, #40	@ 0x28
 8005642:	2100      	movs	r1, #0
 8005644:	4618      	mov	r0, r3
 8005646:	f001 faf9 	bl	8006c3c <RCCEx_PLL3_Config>
 800564a:	4603      	mov	r3, r0
 800564c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005650:	e006      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005658:	e002      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800565a:	bf00      	nop
 800565c:	e000      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800565e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005660:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10a      	bne.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005668:	4b6a      	ldr	r3, [pc, #424]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800566a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800566c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005676:	4a67      	ldr	r2, [pc, #412]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005678:	430b      	orrs	r3, r1
 800567a:	6513      	str	r3, [r2, #80]	@ 0x50
 800567c:	e003      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005682:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005692:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005696:	2300      	movs	r3, #0
 8005698:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800569c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80056a0:	460b      	mov	r3, r1
 80056a2:	4313      	orrs	r3, r2
 80056a4:	d053      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80056a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056b0:	d033      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80056b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056b6:	d82c      	bhi.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80056b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056bc:	d02f      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80056be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056c2:	d826      	bhi.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80056c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056c8:	d02b      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80056ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056ce:	d820      	bhi.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80056d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056d4:	d012      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80056d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056da:	d81a      	bhi.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d022      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80056e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056e4:	d115      	bne.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ea:	3308      	adds	r3, #8
 80056ec:	2101      	movs	r1, #1
 80056ee:	4618      	mov	r0, r3
 80056f0:	f001 f9f2 	bl	8006ad8 <RCCEx_PLL2_Config>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80056fa:	e015      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005700:	3328      	adds	r3, #40	@ 0x28
 8005702:	2101      	movs	r1, #1
 8005704:	4618      	mov	r0, r3
 8005706:	f001 fa99 	bl	8006c3c <RCCEx_PLL3_Config>
 800570a:	4603      	mov	r3, r0
 800570c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005710:	e00a      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005718:	e006      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800571a:	bf00      	nop
 800571c:	e004      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800571e:	bf00      	nop
 8005720:	e002      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005722:	bf00      	nop
 8005724:	e000      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005726:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005728:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10a      	bne.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005730:	4b38      	ldr	r3, [pc, #224]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005734:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800573c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800573e:	4a35      	ldr	r2, [pc, #212]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005740:	430b      	orrs	r3, r1
 8005742:	6513      	str	r3, [r2, #80]	@ 0x50
 8005744:	e003      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005746:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800574a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800574e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005756:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800575a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800575e:	2300      	movs	r3, #0
 8005760:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005764:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005768:	460b      	mov	r3, r1
 800576a:	4313      	orrs	r3, r2
 800576c:	d058      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800576e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005772:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005776:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800577a:	d033      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800577c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005780:	d82c      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005786:	d02f      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800578c:	d826      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800578e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005792:	d02b      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005794:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005798:	d820      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800579a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800579e:	d012      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80057a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057a4:	d81a      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d022      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80057aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ae:	d115      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b4:	3308      	adds	r3, #8
 80057b6:	2101      	movs	r1, #1
 80057b8:	4618      	mov	r0, r3
 80057ba:	f001 f98d 	bl	8006ad8 <RCCEx_PLL2_Config>
 80057be:	4603      	mov	r3, r0
 80057c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057c4:	e015      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ca:	3328      	adds	r3, #40	@ 0x28
 80057cc:	2101      	movs	r1, #1
 80057ce:	4618      	mov	r0, r3
 80057d0:	f001 fa34 	bl	8006c3c <RCCEx_PLL3_Config>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057da:	e00a      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80057e2:	e006      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057e4:	bf00      	nop
 80057e6:	e004      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057e8:	bf00      	nop
 80057ea:	e002      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057ec:	bf00      	nop
 80057ee:	e000      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10e      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80057fa:	4b06      	ldr	r3, [pc, #24]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80057fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005806:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800580a:	4a02      	ldr	r2, [pc, #8]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800580c:	430b      	orrs	r3, r1
 800580e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005810:	e006      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005812:	bf00      	nop
 8005814:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800581c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800582c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005830:	2300      	movs	r3, #0
 8005832:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005836:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800583a:	460b      	mov	r3, r1
 800583c:	4313      	orrs	r3, r2
 800583e:	d037      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005846:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800584a:	d00e      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800584c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005850:	d816      	bhi.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005852:	2b00      	cmp	r3, #0
 8005854:	d018      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005856:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800585a:	d111      	bne.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800585c:	4bc4      	ldr	r3, [pc, #784]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800585e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005860:	4ac3      	ldr	r2, [pc, #780]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005868:	e00f      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800586a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800586e:	3308      	adds	r3, #8
 8005870:	2101      	movs	r1, #1
 8005872:	4618      	mov	r0, r3
 8005874:	f001 f930 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005878:	4603      	mov	r3, r0
 800587a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800587e:	e004      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005886:	e000      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800588a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10a      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005892:	4bb7      	ldr	r3, [pc, #732]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005896:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800589a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800589e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058a0:	4ab3      	ldr	r2, [pc, #716]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80058a2:	430b      	orrs	r3, r1
 80058a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80058a6:	e003      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80058b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80058bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058c0:	2300      	movs	r3, #0
 80058c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80058ca:	460b      	mov	r3, r1
 80058cc:	4313      	orrs	r3, r2
 80058ce:	d039      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80058d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d81c      	bhi.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80058da:	a201      	add	r2, pc, #4	@ (adr r2, 80058e0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80058dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e0:	0800591d 	.word	0x0800591d
 80058e4:	080058f1 	.word	0x080058f1
 80058e8:	080058ff 	.word	0x080058ff
 80058ec:	0800591d 	.word	0x0800591d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f0:	4b9f      	ldr	r3, [pc, #636]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f4:	4a9e      	ldr	r2, [pc, #632]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80058f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80058fc:	e00f      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005902:	3308      	adds	r3, #8
 8005904:	2102      	movs	r1, #2
 8005906:	4618      	mov	r0, r3
 8005908:	f001 f8e6 	bl	8006ad8 <RCCEx_PLL2_Config>
 800590c:	4603      	mov	r3, r0
 800590e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005912:	e004      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800591a:	e000      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800591c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800591e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005926:	4b92      	ldr	r3, [pc, #584]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800592a:	f023 0103 	bic.w	r1, r3, #3
 800592e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005934:	4a8e      	ldr	r2, [pc, #568]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005936:	430b      	orrs	r3, r1
 8005938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800593a:	e003      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005940:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005944:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005950:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005954:	2300      	movs	r3, #0
 8005956:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800595a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800595e:	460b      	mov	r3, r1
 8005960:	4313      	orrs	r3, r2
 8005962:	f000 8099 	beq.w	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005966:	4b83      	ldr	r3, [pc, #524]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a82      	ldr	r2, [pc, #520]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800596c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005970:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005972:	f7fc f8a3 	bl	8001abc <HAL_GetTick>
 8005976:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597a:	e00b      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800597c:	f7fc f89e 	bl	8001abc <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	2b64      	cmp	r3, #100	@ 0x64
 800598a:	d903      	bls.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005992:	e005      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005994:	4b77      	ldr	r3, [pc, #476]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0ed      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80059a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d173      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80059a8:	4b71      	ldr	r3, [pc, #452]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80059b4:	4053      	eors	r3, r2
 80059b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d015      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059be:	4b6c      	ldr	r3, [pc, #432]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059ca:	4b69      	ldr	r3, [pc, #420]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ce:	4a68      	ldr	r2, [pc, #416]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059d4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059d6:	4b66      	ldr	r3, [pc, #408]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059da:	4a65      	ldr	r2, [pc, #404]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059e0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80059e2:	4a63      	ldr	r2, [pc, #396]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80059ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80059f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059f6:	d118      	bne.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fc f860 	bl	8001abc <HAL_GetTick>
 80059fc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a00:	e00d      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a02:	f7fc f85b 	bl	8001abc <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005a0c:	1ad2      	subs	r2, r2, r3
 8005a0e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d903      	bls.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005a1c:	e005      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a1e:	4b54      	ldr	r3, [pc, #336]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0eb      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005a2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d129      	bne.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a42:	d10e      	bne.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005a44:	4b4a      	ldr	r3, [pc, #296]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005a54:	091a      	lsrs	r2, r3, #4
 8005a56:	4b48      	ldr	r3, [pc, #288]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	4a45      	ldr	r2, [pc, #276]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a5c:	430b      	orrs	r3, r1
 8005a5e:	6113      	str	r3, [r2, #16]
 8005a60:	e005      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005a62:	4b43      	ldr	r3, [pc, #268]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	4a42      	ldr	r2, [pc, #264]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a6c:	6113      	str	r3, [r2, #16]
 8005a6e:	4b40      	ldr	r3, [pc, #256]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a70:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a7e:	4a3c      	ldr	r2, [pc, #240]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a80:	430b      	orrs	r3, r1
 8005a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a84:	e008      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005a8e:	e003      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa0:	f002 0301 	and.w	r3, r2, #1
 8005aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005aae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f000 808f 	beq.w	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005abe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ac0:	2b28      	cmp	r3, #40	@ 0x28
 8005ac2:	d871      	bhi.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8005acc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aca:	bf00      	nop
 8005acc:	08005bb1 	.word	0x08005bb1
 8005ad0:	08005ba9 	.word	0x08005ba9
 8005ad4:	08005ba9 	.word	0x08005ba9
 8005ad8:	08005ba9 	.word	0x08005ba9
 8005adc:	08005ba9 	.word	0x08005ba9
 8005ae0:	08005ba9 	.word	0x08005ba9
 8005ae4:	08005ba9 	.word	0x08005ba9
 8005ae8:	08005ba9 	.word	0x08005ba9
 8005aec:	08005b7d 	.word	0x08005b7d
 8005af0:	08005ba9 	.word	0x08005ba9
 8005af4:	08005ba9 	.word	0x08005ba9
 8005af8:	08005ba9 	.word	0x08005ba9
 8005afc:	08005ba9 	.word	0x08005ba9
 8005b00:	08005ba9 	.word	0x08005ba9
 8005b04:	08005ba9 	.word	0x08005ba9
 8005b08:	08005ba9 	.word	0x08005ba9
 8005b0c:	08005b93 	.word	0x08005b93
 8005b10:	08005ba9 	.word	0x08005ba9
 8005b14:	08005ba9 	.word	0x08005ba9
 8005b18:	08005ba9 	.word	0x08005ba9
 8005b1c:	08005ba9 	.word	0x08005ba9
 8005b20:	08005ba9 	.word	0x08005ba9
 8005b24:	08005ba9 	.word	0x08005ba9
 8005b28:	08005ba9 	.word	0x08005ba9
 8005b2c:	08005bb1 	.word	0x08005bb1
 8005b30:	08005ba9 	.word	0x08005ba9
 8005b34:	08005ba9 	.word	0x08005ba9
 8005b38:	08005ba9 	.word	0x08005ba9
 8005b3c:	08005ba9 	.word	0x08005ba9
 8005b40:	08005ba9 	.word	0x08005ba9
 8005b44:	08005ba9 	.word	0x08005ba9
 8005b48:	08005ba9 	.word	0x08005ba9
 8005b4c:	08005bb1 	.word	0x08005bb1
 8005b50:	08005ba9 	.word	0x08005ba9
 8005b54:	08005ba9 	.word	0x08005ba9
 8005b58:	08005ba9 	.word	0x08005ba9
 8005b5c:	08005ba9 	.word	0x08005ba9
 8005b60:	08005ba9 	.word	0x08005ba9
 8005b64:	08005ba9 	.word	0x08005ba9
 8005b68:	08005ba9 	.word	0x08005ba9
 8005b6c:	08005bb1 	.word	0x08005bb1
 8005b70:	58024400 	.word	0x58024400
 8005b74:	58024800 	.word	0x58024800
 8005b78:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b80:	3308      	adds	r3, #8
 8005b82:	2101      	movs	r1, #1
 8005b84:	4618      	mov	r0, r3
 8005b86:	f000 ffa7 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005b90:	e00f      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b96:	3328      	adds	r3, #40	@ 0x28
 8005b98:	2101      	movs	r1, #1
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f001 f84e 	bl	8006c3c <RCCEx_PLL3_Config>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005ba6:	e004      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005bae:	e000      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10a      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005bba:	4bbf      	ldr	r3, [pc, #764]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bc8:	4abb      	ldr	r2, [pc, #748]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bce:	e003      	b.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be0:	f002 0302 	and.w	r3, r2, #2
 8005be4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005be8:	2300      	movs	r3, #0
 8005bea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005bee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	d041      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bfe:	2b05      	cmp	r3, #5
 8005c00:	d824      	bhi.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8005c02:	a201      	add	r2, pc, #4	@ (adr r2, 8005c08 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8005c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c08:	08005c55 	.word	0x08005c55
 8005c0c:	08005c21 	.word	0x08005c21
 8005c10:	08005c37 	.word	0x08005c37
 8005c14:	08005c55 	.word	0x08005c55
 8005c18:	08005c55 	.word	0x08005c55
 8005c1c:	08005c55 	.word	0x08005c55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c24:	3308      	adds	r3, #8
 8005c26:	2101      	movs	r1, #1
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 ff55 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c34:	e00f      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c3a:	3328      	adds	r3, #40	@ 0x28
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 fffc 	bl	8006c3c <RCCEx_PLL3_Config>
 8005c44:	4603      	mov	r3, r0
 8005c46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c4a:	e004      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c52:	e000      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10a      	bne.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005c5e:	4b96      	ldr	r3, [pc, #600]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c62:	f023 0107 	bic.w	r1, r3, #7
 8005c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c6c:	4a92      	ldr	r2, [pc, #584]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005c6e:	430b      	orrs	r3, r1
 8005c70:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c72:	e003      	b.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f002 0304 	and.w	r3, r2, #4
 8005c88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005c92:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c96:	460b      	mov	r3, r1
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	d044      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca4:	2b05      	cmp	r3, #5
 8005ca6:	d825      	bhi.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8005ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8005caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cae:	bf00      	nop
 8005cb0:	08005cfd 	.word	0x08005cfd
 8005cb4:	08005cc9 	.word	0x08005cc9
 8005cb8:	08005cdf 	.word	0x08005cdf
 8005cbc:	08005cfd 	.word	0x08005cfd
 8005cc0:	08005cfd 	.word	0x08005cfd
 8005cc4:	08005cfd 	.word	0x08005cfd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ccc:	3308      	adds	r3, #8
 8005cce:	2101      	movs	r1, #1
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 ff01 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005cdc:	e00f      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce2:	3328      	adds	r3, #40	@ 0x28
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 ffa8 	bl	8006c3c <RCCEx_PLL3_Config>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005cf2:	e004      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005cfa:	e000      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8005cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10b      	bne.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d06:	4b6c      	ldr	r3, [pc, #432]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0a:	f023 0107 	bic.w	r1, r3, #7
 8005d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d16:	4a68      	ldr	r2, [pc, #416]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005d18:	430b      	orrs	r3, r1
 8005d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d1c:	e003      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d22:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2e:	f002 0320 	and.w	r3, r2, #32
 8005d32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d36:	2300      	movs	r3, #0
 8005d38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d3c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4313      	orrs	r3, r2
 8005d44:	d055      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d52:	d033      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d58:	d82c      	bhi.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d5e:	d02f      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d64:	d826      	bhi.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005d66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d6a:	d02b      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005d6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d70:	d820      	bhi.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005d72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d76:	d012      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d7c:	d81a      	bhi.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d022      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d86:	d115      	bne.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d8c:	3308      	adds	r3, #8
 8005d8e:	2100      	movs	r1, #0
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 fea1 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005d96:	4603      	mov	r3, r0
 8005d98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005d9c:	e015      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005da2:	3328      	adds	r3, #40	@ 0x28
 8005da4:	2102      	movs	r1, #2
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 ff48 	bl	8006c3c <RCCEx_PLL3_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005db2:	e00a      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005dba:	e006      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005dbc:	bf00      	nop
 8005dbe:	e004      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005dc0:	bf00      	nop
 8005dc2:	e002      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005dc4:	bf00      	nop
 8005dc6:	e000      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10b      	bne.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dd2:	4b39      	ldr	r3, [pc, #228]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005de2:	4a35      	ldr	r2, [pc, #212]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005de4:	430b      	orrs	r3, r1
 8005de6:	6553      	str	r3, [r2, #84]	@ 0x54
 8005de8:	e003      	b.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005dfe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e02:	2300      	movs	r3, #0
 8005e04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e08:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	d058      	beq.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e1a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e1e:	d033      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005e20:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e24:	d82c      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2a:	d02f      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e30:	d826      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005e32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e36:	d02b      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005e38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e3c:	d820      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005e3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e42:	d012      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e48:	d81a      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d022      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e52:	d115      	bne.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e58:	3308      	adds	r3, #8
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 fe3b 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e68:	e015      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e6e:	3328      	adds	r3, #40	@ 0x28
 8005e70:	2102      	movs	r1, #2
 8005e72:	4618      	mov	r0, r3
 8005e74:	f000 fee2 	bl	8006c3c <RCCEx_PLL3_Config>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e7e:	e00a      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e86:	e006      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005e88:	bf00      	nop
 8005e8a:	e004      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005e8c:	bf00      	nop
 8005e8e:	e002      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005e90:	bf00      	nop
 8005e92:	e000      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10e      	bne.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e9e:	4b06      	ldr	r3, [pc, #24]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eae:	4a02      	ldr	r2, [pc, #8]	@ (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005eb4:	e006      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8005eb6:	bf00      	nop
 8005eb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ebc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ec0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ecc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ed0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005eda:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	d055      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ef0:	d033      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8005ef2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ef6:	d82c      	bhi.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005ef8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005efc:	d02f      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f02:	d826      	bhi.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005f04:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f08:	d02b      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8005f0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f0e:	d820      	bhi.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005f10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f14:	d012      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005f16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f1a:	d81a      	bhi.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d022      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005f20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f24:	d115      	bne.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2a:	3308      	adds	r3, #8
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f000 fdd2 	bl	8006ad8 <RCCEx_PLL2_Config>
 8005f34:	4603      	mov	r3, r0
 8005f36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f3a:	e015      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f40:	3328      	adds	r3, #40	@ 0x28
 8005f42:	2102      	movs	r1, #2
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fe79 	bl	8006c3c <RCCEx_PLL3_Config>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f50:	e00a      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005f58:	e006      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005f5a:	bf00      	nop
 8005f5c:	e004      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005f5e:	bf00      	nop
 8005f60:	e002      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005f62:	bf00      	nop
 8005f64:	e000      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005f66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10b      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f70:	4ba0      	ldr	r3, [pc, #640]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f74:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f80:	4a9c      	ldr	r2, [pc, #624]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005f82:	430b      	orrs	r3, r1
 8005f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f86:	e003      	b.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	f002 0308 	and.w	r3, r2, #8
 8005f9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005fa6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005faa:	460b      	mov	r3, r1
 8005fac:	4313      	orrs	r3, r2
 8005fae:	d01e      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8005fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fbc:	d10c      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fc2:	3328      	adds	r3, #40	@ 0x28
 8005fc4:	2102      	movs	r1, #2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fe38 	bl	8006c3c <RCCEx_PLL3_Config>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d002      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005fd8:	4b86      	ldr	r3, [pc, #536]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fdc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fe8:	4a82      	ldr	r2, [pc, #520]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005fea:	430b      	orrs	r3, r1
 8005fec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f002 0310 	and.w	r3, r2, #16
 8005ffa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ffe:	2300      	movs	r3, #0
 8006000:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006004:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006008:	460b      	mov	r3, r1
 800600a:	4313      	orrs	r3, r2
 800600c:	d01e      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800600e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800601a:	d10c      	bne.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800601c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006020:	3328      	adds	r3, #40	@ 0x28
 8006022:	2102      	movs	r1, #2
 8006024:	4618      	mov	r0, r3
 8006026:	f000 fe09 	bl	8006c3c <RCCEx_PLL3_Config>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006036:	4b6f      	ldr	r3, [pc, #444]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800603e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006046:	4a6b      	ldr	r2, [pc, #428]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006048:	430b      	orrs	r3, r1
 800604a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800604c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006054:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006058:	67bb      	str	r3, [r7, #120]	@ 0x78
 800605a:	2300      	movs	r3, #0
 800605c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800605e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006062:	460b      	mov	r3, r1
 8006064:	4313      	orrs	r3, r2
 8006066:	d03e      	beq.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800606c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006074:	d022      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006076:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800607a:	d81b      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8006080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006084:	d00b      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8006086:	e015      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800608c:	3308      	adds	r3, #8
 800608e:	2100      	movs	r1, #0
 8006090:	4618      	mov	r0, r3
 8006092:	f000 fd21 	bl	8006ad8 <RCCEx_PLL2_Config>
 8006096:	4603      	mov	r3, r0
 8006098:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800609c:	e00f      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800609e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060a2:	3328      	adds	r3, #40	@ 0x28
 80060a4:	2102      	movs	r1, #2
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 fdc8 	bl	8006c3c <RCCEx_PLL3_Config>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060b2:	e004      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80060ba:	e000      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80060bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10b      	bne.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060c6:	4b4b      	ldr	r3, [pc, #300]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80060c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80060ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80060d6:	4a47      	ldr	r2, [pc, #284]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80060d8:	430b      	orrs	r3, r1
 80060da:	6593      	str	r3, [r2, #88]	@ 0x58
 80060dc:	e003      	b.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80060e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80060f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80060f4:	2300      	movs	r3, #0
 80060f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80060f8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80060fc:	460b      	mov	r3, r1
 80060fe:	4313      	orrs	r3, r2
 8006100:	d03b      	beq.n	800617a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006106:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800610a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800610e:	d01f      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006110:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006114:	d818      	bhi.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006116:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800611a:	d003      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800611c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006120:	d007      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8006122:	e011      	b.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006124:	4b33      	ldr	r3, [pc, #204]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006128:	4a32      	ldr	r2, [pc, #200]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800612a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800612e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006130:	e00f      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006136:	3328      	adds	r3, #40	@ 0x28
 8006138:	2101      	movs	r1, #1
 800613a:	4618      	mov	r0, r3
 800613c:	f000 fd7e 	bl	8006c3c <RCCEx_PLL3_Config>
 8006140:	4603      	mov	r3, r0
 8006142:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8006146:	e004      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800614e:	e000      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8006150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006152:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10b      	bne.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800615a:	4b26      	ldr	r3, [pc, #152]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800615c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800615e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800616a:	4a22      	ldr	r2, [pc, #136]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800616c:	430b      	orrs	r3, r1
 800616e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006170:	e003      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006172:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006176:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800617a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800617e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006182:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006186:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006188:	2300      	movs	r3, #0
 800618a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800618c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006190:	460b      	mov	r3, r1
 8006192:	4313      	orrs	r3, r2
 8006194:	d034      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800619a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800619c:	2b00      	cmp	r3, #0
 800619e:	d003      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80061a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061a4:	d007      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80061a6:	e011      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a8:	4b12      	ldr	r3, [pc, #72]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ac:	4a11      	ldr	r2, [pc, #68]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061b4:	e00e      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061ba:	3308      	adds	r3, #8
 80061bc:	2102      	movs	r1, #2
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fc8a 	bl	8006ad8 <RCCEx_PLL2_Config>
 80061c4:	4603      	mov	r3, r0
 80061c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061ca:	e003      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80061d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10d      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80061dc:	4b05      	ldr	r3, [pc, #20]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061ea:	4a02      	ldr	r2, [pc, #8]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061ec:	430b      	orrs	r3, r1
 80061ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061f0:	e006      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80061f2:	bf00      	nop
 80061f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006208:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800620c:	663b      	str	r3, [r7, #96]	@ 0x60
 800620e:	2300      	movs	r3, #0
 8006210:	667b      	str	r3, [r7, #100]	@ 0x64
 8006212:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006216:	460b      	mov	r3, r1
 8006218:	4313      	orrs	r3, r2
 800621a:	d00c      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800621c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006220:	3328      	adds	r3, #40	@ 0x28
 8006222:	2102      	movs	r1, #2
 8006224:	4618      	mov	r0, r3
 8006226:	f000 fd09 	bl	8006c3c <RCCEx_PLL3_Config>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800623a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006242:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006244:	2300      	movs	r3, #0
 8006246:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006248:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800624c:	460b      	mov	r3, r1
 800624e:	4313      	orrs	r3, r2
 8006250:	d036      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006258:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800625c:	d018      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800625e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006262:	d811      	bhi.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8006264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006268:	d014      	beq.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800626a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800626e:	d80b      	bhi.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8006270:	2b00      	cmp	r3, #0
 8006272:	d011      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8006274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006278:	d106      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800627a:	4bb7      	ldr	r3, [pc, #732]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800627c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627e:	4ab6      	ldr	r2, [pc, #728]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006284:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006286:	e008      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800628e:	e004      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006290:	bf00      	nop
 8006292:	e002      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006294:	bf00      	nop
 8006296:	e000      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006298:	bf00      	nop
    }

    if (ret == HAL_OK)
 800629a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10a      	bne.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062a2:	4bad      	ldr	r3, [pc, #692]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062b0:	4aa9      	ldr	r2, [pc, #676]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062b2:	430b      	orrs	r3, r1
 80062b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80062b6:	e003      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80062bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80062cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80062ce:	2300      	movs	r3, #0
 80062d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80062d2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80062d6:	460b      	mov	r3, r1
 80062d8:	4313      	orrs	r3, r2
 80062da:	d009      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062dc:	4b9e      	ldr	r3, [pc, #632]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80062e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ea:	4a9b      	ldr	r2, [pc, #620]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80062ec:	430b      	orrs	r3, r1
 80062ee:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80062fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062fe:	2300      	movs	r3, #0
 8006300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006302:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006306:	460b      	mov	r3, r1
 8006308:	4313      	orrs	r3, r2
 800630a:	d009      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800630c:	4b92      	ldr	r3, [pc, #584]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800630e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006310:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006318:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800631a:	4a8f      	ldr	r2, [pc, #572]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800631c:	430b      	orrs	r3, r1
 800631e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800632c:	643b      	str	r3, [r7, #64]	@ 0x40
 800632e:	2300      	movs	r3, #0
 8006330:	647b      	str	r3, [r7, #68]	@ 0x44
 8006332:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006336:	460b      	mov	r3, r1
 8006338:	4313      	orrs	r3, r2
 800633a:	d00e      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800633c:	4b86      	ldr	r3, [pc, #536]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	4a85      	ldr	r2, [pc, #532]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006342:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006346:	6113      	str	r3, [r2, #16]
 8006348:	4b83      	ldr	r3, [pc, #524]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800634a:	6919      	ldr	r1, [r3, #16]
 800634c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006350:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006354:	4a80      	ldr	r2, [pc, #512]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006356:	430b      	orrs	r3, r1
 8006358:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800635a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006366:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006368:	2300      	movs	r3, #0
 800636a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800636c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006370:	460b      	mov	r3, r1
 8006372:	4313      	orrs	r3, r2
 8006374:	d009      	beq.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006376:	4b78      	ldr	r3, [pc, #480]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800637a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800637e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006384:	4a74      	ldr	r2, [pc, #464]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006386:	430b      	orrs	r3, r1
 8006388:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800638a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800638e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006392:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006396:	633b      	str	r3, [r7, #48]	@ 0x30
 8006398:	2300      	movs	r3, #0
 800639a:	637b      	str	r3, [r7, #52]	@ 0x34
 800639c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80063a0:	460b      	mov	r3, r1
 80063a2:	4313      	orrs	r3, r2
 80063a4:	d00a      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80063a6:	4b6c      	ldr	r3, [pc, #432]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80063a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063aa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80063ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063b6:	4a68      	ldr	r2, [pc, #416]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80063b8:	430b      	orrs	r3, r1
 80063ba:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80063bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c4:	2100      	movs	r1, #0
 80063c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80063d2:	460b      	mov	r3, r1
 80063d4:	4313      	orrs	r3, r2
 80063d6:	d011      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063dc:	3308      	adds	r3, #8
 80063de:	2100      	movs	r1, #0
 80063e0:	4618      	mov	r0, r3
 80063e2:	f000 fb79 	bl	8006ad8 <RCCEx_PLL2_Config>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80063ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d003      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80063fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006404:	2100      	movs	r1, #0
 8006406:	6239      	str	r1, [r7, #32]
 8006408:	f003 0302 	and.w	r3, r3, #2
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
 800640e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006412:	460b      	mov	r3, r1
 8006414:	4313      	orrs	r3, r2
 8006416:	d011      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800641c:	3308      	adds	r3, #8
 800641e:	2101      	movs	r1, #1
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fb59 	bl	8006ad8 <RCCEx_PLL2_Config>
 8006426:	4603      	mov	r3, r0
 8006428:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800642c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006434:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006438:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800643c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006444:	2100      	movs	r1, #0
 8006446:	61b9      	str	r1, [r7, #24]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	61fb      	str	r3, [r7, #28]
 800644e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006452:	460b      	mov	r3, r1
 8006454:	4313      	orrs	r3, r2
 8006456:	d011      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800645c:	3308      	adds	r3, #8
 800645e:	2102      	movs	r1, #2
 8006460:	4618      	mov	r0, r3
 8006462:	f000 fb39 	bl	8006ad8 <RCCEx_PLL2_Config>
 8006466:	4603      	mov	r3, r0
 8006468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800646c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006478:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800647c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006484:	2100      	movs	r1, #0
 8006486:	6139      	str	r1, [r7, #16]
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	617b      	str	r3, [r7, #20]
 800648e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006492:	460b      	mov	r3, r1
 8006494:	4313      	orrs	r3, r2
 8006496:	d011      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800649c:	3328      	adds	r3, #40	@ 0x28
 800649e:	2100      	movs	r1, #0
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fbcb 	bl	8006c3c <RCCEx_PLL3_Config>
 80064a6:	4603      	mov	r3, r0
 80064a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80064ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d003      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80064bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	2100      	movs	r1, #0
 80064c6:	60b9      	str	r1, [r7, #8]
 80064c8:	f003 0310 	and.w	r3, r3, #16
 80064cc:	60fb      	str	r3, [r7, #12]
 80064ce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80064d2:	460b      	mov	r3, r1
 80064d4:	4313      	orrs	r3, r2
 80064d6:	d011      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064dc:	3328      	adds	r3, #40	@ 0x28
 80064de:	2101      	movs	r1, #1
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fbab 	bl	8006c3c <RCCEx_PLL3_Config>
 80064e6:	4603      	mov	r3, r0
 80064e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80064ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80064fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006504:	2100      	movs	r1, #0
 8006506:	6039      	str	r1, [r7, #0]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	607b      	str	r3, [r7, #4]
 800650e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006512:	460b      	mov	r3, r1
 8006514:	4313      	orrs	r3, r2
 8006516:	d011      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800651c:	3328      	adds	r3, #40	@ 0x28
 800651e:	2102      	movs	r1, #2
 8006520:	4618      	mov	r0, r3
 8006522:	f000 fb8b 	bl	8006c3c <RCCEx_PLL3_Config>
 8006526:	4603      	mov	r3, r0
 8006528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800652c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800653c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	e000      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
}
 800654a:	4618      	mov	r0, r3
 800654c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006550:	46bd      	mov	sp, r7
 8006552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006556:	bf00      	nop
 8006558:	58024400 	.word	0x58024400

0800655c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006560:	f7fe fe00 	bl	8005164 <HAL_RCC_GetHCLKFreq>
 8006564:	4602      	mov	r2, r0
 8006566:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	091b      	lsrs	r3, r3, #4
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	4904      	ldr	r1, [pc, #16]	@ (8006584 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006572:	5ccb      	ldrb	r3, [r1, r3]
 8006574:	f003 031f 	and.w	r3, r3, #31
 8006578:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800657c:	4618      	mov	r0, r3
 800657e:	bd80      	pop	{r7, pc}
 8006580:	58024400 	.word	0x58024400
 8006584:	0800a734 	.word	0x0800a734

08006588 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006588:	b480      	push	{r7}
 800658a:	b089      	sub	sp, #36	@ 0x24
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006590:	4ba1      	ldr	r3, [pc, #644]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006594:	f003 0303 	and.w	r3, r3, #3
 8006598:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800659a:	4b9f      	ldr	r3, [pc, #636]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800659c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659e:	0b1b      	lsrs	r3, r3, #12
 80065a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065a4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80065a6:	4b9c      	ldr	r3, [pc, #624]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	091b      	lsrs	r3, r3, #4
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80065b2:	4b99      	ldr	r3, [pc, #612]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b6:	08db      	lsrs	r3, r3, #3
 80065b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065bc:	693a      	ldr	r2, [r7, #16]
 80065be:	fb02 f303 	mul.w	r3, r2, r3
 80065c2:	ee07 3a90 	vmov	s15, r3
 80065c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 8111 	beq.w	80067f8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	f000 8083 	beq.w	80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	f200 80a1 	bhi.w	8006728 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d003      	beq.n	80065f4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d056      	beq.n	80066a0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80065f2:	e099      	b.n	8006728 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065f4:	4b88      	ldr	r3, [pc, #544]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0320 	and.w	r3, r3, #32
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d02d      	beq.n	800665c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006600:	4b85      	ldr	r3, [pc, #532]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	08db      	lsrs	r3, r3, #3
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	4a84      	ldr	r2, [pc, #528]	@ (800681c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800660c:	fa22 f303 	lsr.w	r3, r2, r3
 8006610:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	ee07 3a90 	vmov	s15, r3
 8006618:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	ee07 3a90 	vmov	s15, r3
 8006622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662a:	4b7b      	ldr	r3, [pc, #492]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800662c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800662e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006632:	ee07 3a90 	vmov	s15, r3
 8006636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800663a:	ed97 6a03 	vldr	s12, [r7, #12]
 800663e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800664a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800664e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006656:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800665a:	e087      	b.n	800676c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	ee07 3a90 	vmov	s15, r3
 8006662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006666:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006824 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800666a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800666e:	4b6a      	ldr	r3, [pc, #424]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006676:	ee07 3a90 	vmov	s15, r3
 800667a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800667e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006682:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800668a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800668e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800669a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800669e:	e065      	b.n	800676c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	ee07 3a90 	vmov	s15, r3
 80066a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80066ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066b2:	4b59      	ldr	r3, [pc, #356]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ba:	ee07 3a90 	vmov	s15, r3
 80066be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80066c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066e2:	e043      	b.n	800676c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	ee07 3a90 	vmov	s15, r3
 80066ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800682c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80066f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066f6:	4b48      	ldr	r3, [pc, #288]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066fe:	ee07 3a90 	vmov	s15, r3
 8006702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006706:	ed97 6a03 	vldr	s12, [r7, #12]
 800670a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800670e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006712:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006716:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800671a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800671e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006722:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006726:	e021      	b.n	800676c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	ee07 3a90 	vmov	s15, r3
 800672e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006732:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006736:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673a:	4b37      	ldr	r3, [pc, #220]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800673c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006742:	ee07 3a90 	vmov	s15, r3
 8006746:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800674a:	ed97 6a03 	vldr	s12, [r7, #12]
 800674e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006752:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006756:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800675e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006766:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800676a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800676c:	4b2a      	ldr	r3, [pc, #168]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800676e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006770:	0a5b      	lsrs	r3, r3, #9
 8006772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006776:	ee07 3a90 	vmov	s15, r3
 800677a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006782:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006786:	edd7 6a07 	vldr	s13, [r7, #28]
 800678a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800678e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006792:	ee17 2a90 	vmov	r2, s15
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800679a:	4b1f      	ldr	r3, [pc, #124]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800679c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679e:	0c1b      	lsrs	r3, r3, #16
 80067a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067a4:	ee07 3a90 	vmov	s15, r3
 80067a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80067b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067c0:	ee17 2a90 	vmov	r2, s15
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80067c8:	4b13      	ldr	r3, [pc, #76]	@ (8006818 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067cc:	0e1b      	lsrs	r3, r3, #24
 80067ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067d2:	ee07 3a90 	vmov	s15, r3
 80067d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80067e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067ee:	ee17 2a90 	vmov	r2, s15
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80067f6:	e008      	b.n	800680a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	609a      	str	r2, [r3, #8]
}
 800680a:	bf00      	nop
 800680c:	3724      	adds	r7, #36	@ 0x24
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	58024400 	.word	0x58024400
 800681c:	03d09000 	.word	0x03d09000
 8006820:	46000000 	.word	0x46000000
 8006824:	4c742400 	.word	0x4c742400
 8006828:	4a742400 	.word	0x4a742400
 800682c:	4af42400 	.word	0x4af42400

08006830 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006830:	b480      	push	{r7}
 8006832:	b089      	sub	sp, #36	@ 0x24
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006838:	4ba1      	ldr	r3, [pc, #644]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800683a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800683c:	f003 0303 	and.w	r3, r3, #3
 8006840:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006842:	4b9f      	ldr	r3, [pc, #636]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006846:	0d1b      	lsrs	r3, r3, #20
 8006848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800684c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800684e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	0a1b      	lsrs	r3, r3, #8
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800685a:	4b99      	ldr	r3, [pc, #612]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800685c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800685e:	08db      	lsrs	r3, r3, #3
 8006860:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	fb02 f303 	mul.w	r3, r2, r3
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006872:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 8111 	beq.w	8006aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	2b02      	cmp	r3, #2
 8006882:	f000 8083 	beq.w	800698c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	2b02      	cmp	r3, #2
 800688a:	f200 80a1 	bhi.w	80069d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d003      	beq.n	800689c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d056      	beq.n	8006948 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800689a:	e099      	b.n	80069d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800689c:	4b88      	ldr	r3, [pc, #544]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0320 	and.w	r3, r3, #32
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d02d      	beq.n	8006904 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068a8:	4b85      	ldr	r3, [pc, #532]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	08db      	lsrs	r3, r3, #3
 80068ae:	f003 0303 	and.w	r3, r3, #3
 80068b2:	4a84      	ldr	r2, [pc, #528]	@ (8006ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80068b4:	fa22 f303 	lsr.w	r3, r2, r3
 80068b8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	ee07 3a90 	vmov	s15, r3
 80068c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068d2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068da:	ee07 3a90 	vmov	s15, r3
 80068de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80068e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80068ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006902:	e087      	b.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	ee07 3a90 	vmov	s15, r3
 800690a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006acc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006916:	4b6a      	ldr	r3, [pc, #424]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800691e:	ee07 3a90 	vmov	s15, r3
 8006922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006926:	ed97 6a03 	vldr	s12, [r7, #12]
 800692a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800692e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006936:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800693a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800693e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006942:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006946:	e065      	b.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	ee07 3a90 	vmov	s15, r3
 800694e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006952:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800695a:	4b59      	ldr	r3, [pc, #356]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800695c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006962:	ee07 3a90 	vmov	s15, r3
 8006966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800696a:	ed97 6a03 	vldr	s12, [r7, #12]
 800696e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800697a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800697e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800698a:	e043      	b.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	ee07 3a90 	vmov	s15, r3
 8006992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006996:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800699a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800699e:	4b48      	ldr	r3, [pc, #288]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069a6:	ee07 3a90 	vmov	s15, r3
 80069aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80069b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069ce:	e021      	b.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80069de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069e2:	4b37      	ldr	r3, [pc, #220]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ea:	ee07 3a90 	vmov	s15, r3
 80069ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80069f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a12:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006a14:	4b2a      	ldr	r3, [pc, #168]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a18:	0a5b      	lsrs	r3, r3, #9
 8006a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a1e:	ee07 3a90 	vmov	s15, r3
 8006a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a3a:	ee17 2a90 	vmov	r2, s15
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006a42:	4b1f      	ldr	r3, [pc, #124]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	0c1b      	lsrs	r3, r3, #16
 8006a48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a4c:	ee07 3a90 	vmov	s15, r3
 8006a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a68:	ee17 2a90 	vmov	r2, s15
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006a70:	4b13      	ldr	r3, [pc, #76]	@ (8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	0e1b      	lsrs	r3, r3, #24
 8006a76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a96:	ee17 2a90 	vmov	r2, s15
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006a9e:	e008      	b.n	8006ab2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	609a      	str	r2, [r3, #8]
}
 8006ab2:	bf00      	nop
 8006ab4:	3724      	adds	r7, #36	@ 0x24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	58024400 	.word	0x58024400
 8006ac4:	03d09000 	.word	0x03d09000
 8006ac8:	46000000 	.word	0x46000000
 8006acc:	4c742400 	.word	0x4c742400
 8006ad0:	4a742400 	.word	0x4a742400
 8006ad4:	4af42400 	.word	0x4af42400

08006ad8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ae6:	4b53      	ldr	r3, [pc, #332]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aea:	f003 0303 	and.w	r3, r3, #3
 8006aee:	2b03      	cmp	r3, #3
 8006af0:	d101      	bne.n	8006af6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e099      	b.n	8006c2a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006af6:	4b4f      	ldr	r3, [pc, #316]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a4e      	ldr	r2, [pc, #312]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006afc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b02:	f7fa ffdb 	bl	8001abc <HAL_GetTick>
 8006b06:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b08:	e008      	b.n	8006b1c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b0a:	f7fa ffd7 	bl	8001abc <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d901      	bls.n	8006b1c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e086      	b.n	8006c2a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b1c:	4b45      	ldr	r3, [pc, #276]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1f0      	bne.n	8006b0a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006b28:	4b42      	ldr	r3, [pc, #264]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	031b      	lsls	r3, r3, #12
 8006b36:	493f      	ldr	r1, [pc, #252]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	3b01      	subs	r3, #1
 8006b42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	025b      	lsls	r3, r3, #9
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	041b      	lsls	r3, r3, #16
 8006b5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	3b01      	subs	r3, #1
 8006b66:	061b      	lsls	r3, r3, #24
 8006b68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006b6c:	4931      	ldr	r1, [pc, #196]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006b72:	4b30      	ldr	r3, [pc, #192]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	492d      	ldr	r1, [pc, #180]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006b84:	4b2b      	ldr	r3, [pc, #172]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b88:	f023 0220 	bic.w	r2, r3, #32
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699b      	ldr	r3, [r3, #24]
 8006b90:	4928      	ldr	r1, [pc, #160]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006b96:	4b27      	ldr	r3, [pc, #156]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9a:	4a26      	ldr	r2, [pc, #152]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006b9c:	f023 0310 	bic.w	r3, r3, #16
 8006ba0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006ba2:	4b24      	ldr	r3, [pc, #144]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006ba4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ba6:	4b24      	ldr	r3, [pc, #144]	@ (8006c38 <RCCEx_PLL2_Config+0x160>)
 8006ba8:	4013      	ands	r3, r2
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	69d2      	ldr	r2, [r2, #28]
 8006bae:	00d2      	lsls	r2, r2, #3
 8006bb0:	4920      	ldr	r1, [pc, #128]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bba:	4a1e      	ldr	r2, [pc, #120]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bbc:	f043 0310 	orr.w	r3, r3, #16
 8006bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d106      	bne.n	8006bd6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bcc:	4a19      	ldr	r2, [pc, #100]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006bd4:	e00f      	b.n	8006bf6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d106      	bne.n	8006bea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006bdc:	4b15      	ldr	r3, [pc, #84]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be0:	4a14      	ldr	r2, [pc, #80]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006be2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006be6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006be8:	e005      	b.n	8006bf6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006bea:	4b12      	ldr	r3, [pc, #72]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bee:	4a11      	ldr	r2, [pc, #68]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bf0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006bfc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c02:	f7fa ff5b 	bl	8001abc <HAL_GetTick>
 8006c06:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c08:	e008      	b.n	8006c1c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c0a:	f7fa ff57 	bl	8001abc <HAL_GetTick>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	1ad3      	subs	r3, r2, r3
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d901      	bls.n	8006c1c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e006      	b.n	8006c2a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c1c:	4b05      	ldr	r3, [pc, #20]	@ (8006c34 <RCCEx_PLL2_Config+0x15c>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d0f0      	beq.n	8006c0a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	58024400 	.word	0x58024400
 8006c38:	ffff0007 	.word	0xffff0007

08006c3c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006c4a:	4b53      	ldr	r3, [pc, #332]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4e:	f003 0303 	and.w	r3, r3, #3
 8006c52:	2b03      	cmp	r3, #3
 8006c54:	d101      	bne.n	8006c5a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e099      	b.n	8006d8e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006c5a:	4b4f      	ldr	r3, [pc, #316]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a4e      	ldr	r2, [pc, #312]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c66:	f7fa ff29 	bl	8001abc <HAL_GetTick>
 8006c6a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006c6c:	e008      	b.n	8006c80 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c6e:	f7fa ff25 	bl	8001abc <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e086      	b.n	8006d8e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006c80:	4b45      	ldr	r3, [pc, #276]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1f0      	bne.n	8006c6e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006c8c:	4b42      	ldr	r3, [pc, #264]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c90:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	051b      	lsls	r3, r3, #20
 8006c9a:	493f      	ldr	r1, [pc, #252]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	025b      	lsls	r3, r3, #9
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	041b      	lsls	r3, r3, #16
 8006cbe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006cc2:	431a      	orrs	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	061b      	lsls	r3, r3, #24
 8006ccc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006cd0:	4931      	ldr	r1, [pc, #196]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006cd6:	4b30      	ldr	r3, [pc, #192]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cda:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	492d      	ldr	r1, [pc, #180]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	4928      	ldr	r1, [pc, #160]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006cfa:	4b27      	ldr	r3, [pc, #156]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfe:	4a26      	ldr	r2, [pc, #152]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006d06:	4b24      	ldr	r3, [pc, #144]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d0a:	4b24      	ldr	r3, [pc, #144]	@ (8006d9c <RCCEx_PLL3_Config+0x160>)
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	69d2      	ldr	r2, [r2, #28]
 8006d12:	00d2      	lsls	r2, r2, #3
 8006d14:	4920      	ldr	r1, [pc, #128]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d16:	4313      	orrs	r3, r2
 8006d18:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d24:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d106      	bne.n	8006d3a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d30:	4a19      	ldr	r2, [pc, #100]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d38:	e00f      	b.n	8006d5a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d106      	bne.n	8006d4e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006d40:	4b15      	ldr	r3, [pc, #84]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d44:	4a14      	ldr	r2, [pc, #80]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d4c:	e005      	b.n	8006d5a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006d4e:	4b12      	ldr	r3, [pc, #72]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d52:	4a11      	ldr	r2, [pc, #68]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d54:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d58:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a0e      	ldr	r2, [pc, #56]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d66:	f7fa fea9 	bl	8001abc <HAL_GetTick>
 8006d6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006d6c:	e008      	b.n	8006d80 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d6e:	f7fa fea5 	bl	8001abc <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	1ad3      	subs	r3, r2, r3
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d901      	bls.n	8006d80 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	e006      	b.n	8006d8e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006d80:	4b05      	ldr	r3, [pc, #20]	@ (8006d98 <RCCEx_PLL3_Config+0x15c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0f0      	beq.n	8006d6e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	58024400 	.word	0x58024400
 8006d9c:	ffff0007 	.word	0xffff0007

08006da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e049      	b.n	8006e46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fa fa70 	bl	80012ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	3304      	adds	r3, #4
 8006ddc:	4619      	mov	r1, r3
 8006dde:	4610      	mov	r0, r2
 8006de0:	f000 fea6 	bl	8007b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3708      	adds	r7, #8
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
	...

08006e50 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d001      	beq.n	8006e68 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e056      	b.n	8006f16 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a2b      	ldr	r2, [pc, #172]	@ (8006f24 <HAL_TIM_Base_Start+0xd4>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d02c      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e82:	d027      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a27      	ldr	r2, [pc, #156]	@ (8006f28 <HAL_TIM_Base_Start+0xd8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d022      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a26      	ldr	r2, [pc, #152]	@ (8006f2c <HAL_TIM_Base_Start+0xdc>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d01d      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a24      	ldr	r2, [pc, #144]	@ (8006f30 <HAL_TIM_Base_Start+0xe0>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d018      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a23      	ldr	r2, [pc, #140]	@ (8006f34 <HAL_TIM_Base_Start+0xe4>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d013      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a21      	ldr	r2, [pc, #132]	@ (8006f38 <HAL_TIM_Base_Start+0xe8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00e      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a20      	ldr	r2, [pc, #128]	@ (8006f3c <HAL_TIM_Base_Start+0xec>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d009      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8006f40 <HAL_TIM_Base_Start+0xf0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d004      	beq.n	8006ed4 <HAL_TIM_Base_Start+0x84>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a1d      	ldr	r2, [pc, #116]	@ (8006f44 <HAL_TIM_Base_Start+0xf4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d115      	bne.n	8006f00 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689a      	ldr	r2, [r3, #8]
 8006eda:	4b1b      	ldr	r3, [pc, #108]	@ (8006f48 <HAL_TIM_Base_Start+0xf8>)
 8006edc:	4013      	ands	r3, r2
 8006ede:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2b06      	cmp	r3, #6
 8006ee4:	d015      	beq.n	8006f12 <HAL_TIM_Base_Start+0xc2>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eec:	d011      	beq.n	8006f12 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f042 0201 	orr.w	r2, r2, #1
 8006efc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006efe:	e008      	b.n	8006f12 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f042 0201 	orr.w	r2, r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]
 8006f10:	e000      	b.n	8006f14 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3714      	adds	r7, #20
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	40010000 	.word	0x40010000
 8006f28:	40000400 	.word	0x40000400
 8006f2c:	40000800 	.word	0x40000800
 8006f30:	40000c00 	.word	0x40000c00
 8006f34:	40010400 	.word	0x40010400
 8006f38:	40001800 	.word	0x40001800
 8006f3c:	40014000 	.word	0x40014000
 8006f40:	4000e000 	.word	0x4000e000
 8006f44:	4000e400 	.word	0x4000e400
 8006f48:	00010007 	.word	0x00010007

08006f4c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e049      	b.n	8006ff2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d106      	bne.n	8006f78 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f841 	bl	8006ffa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4610      	mov	r0, r2
 8006f8c:	f000 fdd0 	bl	8007b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3708      	adds	r7, #8
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}

08006ffa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
	...

08007010 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b086      	sub	sp, #24
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800701e:	2300      	movs	r3, #0
 8007020:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d104      	bne.n	8007032 <HAL_TIM_IC_Start_DMA+0x22>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800702e:	b2db      	uxtb	r3, r3
 8007030:	e023      	b.n	800707a <HAL_TIM_IC_Start_DMA+0x6a>
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2b04      	cmp	r3, #4
 8007036:	d104      	bne.n	8007042 <HAL_TIM_IC_Start_DMA+0x32>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800703e:	b2db      	uxtb	r3, r3
 8007040:	e01b      	b.n	800707a <HAL_TIM_IC_Start_DMA+0x6a>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	2b08      	cmp	r3, #8
 8007046:	d104      	bne.n	8007052 <HAL_TIM_IC_Start_DMA+0x42>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800704e:	b2db      	uxtb	r3, r3
 8007050:	e013      	b.n	800707a <HAL_TIM_IC_Start_DMA+0x6a>
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	2b0c      	cmp	r3, #12
 8007056:	d104      	bne.n	8007062 <HAL_TIM_IC_Start_DMA+0x52>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800705e:	b2db      	uxtb	r3, r3
 8007060:	e00b      	b.n	800707a <HAL_TIM_IC_Start_DMA+0x6a>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	2b10      	cmp	r3, #16
 8007066:	d104      	bne.n	8007072 <HAL_TIM_IC_Start_DMA+0x62>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800706e:	b2db      	uxtb	r3, r3
 8007070:	e003      	b.n	800707a <HAL_TIM_IC_Start_DMA+0x6a>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007078:	b2db      	uxtb	r3, r3
 800707a:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d104      	bne.n	800708c <HAL_TIM_IC_Start_DMA+0x7c>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007088:	b2db      	uxtb	r3, r3
 800708a:	e013      	b.n	80070b4 <HAL_TIM_IC_Start_DMA+0xa4>
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	2b04      	cmp	r3, #4
 8007090:	d104      	bne.n	800709c <HAL_TIM_IC_Start_DMA+0x8c>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007098:	b2db      	uxtb	r3, r3
 800709a:	e00b      	b.n	80070b4 <HAL_TIM_IC_Start_DMA+0xa4>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b08      	cmp	r3, #8
 80070a0:	d104      	bne.n	80070ac <HAL_TIM_IC_Start_DMA+0x9c>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	e003      	b.n	80070b4 <HAL_TIM_IC_Start_DMA+0xa4>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80070b6:	7dbb      	ldrb	r3, [r7, #22]
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d002      	beq.n	80070c2 <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80070bc:	7d7b      	ldrb	r3, [r7, #21]
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d101      	bne.n	80070c6 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 80070c2:	2302      	movs	r3, #2
 80070c4:	e166      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 80070c6:	7dbb      	ldrb	r3, [r7, #22]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d153      	bne.n	8007174 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 80070cc:	7d7b      	ldrb	r3, [r7, #21]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d150      	bne.n	8007174 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d002      	beq.n	80070de <HAL_TIM_IC_Start_DMA+0xce>
 80070d8:	887b      	ldrh	r3, [r7, #2]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d101      	bne.n	80070e2 <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e158      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_IC_Start_DMA+0xe2>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070f0:	e023      	b.n	800713a <HAL_TIM_IC_Start_DMA+0x12a>
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2b04      	cmp	r3, #4
 80070f6:	d104      	bne.n	8007102 <HAL_TIM_IC_Start_DMA+0xf2>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007100:	e01b      	b.n	800713a <HAL_TIM_IC_Start_DMA+0x12a>
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	2b08      	cmp	r3, #8
 8007106:	d104      	bne.n	8007112 <HAL_TIM_IC_Start_DMA+0x102>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007110:	e013      	b.n	800713a <HAL_TIM_IC_Start_DMA+0x12a>
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b0c      	cmp	r3, #12
 8007116:	d104      	bne.n	8007122 <HAL_TIM_IC_Start_DMA+0x112>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007120:	e00b      	b.n	800713a <HAL_TIM_IC_Start_DMA+0x12a>
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	2b10      	cmp	r3, #16
 8007126:	d104      	bne.n	8007132 <HAL_TIM_IC_Start_DMA+0x122>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2202      	movs	r2, #2
 800712c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007130:	e003      	b.n	800713a <HAL_TIM_IC_Start_DMA+0x12a>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2202      	movs	r2, #2
 8007136:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d104      	bne.n	800714a <HAL_TIM_IC_Start_DMA+0x13a>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2202      	movs	r2, #2
 8007144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8007148:	e016      	b.n	8007178 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	2b04      	cmp	r3, #4
 800714e:	d104      	bne.n	800715a <HAL_TIM_IC_Start_DMA+0x14a>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8007158:	e00e      	b.n	8007178 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	2b08      	cmp	r3, #8
 800715e:	d104      	bne.n	800716a <HAL_TIM_IC_Start_DMA+0x15a>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8007168:	e006      	b.n	8007178 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2202      	movs	r2, #2
 800716e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 8007172:	e001      	b.n	8007178 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e10d      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2201      	movs	r2, #1
 800717e:	68b9      	ldr	r1, [r7, #8]
 8007180:	4618      	mov	r0, r3
 8007182:	f000 ff55 	bl	8008030 <TIM_CCxChannelCmd>

  switch (Channel)
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	2b0c      	cmp	r3, #12
 800718a:	f200 80ad 	bhi.w	80072e8 <HAL_TIM_IC_Start_DMA+0x2d8>
 800718e:	a201      	add	r2, pc, #4	@ (adr r2, 8007194 <HAL_TIM_IC_Start_DMA+0x184>)
 8007190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007194:	080071c9 	.word	0x080071c9
 8007198:	080072e9 	.word	0x080072e9
 800719c:	080072e9 	.word	0x080072e9
 80071a0:	080072e9 	.word	0x080072e9
 80071a4:	08007211 	.word	0x08007211
 80071a8:	080072e9 	.word	0x080072e9
 80071ac:	080072e9 	.word	0x080072e9
 80071b0:	080072e9 	.word	0x080072e9
 80071b4:	08007259 	.word	0x08007259
 80071b8:	080072e9 	.word	0x080072e9
 80071bc:	080072e9 	.word	0x080072e9
 80071c0:	080072e9 	.word	0x080072e9
 80071c4:	080072a1 	.word	0x080072a1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071cc:	4a73      	ldr	r2, [pc, #460]	@ (800739c <HAL_TIM_IC_Start_DMA+0x38c>)
 80071ce:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d4:	4a72      	ldr	r2, [pc, #456]	@ (80073a0 <HAL_TIM_IC_Start_DMA+0x390>)
 80071d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071dc:	4a71      	ldr	r2, [pc, #452]	@ (80073a4 <HAL_TIM_IC_Start_DMA+0x394>)
 80071de:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	3334      	adds	r3, #52	@ 0x34
 80071ea:	4619      	mov	r1, r3
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	887b      	ldrh	r3, [r7, #2]
 80071f0:	f7fb f950 	bl	8002494 <HAL_DMA_Start_IT>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d001      	beq.n	80071fe <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e0ca      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800720c:	60da      	str	r2, [r3, #12]
      break;
 800720e:	e06e      	b.n	80072ee <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007214:	4a61      	ldr	r2, [pc, #388]	@ (800739c <HAL_TIM_IC_Start_DMA+0x38c>)
 8007216:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721c:	4a60      	ldr	r2, [pc, #384]	@ (80073a0 <HAL_TIM_IC_Start_DMA+0x390>)
 800721e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007224:	4a5f      	ldr	r2, [pc, #380]	@ (80073a4 <HAL_TIM_IC_Start_DMA+0x394>)
 8007226:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	3338      	adds	r3, #56	@ 0x38
 8007232:	4619      	mov	r1, r3
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	887b      	ldrh	r3, [r7, #2]
 8007238:	f7fb f92c 	bl	8002494 <HAL_DMA_Start_IT>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e0a6      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68da      	ldr	r2, [r3, #12]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007254:	60da      	str	r2, [r3, #12]
      break;
 8007256:	e04a      	b.n	80072ee <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725c:	4a4f      	ldr	r2, [pc, #316]	@ (800739c <HAL_TIM_IC_Start_DMA+0x38c>)
 800725e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007264:	4a4e      	ldr	r2, [pc, #312]	@ (80073a0 <HAL_TIM_IC_Start_DMA+0x390>)
 8007266:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800726c:	4a4d      	ldr	r2, [pc, #308]	@ (80073a4 <HAL_TIM_IC_Start_DMA+0x394>)
 800726e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	333c      	adds	r3, #60	@ 0x3c
 800727a:	4619      	mov	r1, r3
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	887b      	ldrh	r3, [r7, #2]
 8007280:	f7fb f908 	bl	8002494 <HAL_DMA_Start_IT>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e082      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68da      	ldr	r2, [r3, #12]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800729c:	60da      	str	r2, [r3, #12]
      break;
 800729e:	e026      	b.n	80072ee <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a4:	4a3d      	ldr	r2, [pc, #244]	@ (800739c <HAL_TIM_IC_Start_DMA+0x38c>)
 80072a6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ac:	4a3c      	ldr	r2, [pc, #240]	@ (80073a0 <HAL_TIM_IC_Start_DMA+0x390>)
 80072ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b4:	4a3b      	ldr	r2, [pc, #236]	@ (80073a4 <HAL_TIM_IC_Start_DMA+0x394>)
 80072b6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3340      	adds	r3, #64	@ 0x40
 80072c2:	4619      	mov	r1, r3
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	887b      	ldrh	r3, [r7, #2]
 80072c8:	f7fb f8e4 	bl	8002494 <HAL_DMA_Start_IT>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e05e      	b.n	8007394 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68da      	ldr	r2, [r3, #12]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80072e4:	60da      	str	r2, [r3, #12]
      break;
 80072e6:	e002      	b.n	80072ee <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	75fb      	strb	r3, [r7, #23]
      break;
 80072ec:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a2d      	ldr	r2, [pc, #180]	@ (80073a8 <HAL_TIM_IC_Start_DMA+0x398>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d02c      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007300:	d027      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a29      	ldr	r2, [pc, #164]	@ (80073ac <HAL_TIM_IC_Start_DMA+0x39c>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d022      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a27      	ldr	r2, [pc, #156]	@ (80073b0 <HAL_TIM_IC_Start_DMA+0x3a0>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d01d      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a26      	ldr	r2, [pc, #152]	@ (80073b4 <HAL_TIM_IC_Start_DMA+0x3a4>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d018      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a24      	ldr	r2, [pc, #144]	@ (80073b8 <HAL_TIM_IC_Start_DMA+0x3a8>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d013      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a23      	ldr	r2, [pc, #140]	@ (80073bc <HAL_TIM_IC_Start_DMA+0x3ac>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d00e      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a21      	ldr	r2, [pc, #132]	@ (80073c0 <HAL_TIM_IC_Start_DMA+0x3b0>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d009      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a20      	ldr	r2, [pc, #128]	@ (80073c4 <HAL_TIM_IC_Start_DMA+0x3b4>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d004      	beq.n	8007352 <HAL_TIM_IC_Start_DMA+0x342>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a1e      	ldr	r2, [pc, #120]	@ (80073c8 <HAL_TIM_IC_Start_DMA+0x3b8>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d115      	bne.n	800737e <HAL_TIM_IC_Start_DMA+0x36e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	689a      	ldr	r2, [r3, #8]
 8007358:	4b1c      	ldr	r3, [pc, #112]	@ (80073cc <HAL_TIM_IC_Start_DMA+0x3bc>)
 800735a:	4013      	ands	r3, r2
 800735c:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	2b06      	cmp	r3, #6
 8007362:	d015      	beq.n	8007390 <HAL_TIM_IC_Start_DMA+0x380>
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800736a:	d011      	beq.n	8007390 <HAL_TIM_IC_Start_DMA+0x380>
    {
      __HAL_TIM_ENABLE(htim);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0201 	orr.w	r2, r2, #1
 800737a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800737c:	e008      	b.n	8007390 <HAL_TIM_IC_Start_DMA+0x380>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f042 0201 	orr.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]
 800738e:	e000      	b.n	8007392 <HAL_TIM_IC_Start_DMA+0x382>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007390:	bf00      	nop
  }

  /* Return function status */
  return status;
 8007392:	7dfb      	ldrb	r3, [r7, #23]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3718      	adds	r7, #24
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	080079ff 	.word	0x080079ff
 80073a0:	08007ac7 	.word	0x08007ac7
 80073a4:	0800796d 	.word	0x0800796d
 80073a8:	40010000 	.word	0x40010000
 80073ac:	40000400 	.word	0x40000400
 80073b0:	40000800 	.word	0x40000800
 80073b4:	40000c00 	.word	0x40000c00
 80073b8:	40010400 	.word	0x40010400
 80073bc:	40001800 	.word	0x40001800
 80073c0:	40014000 	.word	0x40014000
 80073c4:	4000e000 	.word	0x4000e000
 80073c8:	4000e400 	.word	0x4000e400
 80073cc:	00010007 	.word	0x00010007

080073d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f003 0302 	and.w	r3, r3, #2
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d020      	beq.n	8007434 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f003 0302 	and.w	r3, r3, #2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d01b      	beq.n	8007434 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f06f 0202 	mvn.w	r2, #2
 8007404:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	f003 0303 	and.w	r3, r3, #3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7f9 fbf0 	bl	8000c00 <HAL_TIM_IC_CaptureCallback>
 8007420:	e005      	b.n	800742e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 fa70 	bl	8007908 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fa81 	bl	8007930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	f003 0304 	and.w	r3, r3, #4
 800743a:	2b00      	cmp	r3, #0
 800743c:	d020      	beq.n	8007480 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01b      	beq.n	8007480 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f06f 0204 	mvn.w	r2, #4
 8007450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2202      	movs	r2, #2
 8007456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7f9 fbca 	bl	8000c00 <HAL_TIM_IC_CaptureCallback>
 800746c:	e005      	b.n	800747a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 fa4a 	bl	8007908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 fa5b 	bl	8007930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	f003 0308 	and.w	r3, r3, #8
 8007486:	2b00      	cmp	r3, #0
 8007488:	d020      	beq.n	80074cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f003 0308 	and.w	r3, r3, #8
 8007490:	2b00      	cmp	r3, #0
 8007492:	d01b      	beq.n	80074cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f06f 0208 	mvn.w	r2, #8
 800749c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2204      	movs	r2, #4
 80074a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	69db      	ldr	r3, [r3, #28]
 80074aa:	f003 0303 	and.w	r3, r3, #3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d003      	beq.n	80074ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7f9 fba4 	bl	8000c00 <HAL_TIM_IC_CaptureCallback>
 80074b8:	e005      	b.n	80074c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fa24 	bl	8007908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 fa35 	bl	8007930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f003 0310 	and.w	r3, r3, #16
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d020      	beq.n	8007518 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f003 0310 	and.w	r3, r3, #16
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d01b      	beq.n	8007518 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f06f 0210 	mvn.w	r2, #16
 80074e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2208      	movs	r2, #8
 80074ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d003      	beq.n	8007506 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f7f9 fb7e 	bl	8000c00 <HAL_TIM_IC_CaptureCallback>
 8007504:	e005      	b.n	8007512 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f9fe 	bl	8007908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fa0f 	bl	8007930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00c      	beq.n	800753c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f003 0301 	and.w	r3, r3, #1
 8007528:	2b00      	cmp	r3, #0
 800752a:	d007      	beq.n	800753c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f06f 0201 	mvn.w	r2, #1
 8007534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7f9 fe44 	bl	80011c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007542:	2b00      	cmp	r3, #0
 8007544:	d104      	bne.n	8007550 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00c      	beq.n	800756a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007556:	2b00      	cmp	r3, #0
 8007558:	d007      	beq.n	800756a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 fe2f 	bl	80081c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00c      	beq.n	800758e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800757a:	2b00      	cmp	r3, #0
 800757c:	d007      	beq.n	800758e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fe27 	bl	80081dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00c      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d007      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f9c9 	bl	8007944 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	f003 0320 	and.w	r3, r3, #32
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00c      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f003 0320 	and.w	r3, r3, #32
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d007      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f06f 0220 	mvn.w	r2, #32
 80075ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fdef 	bl	80081b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075d6:	bf00      	nop
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b086      	sub	sp, #24
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d101      	bne.n	80075fc <HAL_TIM_IC_ConfigChannel+0x1e>
 80075f8:	2302      	movs	r3, #2
 80075fa:	e088      	b.n	800770e <HAL_TIM_IC_ConfigChannel+0x130>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d11b      	bne.n	8007642 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800761a:	f000 fb35 	bl	8007c88 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	699a      	ldr	r2, [r3, #24]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f022 020c 	bic.w	r2, r2, #12
 800762c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	6999      	ldr	r1, [r3, #24]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	619a      	str	r2, [r3, #24]
 8007640:	e060      	b.n	8007704 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b04      	cmp	r3, #4
 8007646:	d11c      	bne.n	8007682 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007658:	f000 fbc5 	bl	8007de6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	699a      	ldr	r2, [r3, #24]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800766a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6999      	ldr	r1, [r3, #24]
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	021a      	lsls	r2, r3, #8
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	619a      	str	r2, [r3, #24]
 8007680:	e040      	b.n	8007704 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2b08      	cmp	r3, #8
 8007686:	d11b      	bne.n	80076c0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007698:	f000 fc12 	bl	8007ec0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	69da      	ldr	r2, [r3, #28]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f022 020c 	bic.w	r2, r2, #12
 80076aa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69d9      	ldr	r1, [r3, #28]
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	689a      	ldr	r2, [r3, #8]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	430a      	orrs	r2, r1
 80076bc:	61da      	str	r2, [r3, #28]
 80076be:	e021      	b.n	8007704 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b0c      	cmp	r3, #12
 80076c4:	d11c      	bne.n	8007700 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80076d6:	f000 fc2f 	bl	8007f38 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	69da      	ldr	r2, [r3, #28]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80076e8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	69d9      	ldr	r1, [r3, #28]
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	021a      	lsls	r2, r3, #8
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	61da      	str	r2, [r3, #28]
 80076fe:	e001      	b.n	8007704 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800770c:	7dfb      	ldrb	r3, [r7, #23]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007722:	2300      	movs	r3, #0
 8007724:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800772c:	2b01      	cmp	r3, #1
 800772e:	d101      	bne.n	8007734 <HAL_TIM_ConfigClockSource+0x1c>
 8007730:	2302      	movs	r3, #2
 8007732:	e0dc      	b.n	80078ee <HAL_TIM_ConfigClockSource+0x1d6>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2202      	movs	r2, #2
 8007740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	4b6a      	ldr	r3, [pc, #424]	@ (80078f8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007750:	4013      	ands	r3, r2
 8007752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800775a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a64      	ldr	r2, [pc, #400]	@ (80078fc <HAL_TIM_ConfigClockSource+0x1e4>)
 800776a:	4293      	cmp	r3, r2
 800776c:	f000 80a9 	beq.w	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007770:	4a62      	ldr	r2, [pc, #392]	@ (80078fc <HAL_TIM_ConfigClockSource+0x1e4>)
 8007772:	4293      	cmp	r3, r2
 8007774:	f200 80ae 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 8007778:	4a61      	ldr	r2, [pc, #388]	@ (8007900 <HAL_TIM_ConfigClockSource+0x1e8>)
 800777a:	4293      	cmp	r3, r2
 800777c:	f000 80a1 	beq.w	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007780:	4a5f      	ldr	r2, [pc, #380]	@ (8007900 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007782:	4293      	cmp	r3, r2
 8007784:	f200 80a6 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 8007788:	4a5e      	ldr	r2, [pc, #376]	@ (8007904 <HAL_TIM_ConfigClockSource+0x1ec>)
 800778a:	4293      	cmp	r3, r2
 800778c:	f000 8099 	beq.w	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007790:	4a5c      	ldr	r2, [pc, #368]	@ (8007904 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007792:	4293      	cmp	r3, r2
 8007794:	f200 809e 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 8007798:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800779c:	f000 8091 	beq.w	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 80077a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80077a4:	f200 8096 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077ac:	f000 8089 	beq.w	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 80077b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077b4:	f200 808e 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077bc:	d03e      	beq.n	800783c <HAL_TIM_ConfigClockSource+0x124>
 80077be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077c2:	f200 8087 	bhi.w	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077ca:	f000 8086 	beq.w	80078da <HAL_TIM_ConfigClockSource+0x1c2>
 80077ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077d2:	d87f      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077d4:	2b70      	cmp	r3, #112	@ 0x70
 80077d6:	d01a      	beq.n	800780e <HAL_TIM_ConfigClockSource+0xf6>
 80077d8:	2b70      	cmp	r3, #112	@ 0x70
 80077da:	d87b      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077dc:	2b60      	cmp	r3, #96	@ 0x60
 80077de:	d050      	beq.n	8007882 <HAL_TIM_ConfigClockSource+0x16a>
 80077e0:	2b60      	cmp	r3, #96	@ 0x60
 80077e2:	d877      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077e4:	2b50      	cmp	r3, #80	@ 0x50
 80077e6:	d03c      	beq.n	8007862 <HAL_TIM_ConfigClockSource+0x14a>
 80077e8:	2b50      	cmp	r3, #80	@ 0x50
 80077ea:	d873      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077ec:	2b40      	cmp	r3, #64	@ 0x40
 80077ee:	d058      	beq.n	80078a2 <HAL_TIM_ConfigClockSource+0x18a>
 80077f0:	2b40      	cmp	r3, #64	@ 0x40
 80077f2:	d86f      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077f4:	2b30      	cmp	r3, #48	@ 0x30
 80077f6:	d064      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 80077f8:	2b30      	cmp	r3, #48	@ 0x30
 80077fa:	d86b      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 80077fc:	2b20      	cmp	r3, #32
 80077fe:	d060      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007800:	2b20      	cmp	r3, #32
 8007802:	d867      	bhi.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
 8007804:	2b00      	cmp	r3, #0
 8007806:	d05c      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 8007808:	2b10      	cmp	r3, #16
 800780a:	d05a      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0x1aa>
 800780c:	e062      	b.n	80078d4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800781e:	f000 fbe7 	bl	8007ff0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007830:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	609a      	str	r2, [r3, #8]
      break;
 800783a:	e04f      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800784c:	f000 fbd0 	bl	8007ff0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689a      	ldr	r2, [r3, #8]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800785e:	609a      	str	r2, [r3, #8]
      break;
 8007860:	e03c      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800786e:	461a      	mov	r2, r3
 8007870:	f000 fa8a 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2150      	movs	r1, #80	@ 0x50
 800787a:	4618      	mov	r0, r3
 800787c:	f000 fb9a 	bl	8007fb4 <TIM_ITRx_SetConfig>
      break;
 8007880:	e02c      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800788e:	461a      	mov	r2, r3
 8007890:	f000 fae6 	bl	8007e60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2160      	movs	r1, #96	@ 0x60
 800789a:	4618      	mov	r0, r3
 800789c:	f000 fb8a 	bl	8007fb4 <TIM_ITRx_SetConfig>
      break;
 80078a0:	e01c      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ae:	461a      	mov	r2, r3
 80078b0:	f000 fa6a 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2140      	movs	r1, #64	@ 0x40
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 fb7a 	bl	8007fb4 <TIM_ITRx_SetConfig>
      break;
 80078c0:	e00c      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4619      	mov	r1, r3
 80078cc:	4610      	mov	r0, r2
 80078ce:	f000 fb71 	bl	8007fb4 <TIM_ITRx_SetConfig>
      break;
 80078d2:	e003      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
      break;
 80078d8:	e000      	b.n	80078dc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80078da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	ffceff88 	.word	0xffceff88
 80078fc:	00100040 	.word	0x00100040
 8007900:	00100030 	.word	0x00100030
 8007904:	00100020 	.word	0x00100020

08007908 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007924:	bf00      	nop
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007978:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	429a      	cmp	r2, r3
 8007982:	d107      	bne.n	8007994 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2201      	movs	r2, #1
 8007988:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007992:	e02a      	b.n	80079ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	429a      	cmp	r2, r3
 800799c:	d107      	bne.n	80079ae <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2202      	movs	r2, #2
 80079a2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079ac:	e01d      	b.n	80079ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d107      	bne.n	80079c8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2204      	movs	r2, #4
 80079bc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079c6:	e010      	b.n	80079ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d107      	bne.n	80079e2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2208      	movs	r2, #8
 80079d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079e0:	e003      	b.n	80079ea <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f7ff ffb4 	bl	8007958 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	771a      	strb	r2, [r3, #28]
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b084      	sub	sp, #16
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d10f      	bne.n	8007a36 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d146      	bne.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a34:	e03d      	b.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d10f      	bne.n	8007a60 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2202      	movs	r2, #2
 8007a44:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d131      	bne.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a5e:	e028      	b.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d10f      	bne.n	8007a8a <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2204      	movs	r2, #4
 8007a6e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d11c      	bne.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a88:	e013      	b.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d10e      	bne.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2208      	movs	r2, #8
 8007a98:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69db      	ldr	r3, [r3, #28]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d107      	bne.n	8007ab2 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f7f9 f8a4 	bl	8000c00 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	771a      	strb	r2, [r3, #28]
}
 8007abe:	bf00      	nop
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d103      	bne.n	8007ae6 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	771a      	strb	r2, [r3, #28]
 8007ae4:	e019      	b.n	8007b1a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d103      	bne.n	8007af8 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2202      	movs	r2, #2
 8007af4:	771a      	strb	r2, [r3, #28]
 8007af6:	e010      	b.n	8007b1a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d103      	bne.n	8007b0a <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2204      	movs	r2, #4
 8007b06:	771a      	strb	r2, [r3, #28]
 8007b08:	e007      	b.n	8007b1a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d102      	bne.n	8007b1a <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2208      	movs	r2, #8
 8007b18:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f7ff fefe 	bl	800791c <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	771a      	strb	r2, [r3, #28]
}
 8007b26:	bf00      	nop
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
	...

08007b30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a47      	ldr	r2, [pc, #284]	@ (8007c60 <TIM_Base_SetConfig+0x130>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d013      	beq.n	8007b70 <TIM_Base_SetConfig+0x40>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b4e:	d00f      	beq.n	8007b70 <TIM_Base_SetConfig+0x40>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a44      	ldr	r2, [pc, #272]	@ (8007c64 <TIM_Base_SetConfig+0x134>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d00b      	beq.n	8007b70 <TIM_Base_SetConfig+0x40>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a43      	ldr	r2, [pc, #268]	@ (8007c68 <TIM_Base_SetConfig+0x138>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d007      	beq.n	8007b70 <TIM_Base_SetConfig+0x40>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a42      	ldr	r2, [pc, #264]	@ (8007c6c <TIM_Base_SetConfig+0x13c>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d003      	beq.n	8007b70 <TIM_Base_SetConfig+0x40>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a41      	ldr	r2, [pc, #260]	@ (8007c70 <TIM_Base_SetConfig+0x140>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d108      	bne.n	8007b82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a36      	ldr	r2, [pc, #216]	@ (8007c60 <TIM_Base_SetConfig+0x130>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d027      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b90:	d023      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a33      	ldr	r2, [pc, #204]	@ (8007c64 <TIM_Base_SetConfig+0x134>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d01f      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a32      	ldr	r2, [pc, #200]	@ (8007c68 <TIM_Base_SetConfig+0x138>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d01b      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a31      	ldr	r2, [pc, #196]	@ (8007c6c <TIM_Base_SetConfig+0x13c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d017      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a30      	ldr	r2, [pc, #192]	@ (8007c70 <TIM_Base_SetConfig+0x140>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d013      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a2f      	ldr	r2, [pc, #188]	@ (8007c74 <TIM_Base_SetConfig+0x144>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d00f      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2e      	ldr	r2, [pc, #184]	@ (8007c78 <TIM_Base_SetConfig+0x148>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d00b      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a2d      	ldr	r2, [pc, #180]	@ (8007c7c <TIM_Base_SetConfig+0x14c>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d007      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8007c80 <TIM_Base_SetConfig+0x150>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d003      	beq.n	8007bda <TIM_Base_SetConfig+0xaa>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8007c84 <TIM_Base_SetConfig+0x154>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d108      	bne.n	8007bec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	689a      	ldr	r2, [r3, #8]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a14      	ldr	r2, [pc, #80]	@ (8007c60 <TIM_Base_SetConfig+0x130>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d00f      	beq.n	8007c32 <TIM_Base_SetConfig+0x102>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a16      	ldr	r2, [pc, #88]	@ (8007c70 <TIM_Base_SetConfig+0x140>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d00b      	beq.n	8007c32 <TIM_Base_SetConfig+0x102>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a15      	ldr	r2, [pc, #84]	@ (8007c74 <TIM_Base_SetConfig+0x144>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d007      	beq.n	8007c32 <TIM_Base_SetConfig+0x102>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a14      	ldr	r2, [pc, #80]	@ (8007c78 <TIM_Base_SetConfig+0x148>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d003      	beq.n	8007c32 <TIM_Base_SetConfig+0x102>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a13      	ldr	r2, [pc, #76]	@ (8007c7c <TIM_Base_SetConfig+0x14c>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d103      	bne.n	8007c3a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	691a      	ldr	r2, [r3, #16]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f043 0204 	orr.w	r2, r3, #4
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	601a      	str	r2, [r3, #0]
}
 8007c52:	bf00      	nop
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	40010000 	.word	0x40010000
 8007c64:	40000400 	.word	0x40000400
 8007c68:	40000800 	.word	0x40000800
 8007c6c:	40000c00 	.word	0x40000c00
 8007c70:	40010400 	.word	0x40010400
 8007c74:	40014000 	.word	0x40014000
 8007c78:	40014400 	.word	0x40014400
 8007c7c:	40014800 	.word	0x40014800
 8007c80:	4000e000 	.word	0x4000e000
 8007c84:	4000e400 	.word	0x4000e400

08007c88 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b087      	sub	sp, #28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	f023 0201 	bic.w	r2, r3, #1
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	699b      	ldr	r3, [r3, #24]
 8007cac:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	4a2c      	ldr	r2, [pc, #176]	@ (8007d64 <TIM_TI1_SetConfig+0xdc>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d023      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cbc:	d01f      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4a29      	ldr	r2, [pc, #164]	@ (8007d68 <TIM_TI1_SetConfig+0xe0>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d01b      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4a28      	ldr	r2, [pc, #160]	@ (8007d6c <TIM_TI1_SetConfig+0xe4>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d017      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	4a27      	ldr	r2, [pc, #156]	@ (8007d70 <TIM_TI1_SetConfig+0xe8>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d013      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	4a26      	ldr	r2, [pc, #152]	@ (8007d74 <TIM_TI1_SetConfig+0xec>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d00f      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	4a25      	ldr	r2, [pc, #148]	@ (8007d78 <TIM_TI1_SetConfig+0xf0>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d00b      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	4a24      	ldr	r2, [pc, #144]	@ (8007d7c <TIM_TI1_SetConfig+0xf4>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d007      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	4a23      	ldr	r2, [pc, #140]	@ (8007d80 <TIM_TI1_SetConfig+0xf8>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d003      	beq.n	8007cfe <TIM_TI1_SetConfig+0x76>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	4a22      	ldr	r2, [pc, #136]	@ (8007d84 <TIM_TI1_SetConfig+0xfc>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d101      	bne.n	8007d02 <TIM_TI1_SetConfig+0x7a>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e000      	b.n	8007d04 <TIM_TI1_SetConfig+0x7c>
 8007d02:	2300      	movs	r3, #0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d008      	beq.n	8007d1a <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	f023 0303 	bic.w	r3, r3, #3
 8007d0e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]
 8007d18:	e003      	b.n	8007d22 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f043 0301 	orr.w	r3, r3, #1
 8007d20:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f023 030a 	bic.w	r3, r3, #10
 8007d3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f003 030a 	and.w	r3, r3, #10
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	697a      	ldr	r2, [r7, #20]
 8007d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	621a      	str	r2, [r3, #32]
}
 8007d56:	bf00      	nop
 8007d58:	371c      	adds	r7, #28
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	40010000 	.word	0x40010000
 8007d68:	40000400 	.word	0x40000400
 8007d6c:	40000800 	.word	0x40000800
 8007d70:	40000c00 	.word	0x40000c00
 8007d74:	40010400 	.word	0x40010400
 8007d78:	40001800 	.word	0x40001800
 8007d7c:	40014000 	.word	0x40014000
 8007d80:	4000e000 	.word	0x4000e000
 8007d84:	4000e400 	.word	0x4000e400

08007d88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f023 0201 	bic.w	r2, r3, #1
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f023 030a 	bic.w	r3, r3, #10
 8007dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	621a      	str	r2, [r3, #32]
}
 8007dda:	bf00      	nop
 8007ddc:	371c      	adds	r7, #28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr

08007de6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007de6:	b480      	push	{r7}
 8007de8:	b087      	sub	sp, #28
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	607a      	str	r2, [r7, #4]
 8007df2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a1b      	ldr	r3, [r3, #32]
 8007df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	f023 0210 	bic.w	r2, r3, #16
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	021b      	lsls	r3, r3, #8
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	031b      	lsls	r3, r3, #12
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e38:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	011b      	lsls	r3, r3, #4
 8007e3e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	621a      	str	r2, [r3, #32]
}
 8007e54:	bf00      	nop
 8007e56:	371c      	adds	r7, #28
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	f023 0210 	bic.w	r2, r3, #16
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	031b      	lsls	r3, r3, #12
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e9c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	011b      	lsls	r3, r3, #4
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	693a      	ldr	r2, [r7, #16]
 8007eac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	621a      	str	r2, [r3, #32]
}
 8007eb4:	bf00      	nop
 8007eb6:	371c      	adds	r7, #28
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f023 0303 	bic.w	r3, r3, #3
 8007eec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007efc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	011b      	lsls	r3, r3, #4
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007f10:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	021b      	lsls	r3, r3, #8
 8007f16:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	693a      	ldr	r2, [r7, #16]
 8007f24:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	621a      	str	r2, [r3, #32]
}
 8007f2c:	bf00      	nop
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b087      	sub	sp, #28
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6a1b      	ldr	r3, [r3, #32]
 8007f50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	69db      	ldr	r3, [r3, #28]
 8007f5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f64:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	021b      	lsls	r3, r3, #8
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f76:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	031b      	lsls	r3, r3, #12
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007f8a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	031b      	lsls	r3, r3, #12
 8007f90:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	621a      	str	r2, [r3, #32]
}
 8007fa6:	bf00      	nop
 8007fa8:	371c      	adds	r7, #28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
	...

08007fb4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	4b09      	ldr	r3, [pc, #36]	@ (8007fec <TIM_ITRx_SetConfig+0x38>)
 8007fc8:	4013      	ands	r3, r2
 8007fca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fcc:	683a      	ldr	r2, [r7, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	f043 0307 	orr.w	r3, r3, #7
 8007fd6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	609a      	str	r2, [r3, #8]
}
 8007fde:	bf00      	nop
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	ffcfff8f 	.word	0xffcfff8f

08007ff0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b087      	sub	sp, #28
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
 8007ffc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800800a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	021a      	lsls	r2, r3, #8
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	431a      	orrs	r2, r3
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	4313      	orrs	r3, r2
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	609a      	str	r2, [r3, #8]
}
 8008024:	bf00      	nop
 8008026:	371c      	adds	r7, #28
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	f003 031f 	and.w	r3, r3, #31
 8008042:	2201      	movs	r2, #1
 8008044:	fa02 f303 	lsl.w	r3, r2, r3
 8008048:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a1a      	ldr	r2, [r3, #32]
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	43db      	mvns	r3, r3
 8008052:	401a      	ands	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6a1a      	ldr	r2, [r3, #32]
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	f003 031f 	and.w	r3, r3, #31
 8008062:	6879      	ldr	r1, [r7, #4]
 8008064:	fa01 f303 	lsl.w	r3, r1, r3
 8008068:	431a      	orrs	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	621a      	str	r2, [r3, #32]
}
 800806e:	bf00      	nop
 8008070:	371c      	adds	r7, #28
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
	...

0800807c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800808c:	2b01      	cmp	r3, #1
 800808e:	d101      	bne.n	8008094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008090:	2302      	movs	r3, #2
 8008092:	e077      	b.n	8008184 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2202      	movs	r2, #2
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a35      	ldr	r2, [pc, #212]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d004      	beq.n	80080c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a34      	ldr	r2, [pc, #208]	@ (8008194 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d108      	bne.n	80080da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80080ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a25      	ldr	r2, [pc, #148]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d02c      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008106:	d027      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a22      	ldr	r2, [pc, #136]	@ (8008198 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d022      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a21      	ldr	r2, [pc, #132]	@ (800819c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d01d      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a1f      	ldr	r2, [pc, #124]	@ (80081a0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d018      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a1a      	ldr	r2, [pc, #104]	@ (8008194 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d013      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a1b      	ldr	r2, [pc, #108]	@ (80081a4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00e      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a1a      	ldr	r2, [pc, #104]	@ (80081a8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d009      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a18      	ldr	r2, [pc, #96]	@ (80081ac <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d004      	beq.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a17      	ldr	r2, [pc, #92]	@ (80081b0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d10c      	bne.n	8008172 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800815e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	4313      	orrs	r3, r2
 8008168:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3714      	adds	r7, #20
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr
 8008190:	40010000 	.word	0x40010000
 8008194:	40010400 	.word	0x40010400
 8008198:	40000400 	.word	0x40000400
 800819c:	40000800 	.word	0x40000800
 80081a0:	40000c00 	.word	0x40000c00
 80081a4:	40001800 	.word	0x40001800
 80081a8:	40014000 	.word	0x40014000
 80081ac:	4000e000 	.word	0x4000e000
 80081b0:	4000e400 	.word	0x4000e400

080081b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081bc:	bf00      	nop
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e042      	b.n	8008288 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008208:	2b00      	cmp	r3, #0
 800820a:	d106      	bne.n	800821a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7f9 f987 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2224      	movs	r2, #36	@ 0x24
 800821e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 0201 	bic.w	r2, r2, #1
 8008230:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008236:	2b00      	cmp	r3, #0
 8008238:	d002      	beq.n	8008240 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 ff22 	bl	8009084 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f8b3 	bl	80083ac <UART_SetConfig>
 8008246:	4603      	mov	r3, r0
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e01b      	b.n	8008288 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800825e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	689a      	ldr	r2, [r3, #8]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800826e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f042 0201 	orr.w	r2, r2, #1
 800827e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 ffa1 	bl	80091c8 <UART_CheckIdleState>
 8008286:	4603      	mov	r3, r0
}
 8008288:	4618      	mov	r0, r3
 800828a:	3708      	adds	r7, #8
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b08a      	sub	sp, #40	@ 0x28
 8008294:	af02      	add	r7, sp, #8
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	603b      	str	r3, [r7, #0]
 800829c:	4613      	mov	r3, r2
 800829e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a6:	2b20      	cmp	r3, #32
 80082a8:	d17b      	bne.n	80083a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d002      	beq.n	80082b6 <HAL_UART_Transmit+0x26>
 80082b0:	88fb      	ldrh	r3, [r7, #6]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d101      	bne.n	80082ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e074      	b.n	80083a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2200      	movs	r2, #0
 80082be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2221      	movs	r2, #33	@ 0x21
 80082c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082ca:	f7f9 fbf7 	bl	8001abc <HAL_GetTick>
 80082ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	88fa      	ldrh	r2, [r7, #6]
 80082d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	88fa      	ldrh	r2, [r7, #6]
 80082dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082e8:	d108      	bne.n	80082fc <HAL_UART_Transmit+0x6c>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d104      	bne.n	80082fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	61bb      	str	r3, [r7, #24]
 80082fa:	e003      	b.n	8008304 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008300:	2300      	movs	r3, #0
 8008302:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008304:	e030      	b.n	8008368 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	2200      	movs	r2, #0
 800830e:	2180      	movs	r1, #128	@ 0x80
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f001 f803 	bl	800931c <UART_WaitOnFlagUntilTimeout>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d005      	beq.n	8008328 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2220      	movs	r2, #32
 8008320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e03d      	b.n	80083a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10b      	bne.n	8008346 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	881b      	ldrh	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800833c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	3302      	adds	r3, #2
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	e007      	b.n	8008356 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	781a      	ldrb	r2, [r3, #0]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	3301      	adds	r3, #1
 8008354:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800835c:	b29b      	uxth	r3, r3
 800835e:	3b01      	subs	r3, #1
 8008360:	b29a      	uxth	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800836e:	b29b      	uxth	r3, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1c8      	bne.n	8008306 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	2200      	movs	r2, #0
 800837c:	2140      	movs	r1, #64	@ 0x40
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f000 ffcc 	bl	800931c <UART_WaitOnFlagUntilTimeout>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d005      	beq.n	8008396 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2220      	movs	r2, #32
 800838e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e006      	b.n	80083a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2220      	movs	r2, #32
 800839a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800839e:	2300      	movs	r3, #0
 80083a0:	e000      	b.n	80083a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80083a2:	2302      	movs	r3, #2
  }
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3720      	adds	r7, #32
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083b0:	b092      	sub	sp, #72	@ 0x48
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	431a      	orrs	r2, r3
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	695b      	ldr	r3, [r3, #20]
 80083ca:	431a      	orrs	r2, r3
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	69db      	ldr	r3, [r3, #28]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	4bbe      	ldr	r3, [pc, #760]	@ (80086d4 <UART_SetConfig+0x328>)
 80083dc:	4013      	ands	r3, r2
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	6812      	ldr	r2, [r2, #0]
 80083e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80083e4:	430b      	orrs	r3, r1
 80083e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	68da      	ldr	r2, [r3, #12]
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	699b      	ldr	r3, [r3, #24]
 8008402:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4ab3      	ldr	r2, [pc, #716]	@ (80086d8 <UART_SetConfig+0x32c>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d004      	beq.n	8008418 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008414:	4313      	orrs	r3, r2
 8008416:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	689a      	ldr	r2, [r3, #8]
 800841e:	4baf      	ldr	r3, [pc, #700]	@ (80086dc <UART_SetConfig+0x330>)
 8008420:	4013      	ands	r3, r2
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	6812      	ldr	r2, [r2, #0]
 8008426:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008428:	430b      	orrs	r3, r1
 800842a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008432:	f023 010f 	bic.w	r1, r3, #15
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	430a      	orrs	r2, r1
 8008440:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4aa6      	ldr	r2, [pc, #664]	@ (80086e0 <UART_SetConfig+0x334>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d177      	bne.n	800853c <UART_SetConfig+0x190>
 800844c:	4ba5      	ldr	r3, [pc, #660]	@ (80086e4 <UART_SetConfig+0x338>)
 800844e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008450:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008454:	2b28      	cmp	r3, #40	@ 0x28
 8008456:	d86d      	bhi.n	8008534 <UART_SetConfig+0x188>
 8008458:	a201      	add	r2, pc, #4	@ (adr r2, 8008460 <UART_SetConfig+0xb4>)
 800845a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845e:	bf00      	nop
 8008460:	08008505 	.word	0x08008505
 8008464:	08008535 	.word	0x08008535
 8008468:	08008535 	.word	0x08008535
 800846c:	08008535 	.word	0x08008535
 8008470:	08008535 	.word	0x08008535
 8008474:	08008535 	.word	0x08008535
 8008478:	08008535 	.word	0x08008535
 800847c:	08008535 	.word	0x08008535
 8008480:	0800850d 	.word	0x0800850d
 8008484:	08008535 	.word	0x08008535
 8008488:	08008535 	.word	0x08008535
 800848c:	08008535 	.word	0x08008535
 8008490:	08008535 	.word	0x08008535
 8008494:	08008535 	.word	0x08008535
 8008498:	08008535 	.word	0x08008535
 800849c:	08008535 	.word	0x08008535
 80084a0:	08008515 	.word	0x08008515
 80084a4:	08008535 	.word	0x08008535
 80084a8:	08008535 	.word	0x08008535
 80084ac:	08008535 	.word	0x08008535
 80084b0:	08008535 	.word	0x08008535
 80084b4:	08008535 	.word	0x08008535
 80084b8:	08008535 	.word	0x08008535
 80084bc:	08008535 	.word	0x08008535
 80084c0:	0800851d 	.word	0x0800851d
 80084c4:	08008535 	.word	0x08008535
 80084c8:	08008535 	.word	0x08008535
 80084cc:	08008535 	.word	0x08008535
 80084d0:	08008535 	.word	0x08008535
 80084d4:	08008535 	.word	0x08008535
 80084d8:	08008535 	.word	0x08008535
 80084dc:	08008535 	.word	0x08008535
 80084e0:	08008525 	.word	0x08008525
 80084e4:	08008535 	.word	0x08008535
 80084e8:	08008535 	.word	0x08008535
 80084ec:	08008535 	.word	0x08008535
 80084f0:	08008535 	.word	0x08008535
 80084f4:	08008535 	.word	0x08008535
 80084f8:	08008535 	.word	0x08008535
 80084fc:	08008535 	.word	0x08008535
 8008500:	0800852d 	.word	0x0800852d
 8008504:	2301      	movs	r3, #1
 8008506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800850a:	e326      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800850c:	2304      	movs	r3, #4
 800850e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008512:	e322      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008514:	2308      	movs	r3, #8
 8008516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800851a:	e31e      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800851c:	2310      	movs	r3, #16
 800851e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008522:	e31a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008524:	2320      	movs	r3, #32
 8008526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800852a:	e316      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800852c:	2340      	movs	r3, #64	@ 0x40
 800852e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008532:	e312      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008534:	2380      	movs	r3, #128	@ 0x80
 8008536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853a:	e30e      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a69      	ldr	r2, [pc, #420]	@ (80086e8 <UART_SetConfig+0x33c>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d130      	bne.n	80085a8 <UART_SetConfig+0x1fc>
 8008546:	4b67      	ldr	r3, [pc, #412]	@ (80086e4 <UART_SetConfig+0x338>)
 8008548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	2b05      	cmp	r3, #5
 8008550:	d826      	bhi.n	80085a0 <UART_SetConfig+0x1f4>
 8008552:	a201      	add	r2, pc, #4	@ (adr r2, 8008558 <UART_SetConfig+0x1ac>)
 8008554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008558:	08008571 	.word	0x08008571
 800855c:	08008579 	.word	0x08008579
 8008560:	08008581 	.word	0x08008581
 8008564:	08008589 	.word	0x08008589
 8008568:	08008591 	.word	0x08008591
 800856c:	08008599 	.word	0x08008599
 8008570:	2300      	movs	r3, #0
 8008572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008576:	e2f0      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008578:	2304      	movs	r3, #4
 800857a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800857e:	e2ec      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008580:	2308      	movs	r3, #8
 8008582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008586:	e2e8      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008588:	2310      	movs	r3, #16
 800858a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800858e:	e2e4      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008590:	2320      	movs	r3, #32
 8008592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008596:	e2e0      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008598:	2340      	movs	r3, #64	@ 0x40
 800859a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800859e:	e2dc      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085a0:	2380      	movs	r3, #128	@ 0x80
 80085a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085a6:	e2d8      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a4f      	ldr	r2, [pc, #316]	@ (80086ec <UART_SetConfig+0x340>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d130      	bne.n	8008614 <UART_SetConfig+0x268>
 80085b2:	4b4c      	ldr	r3, [pc, #304]	@ (80086e4 <UART_SetConfig+0x338>)
 80085b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085b6:	f003 0307 	and.w	r3, r3, #7
 80085ba:	2b05      	cmp	r3, #5
 80085bc:	d826      	bhi.n	800860c <UART_SetConfig+0x260>
 80085be:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <UART_SetConfig+0x218>)
 80085c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c4:	080085dd 	.word	0x080085dd
 80085c8:	080085e5 	.word	0x080085e5
 80085cc:	080085ed 	.word	0x080085ed
 80085d0:	080085f5 	.word	0x080085f5
 80085d4:	080085fd 	.word	0x080085fd
 80085d8:	08008605 	.word	0x08008605
 80085dc:	2300      	movs	r3, #0
 80085de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e2:	e2ba      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085e4:	2304      	movs	r3, #4
 80085e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ea:	e2b6      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085ec:	2308      	movs	r3, #8
 80085ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085f2:	e2b2      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085f4:	2310      	movs	r3, #16
 80085f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085fa:	e2ae      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80085fc:	2320      	movs	r3, #32
 80085fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008602:	e2aa      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008604:	2340      	movs	r3, #64	@ 0x40
 8008606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800860a:	e2a6      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800860c:	2380      	movs	r3, #128	@ 0x80
 800860e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008612:	e2a2      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a35      	ldr	r2, [pc, #212]	@ (80086f0 <UART_SetConfig+0x344>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d130      	bne.n	8008680 <UART_SetConfig+0x2d4>
 800861e:	4b31      	ldr	r3, [pc, #196]	@ (80086e4 <UART_SetConfig+0x338>)
 8008620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008622:	f003 0307 	and.w	r3, r3, #7
 8008626:	2b05      	cmp	r3, #5
 8008628:	d826      	bhi.n	8008678 <UART_SetConfig+0x2cc>
 800862a:	a201      	add	r2, pc, #4	@ (adr r2, 8008630 <UART_SetConfig+0x284>)
 800862c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008630:	08008649 	.word	0x08008649
 8008634:	08008651 	.word	0x08008651
 8008638:	08008659 	.word	0x08008659
 800863c:	08008661 	.word	0x08008661
 8008640:	08008669 	.word	0x08008669
 8008644:	08008671 	.word	0x08008671
 8008648:	2300      	movs	r3, #0
 800864a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800864e:	e284      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008650:	2304      	movs	r3, #4
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e280      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008658:	2308      	movs	r3, #8
 800865a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800865e:	e27c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008660:	2310      	movs	r3, #16
 8008662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008666:	e278      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008668:	2320      	movs	r3, #32
 800866a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800866e:	e274      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008670:	2340      	movs	r3, #64	@ 0x40
 8008672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008676:	e270      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008678:	2380      	movs	r3, #128	@ 0x80
 800867a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800867e:	e26c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a1b      	ldr	r2, [pc, #108]	@ (80086f4 <UART_SetConfig+0x348>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d142      	bne.n	8008710 <UART_SetConfig+0x364>
 800868a:	4b16      	ldr	r3, [pc, #88]	@ (80086e4 <UART_SetConfig+0x338>)
 800868c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800868e:	f003 0307 	and.w	r3, r3, #7
 8008692:	2b05      	cmp	r3, #5
 8008694:	d838      	bhi.n	8008708 <UART_SetConfig+0x35c>
 8008696:	a201      	add	r2, pc, #4	@ (adr r2, 800869c <UART_SetConfig+0x2f0>)
 8008698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800869c:	080086b5 	.word	0x080086b5
 80086a0:	080086bd 	.word	0x080086bd
 80086a4:	080086c5 	.word	0x080086c5
 80086a8:	080086cd 	.word	0x080086cd
 80086ac:	080086f9 	.word	0x080086f9
 80086b0:	08008701 	.word	0x08008701
 80086b4:	2300      	movs	r3, #0
 80086b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ba:	e24e      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80086bc:	2304      	movs	r3, #4
 80086be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086c2:	e24a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80086c4:	2308      	movs	r3, #8
 80086c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ca:	e246      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80086cc:	2310      	movs	r3, #16
 80086ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086d2:	e242      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80086d4:	cfff69f3 	.word	0xcfff69f3
 80086d8:	58000c00 	.word	0x58000c00
 80086dc:	11fff4ff 	.word	0x11fff4ff
 80086e0:	40011000 	.word	0x40011000
 80086e4:	58024400 	.word	0x58024400
 80086e8:	40004400 	.word	0x40004400
 80086ec:	40004800 	.word	0x40004800
 80086f0:	40004c00 	.word	0x40004c00
 80086f4:	40005000 	.word	0x40005000
 80086f8:	2320      	movs	r3, #32
 80086fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086fe:	e22c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008700:	2340      	movs	r3, #64	@ 0x40
 8008702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008706:	e228      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008708:	2380      	movs	r3, #128	@ 0x80
 800870a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800870e:	e224      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4ab1      	ldr	r2, [pc, #708]	@ (80089dc <UART_SetConfig+0x630>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d176      	bne.n	8008808 <UART_SetConfig+0x45c>
 800871a:	4bb1      	ldr	r3, [pc, #708]	@ (80089e0 <UART_SetConfig+0x634>)
 800871c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800871e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008722:	2b28      	cmp	r3, #40	@ 0x28
 8008724:	d86c      	bhi.n	8008800 <UART_SetConfig+0x454>
 8008726:	a201      	add	r2, pc, #4	@ (adr r2, 800872c <UART_SetConfig+0x380>)
 8008728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872c:	080087d1 	.word	0x080087d1
 8008730:	08008801 	.word	0x08008801
 8008734:	08008801 	.word	0x08008801
 8008738:	08008801 	.word	0x08008801
 800873c:	08008801 	.word	0x08008801
 8008740:	08008801 	.word	0x08008801
 8008744:	08008801 	.word	0x08008801
 8008748:	08008801 	.word	0x08008801
 800874c:	080087d9 	.word	0x080087d9
 8008750:	08008801 	.word	0x08008801
 8008754:	08008801 	.word	0x08008801
 8008758:	08008801 	.word	0x08008801
 800875c:	08008801 	.word	0x08008801
 8008760:	08008801 	.word	0x08008801
 8008764:	08008801 	.word	0x08008801
 8008768:	08008801 	.word	0x08008801
 800876c:	080087e1 	.word	0x080087e1
 8008770:	08008801 	.word	0x08008801
 8008774:	08008801 	.word	0x08008801
 8008778:	08008801 	.word	0x08008801
 800877c:	08008801 	.word	0x08008801
 8008780:	08008801 	.word	0x08008801
 8008784:	08008801 	.word	0x08008801
 8008788:	08008801 	.word	0x08008801
 800878c:	080087e9 	.word	0x080087e9
 8008790:	08008801 	.word	0x08008801
 8008794:	08008801 	.word	0x08008801
 8008798:	08008801 	.word	0x08008801
 800879c:	08008801 	.word	0x08008801
 80087a0:	08008801 	.word	0x08008801
 80087a4:	08008801 	.word	0x08008801
 80087a8:	08008801 	.word	0x08008801
 80087ac:	080087f1 	.word	0x080087f1
 80087b0:	08008801 	.word	0x08008801
 80087b4:	08008801 	.word	0x08008801
 80087b8:	08008801 	.word	0x08008801
 80087bc:	08008801 	.word	0x08008801
 80087c0:	08008801 	.word	0x08008801
 80087c4:	08008801 	.word	0x08008801
 80087c8:	08008801 	.word	0x08008801
 80087cc:	080087f9 	.word	0x080087f9
 80087d0:	2301      	movs	r3, #1
 80087d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087d6:	e1c0      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80087d8:	2304      	movs	r3, #4
 80087da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087de:	e1bc      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80087e0:	2308      	movs	r3, #8
 80087e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087e6:	e1b8      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80087e8:	2310      	movs	r3, #16
 80087ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ee:	e1b4      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80087f0:	2320      	movs	r3, #32
 80087f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087f6:	e1b0      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80087f8:	2340      	movs	r3, #64	@ 0x40
 80087fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087fe:	e1ac      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008800:	2380      	movs	r3, #128	@ 0x80
 8008802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008806:	e1a8      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a75      	ldr	r2, [pc, #468]	@ (80089e4 <UART_SetConfig+0x638>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d130      	bne.n	8008874 <UART_SetConfig+0x4c8>
 8008812:	4b73      	ldr	r3, [pc, #460]	@ (80089e0 <UART_SetConfig+0x634>)
 8008814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008816:	f003 0307 	and.w	r3, r3, #7
 800881a:	2b05      	cmp	r3, #5
 800881c:	d826      	bhi.n	800886c <UART_SetConfig+0x4c0>
 800881e:	a201      	add	r2, pc, #4	@ (adr r2, 8008824 <UART_SetConfig+0x478>)
 8008820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008824:	0800883d 	.word	0x0800883d
 8008828:	08008845 	.word	0x08008845
 800882c:	0800884d 	.word	0x0800884d
 8008830:	08008855 	.word	0x08008855
 8008834:	0800885d 	.word	0x0800885d
 8008838:	08008865 	.word	0x08008865
 800883c:	2300      	movs	r3, #0
 800883e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008842:	e18a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008844:	2304      	movs	r3, #4
 8008846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800884a:	e186      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800884c:	2308      	movs	r3, #8
 800884e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008852:	e182      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008854:	2310      	movs	r3, #16
 8008856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800885a:	e17e      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800885c:	2320      	movs	r3, #32
 800885e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008862:	e17a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008864:	2340      	movs	r3, #64	@ 0x40
 8008866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800886a:	e176      	b.n	8008b5a <UART_SetConfig+0x7ae>
 800886c:	2380      	movs	r3, #128	@ 0x80
 800886e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008872:	e172      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a5b      	ldr	r2, [pc, #364]	@ (80089e8 <UART_SetConfig+0x63c>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d130      	bne.n	80088e0 <UART_SetConfig+0x534>
 800887e:	4b58      	ldr	r3, [pc, #352]	@ (80089e0 <UART_SetConfig+0x634>)
 8008880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008882:	f003 0307 	and.w	r3, r3, #7
 8008886:	2b05      	cmp	r3, #5
 8008888:	d826      	bhi.n	80088d8 <UART_SetConfig+0x52c>
 800888a:	a201      	add	r2, pc, #4	@ (adr r2, 8008890 <UART_SetConfig+0x4e4>)
 800888c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008890:	080088a9 	.word	0x080088a9
 8008894:	080088b1 	.word	0x080088b1
 8008898:	080088b9 	.word	0x080088b9
 800889c:	080088c1 	.word	0x080088c1
 80088a0:	080088c9 	.word	0x080088c9
 80088a4:	080088d1 	.word	0x080088d1
 80088a8:	2300      	movs	r3, #0
 80088aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ae:	e154      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088b0:	2304      	movs	r3, #4
 80088b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088b6:	e150      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088b8:	2308      	movs	r3, #8
 80088ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088be:	e14c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088c0:	2310      	movs	r3, #16
 80088c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088c6:	e148      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088c8:	2320      	movs	r3, #32
 80088ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ce:	e144      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088d0:	2340      	movs	r3, #64	@ 0x40
 80088d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088d6:	e140      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088d8:	2380      	movs	r3, #128	@ 0x80
 80088da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088de:	e13c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a41      	ldr	r2, [pc, #260]	@ (80089ec <UART_SetConfig+0x640>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	f040 8082 	bne.w	80089f0 <UART_SetConfig+0x644>
 80088ec:	4b3c      	ldr	r3, [pc, #240]	@ (80089e0 <UART_SetConfig+0x634>)
 80088ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088f4:	2b28      	cmp	r3, #40	@ 0x28
 80088f6:	d86d      	bhi.n	80089d4 <UART_SetConfig+0x628>
 80088f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008900 <UART_SetConfig+0x554>)
 80088fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088fe:	bf00      	nop
 8008900:	080089a5 	.word	0x080089a5
 8008904:	080089d5 	.word	0x080089d5
 8008908:	080089d5 	.word	0x080089d5
 800890c:	080089d5 	.word	0x080089d5
 8008910:	080089d5 	.word	0x080089d5
 8008914:	080089d5 	.word	0x080089d5
 8008918:	080089d5 	.word	0x080089d5
 800891c:	080089d5 	.word	0x080089d5
 8008920:	080089ad 	.word	0x080089ad
 8008924:	080089d5 	.word	0x080089d5
 8008928:	080089d5 	.word	0x080089d5
 800892c:	080089d5 	.word	0x080089d5
 8008930:	080089d5 	.word	0x080089d5
 8008934:	080089d5 	.word	0x080089d5
 8008938:	080089d5 	.word	0x080089d5
 800893c:	080089d5 	.word	0x080089d5
 8008940:	080089b5 	.word	0x080089b5
 8008944:	080089d5 	.word	0x080089d5
 8008948:	080089d5 	.word	0x080089d5
 800894c:	080089d5 	.word	0x080089d5
 8008950:	080089d5 	.word	0x080089d5
 8008954:	080089d5 	.word	0x080089d5
 8008958:	080089d5 	.word	0x080089d5
 800895c:	080089d5 	.word	0x080089d5
 8008960:	080089bd 	.word	0x080089bd
 8008964:	080089d5 	.word	0x080089d5
 8008968:	080089d5 	.word	0x080089d5
 800896c:	080089d5 	.word	0x080089d5
 8008970:	080089d5 	.word	0x080089d5
 8008974:	080089d5 	.word	0x080089d5
 8008978:	080089d5 	.word	0x080089d5
 800897c:	080089d5 	.word	0x080089d5
 8008980:	080089c5 	.word	0x080089c5
 8008984:	080089d5 	.word	0x080089d5
 8008988:	080089d5 	.word	0x080089d5
 800898c:	080089d5 	.word	0x080089d5
 8008990:	080089d5 	.word	0x080089d5
 8008994:	080089d5 	.word	0x080089d5
 8008998:	080089d5 	.word	0x080089d5
 800899c:	080089d5 	.word	0x080089d5
 80089a0:	080089cd 	.word	0x080089cd
 80089a4:	2301      	movs	r3, #1
 80089a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089aa:	e0d6      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089ac:	2304      	movs	r3, #4
 80089ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089b2:	e0d2      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089b4:	2308      	movs	r3, #8
 80089b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ba:	e0ce      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089bc:	2310      	movs	r3, #16
 80089be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089c2:	e0ca      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089c4:	2320      	movs	r3, #32
 80089c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ca:	e0c6      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089cc:	2340      	movs	r3, #64	@ 0x40
 80089ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089d2:	e0c2      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089d4:	2380      	movs	r3, #128	@ 0x80
 80089d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089da:	e0be      	b.n	8008b5a <UART_SetConfig+0x7ae>
 80089dc:	40011400 	.word	0x40011400
 80089e0:	58024400 	.word	0x58024400
 80089e4:	40007800 	.word	0x40007800
 80089e8:	40007c00 	.word	0x40007c00
 80089ec:	40011800 	.word	0x40011800
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4aad      	ldr	r2, [pc, #692]	@ (8008cac <UART_SetConfig+0x900>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d176      	bne.n	8008ae8 <UART_SetConfig+0x73c>
 80089fa:	4bad      	ldr	r3, [pc, #692]	@ (8008cb0 <UART_SetConfig+0x904>)
 80089fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a02:	2b28      	cmp	r3, #40	@ 0x28
 8008a04:	d86c      	bhi.n	8008ae0 <UART_SetConfig+0x734>
 8008a06:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <UART_SetConfig+0x660>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008ab1 	.word	0x08008ab1
 8008a10:	08008ae1 	.word	0x08008ae1
 8008a14:	08008ae1 	.word	0x08008ae1
 8008a18:	08008ae1 	.word	0x08008ae1
 8008a1c:	08008ae1 	.word	0x08008ae1
 8008a20:	08008ae1 	.word	0x08008ae1
 8008a24:	08008ae1 	.word	0x08008ae1
 8008a28:	08008ae1 	.word	0x08008ae1
 8008a2c:	08008ab9 	.word	0x08008ab9
 8008a30:	08008ae1 	.word	0x08008ae1
 8008a34:	08008ae1 	.word	0x08008ae1
 8008a38:	08008ae1 	.word	0x08008ae1
 8008a3c:	08008ae1 	.word	0x08008ae1
 8008a40:	08008ae1 	.word	0x08008ae1
 8008a44:	08008ae1 	.word	0x08008ae1
 8008a48:	08008ae1 	.word	0x08008ae1
 8008a4c:	08008ac1 	.word	0x08008ac1
 8008a50:	08008ae1 	.word	0x08008ae1
 8008a54:	08008ae1 	.word	0x08008ae1
 8008a58:	08008ae1 	.word	0x08008ae1
 8008a5c:	08008ae1 	.word	0x08008ae1
 8008a60:	08008ae1 	.word	0x08008ae1
 8008a64:	08008ae1 	.word	0x08008ae1
 8008a68:	08008ae1 	.word	0x08008ae1
 8008a6c:	08008ac9 	.word	0x08008ac9
 8008a70:	08008ae1 	.word	0x08008ae1
 8008a74:	08008ae1 	.word	0x08008ae1
 8008a78:	08008ae1 	.word	0x08008ae1
 8008a7c:	08008ae1 	.word	0x08008ae1
 8008a80:	08008ae1 	.word	0x08008ae1
 8008a84:	08008ae1 	.word	0x08008ae1
 8008a88:	08008ae1 	.word	0x08008ae1
 8008a8c:	08008ad1 	.word	0x08008ad1
 8008a90:	08008ae1 	.word	0x08008ae1
 8008a94:	08008ae1 	.word	0x08008ae1
 8008a98:	08008ae1 	.word	0x08008ae1
 8008a9c:	08008ae1 	.word	0x08008ae1
 8008aa0:	08008ae1 	.word	0x08008ae1
 8008aa4:	08008ae1 	.word	0x08008ae1
 8008aa8:	08008ae1 	.word	0x08008ae1
 8008aac:	08008ad9 	.word	0x08008ad9
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	e050      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ab8:	2304      	movs	r3, #4
 8008aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008abe:	e04c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ac0:	2308      	movs	r3, #8
 8008ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ac6:	e048      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ac8:	2310      	movs	r3, #16
 8008aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ace:	e044      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ad0:	2320      	movs	r3, #32
 8008ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ad6:	e040      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ad8:	2340      	movs	r3, #64	@ 0x40
 8008ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ade:	e03c      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ae0:	2380      	movs	r3, #128	@ 0x80
 8008ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ae6:	e038      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a71      	ldr	r2, [pc, #452]	@ (8008cb4 <UART_SetConfig+0x908>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d130      	bne.n	8008b54 <UART_SetConfig+0x7a8>
 8008af2:	4b6f      	ldr	r3, [pc, #444]	@ (8008cb0 <UART_SetConfig+0x904>)
 8008af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	2b05      	cmp	r3, #5
 8008afc:	d826      	bhi.n	8008b4c <UART_SetConfig+0x7a0>
 8008afe:	a201      	add	r2, pc, #4	@ (adr r2, 8008b04 <UART_SetConfig+0x758>)
 8008b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b04:	08008b1d 	.word	0x08008b1d
 8008b08:	08008b25 	.word	0x08008b25
 8008b0c:	08008b2d 	.word	0x08008b2d
 8008b10:	08008b35 	.word	0x08008b35
 8008b14:	08008b3d 	.word	0x08008b3d
 8008b18:	08008b45 	.word	0x08008b45
 8008b1c:	2302      	movs	r3, #2
 8008b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b22:	e01a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b24:	2304      	movs	r3, #4
 8008b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b2a:	e016      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b2c:	2308      	movs	r3, #8
 8008b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b32:	e012      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b34:	2310      	movs	r3, #16
 8008b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b3a:	e00e      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b3c:	2320      	movs	r3, #32
 8008b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b42:	e00a      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b44:	2340      	movs	r3, #64	@ 0x40
 8008b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b4a:	e006      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b4c:	2380      	movs	r3, #128	@ 0x80
 8008b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b52:	e002      	b.n	8008b5a <UART_SetConfig+0x7ae>
 8008b54:	2380      	movs	r3, #128	@ 0x80
 8008b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a55      	ldr	r2, [pc, #340]	@ (8008cb4 <UART_SetConfig+0x908>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	f040 80f8 	bne.w	8008d56 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b66:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008b6a:	2b20      	cmp	r3, #32
 8008b6c:	dc46      	bgt.n	8008bfc <UART_SetConfig+0x850>
 8008b6e:	2b02      	cmp	r3, #2
 8008b70:	db75      	blt.n	8008c5e <UART_SetConfig+0x8b2>
 8008b72:	3b02      	subs	r3, #2
 8008b74:	2b1e      	cmp	r3, #30
 8008b76:	d872      	bhi.n	8008c5e <UART_SetConfig+0x8b2>
 8008b78:	a201      	add	r2, pc, #4	@ (adr r2, 8008b80 <UART_SetConfig+0x7d4>)
 8008b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7e:	bf00      	nop
 8008b80:	08008c03 	.word	0x08008c03
 8008b84:	08008c5f 	.word	0x08008c5f
 8008b88:	08008c0b 	.word	0x08008c0b
 8008b8c:	08008c5f 	.word	0x08008c5f
 8008b90:	08008c5f 	.word	0x08008c5f
 8008b94:	08008c5f 	.word	0x08008c5f
 8008b98:	08008c1b 	.word	0x08008c1b
 8008b9c:	08008c5f 	.word	0x08008c5f
 8008ba0:	08008c5f 	.word	0x08008c5f
 8008ba4:	08008c5f 	.word	0x08008c5f
 8008ba8:	08008c5f 	.word	0x08008c5f
 8008bac:	08008c5f 	.word	0x08008c5f
 8008bb0:	08008c5f 	.word	0x08008c5f
 8008bb4:	08008c5f 	.word	0x08008c5f
 8008bb8:	08008c2b 	.word	0x08008c2b
 8008bbc:	08008c5f 	.word	0x08008c5f
 8008bc0:	08008c5f 	.word	0x08008c5f
 8008bc4:	08008c5f 	.word	0x08008c5f
 8008bc8:	08008c5f 	.word	0x08008c5f
 8008bcc:	08008c5f 	.word	0x08008c5f
 8008bd0:	08008c5f 	.word	0x08008c5f
 8008bd4:	08008c5f 	.word	0x08008c5f
 8008bd8:	08008c5f 	.word	0x08008c5f
 8008bdc:	08008c5f 	.word	0x08008c5f
 8008be0:	08008c5f 	.word	0x08008c5f
 8008be4:	08008c5f 	.word	0x08008c5f
 8008be8:	08008c5f 	.word	0x08008c5f
 8008bec:	08008c5f 	.word	0x08008c5f
 8008bf0:	08008c5f 	.word	0x08008c5f
 8008bf4:	08008c5f 	.word	0x08008c5f
 8008bf8:	08008c51 	.word	0x08008c51
 8008bfc:	2b40      	cmp	r3, #64	@ 0x40
 8008bfe:	d02a      	beq.n	8008c56 <UART_SetConfig+0x8aa>
 8008c00:	e02d      	b.n	8008c5e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008c02:	f7fd fcab 	bl	800655c <HAL_RCCEx_GetD3PCLK1Freq>
 8008c06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c08:	e02f      	b.n	8008c6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7fd fcba 	bl	8006588 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c18:	e027      	b.n	8008c6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c1a:	f107 0318 	add.w	r3, r7, #24
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7fd fe06 	bl	8006830 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c28:	e01f      	b.n	8008c6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c2a:	4b21      	ldr	r3, [pc, #132]	@ (8008cb0 <UART_SetConfig+0x904>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f003 0320 	and.w	r3, r3, #32
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d009      	beq.n	8008c4a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008c36:	4b1e      	ldr	r3, [pc, #120]	@ (8008cb0 <UART_SetConfig+0x904>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	08db      	lsrs	r3, r3, #3
 8008c3c:	f003 0303 	and.w	r3, r3, #3
 8008c40:	4a1d      	ldr	r2, [pc, #116]	@ (8008cb8 <UART_SetConfig+0x90c>)
 8008c42:	fa22 f303 	lsr.w	r3, r2, r3
 8008c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008c48:	e00f      	b.n	8008c6a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8008cb8 <UART_SetConfig+0x90c>)
 8008c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c4e:	e00c      	b.n	8008c6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008c50:	4b1a      	ldr	r3, [pc, #104]	@ (8008cbc <UART_SetConfig+0x910>)
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c54:	e009      	b.n	8008c6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c5c:	e005      	b.n	8008c6a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008c68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f000 81ee 	beq.w	800904e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c76:	4a12      	ldr	r2, [pc, #72]	@ (8008cc0 <UART_SetConfig+0x914>)
 8008c78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c80:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c84:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	685a      	ldr	r2, [r3, #4]
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	005b      	lsls	r3, r3, #1
 8008c8e:	4413      	add	r3, r2
 8008c90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d305      	bcc.n	8008ca2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d910      	bls.n	8008cc4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ca8:	e1d1      	b.n	800904e <UART_SetConfig+0xca2>
 8008caa:	bf00      	nop
 8008cac:	40011c00 	.word	0x40011c00
 8008cb0:	58024400 	.word	0x58024400
 8008cb4:	58000c00 	.word	0x58000c00
 8008cb8:	03d09000 	.word	0x03d09000
 8008cbc:	003d0900 	.word	0x003d0900
 8008cc0:	0800a74c 	.word	0x0800a74c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	60bb      	str	r3, [r7, #8]
 8008cca:	60fa      	str	r2, [r7, #12]
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd0:	4ac0      	ldr	r2, [pc, #768]	@ (8008fd4 <UART_SetConfig+0xc28>)
 8008cd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	2200      	movs	r2, #0
 8008cda:	603b      	str	r3, [r7, #0]
 8008cdc:	607a      	str	r2, [r7, #4]
 8008cde:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ce2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ce6:	f7f7 fb63 	bl	80003b0 <__aeabi_uldivmod>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4610      	mov	r0, r2
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	f04f 0200 	mov.w	r2, #0
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	020b      	lsls	r3, r1, #8
 8008cfc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008d00:	0202      	lsls	r2, r0, #8
 8008d02:	6979      	ldr	r1, [r7, #20]
 8008d04:	6849      	ldr	r1, [r1, #4]
 8008d06:	0849      	lsrs	r1, r1, #1
 8008d08:	2000      	movs	r0, #0
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	eb12 0804 	adds.w	r8, r2, r4
 8008d12:	eb43 0905 	adc.w	r9, r3, r5
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	469a      	mov	sl, r3
 8008d1e:	4693      	mov	fp, r2
 8008d20:	4652      	mov	r2, sl
 8008d22:	465b      	mov	r3, fp
 8008d24:	4640      	mov	r0, r8
 8008d26:	4649      	mov	r1, r9
 8008d28:	f7f7 fb42 	bl	80003b0 <__aeabi_uldivmod>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4613      	mov	r3, r2
 8008d32:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d3a:	d308      	bcc.n	8008d4e <UART_SetConfig+0x9a2>
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d42:	d204      	bcs.n	8008d4e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d4a:	60da      	str	r2, [r3, #12]
 8008d4c:	e17f      	b.n	800904e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008d54:	e17b      	b.n	800904e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d5e:	f040 80bd 	bne.w	8008edc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8008d62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008d66:	2b20      	cmp	r3, #32
 8008d68:	dc48      	bgt.n	8008dfc <UART_SetConfig+0xa50>
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	db7b      	blt.n	8008e66 <UART_SetConfig+0xaba>
 8008d6e:	2b20      	cmp	r3, #32
 8008d70:	d879      	bhi.n	8008e66 <UART_SetConfig+0xaba>
 8008d72:	a201      	add	r2, pc, #4	@ (adr r2, 8008d78 <UART_SetConfig+0x9cc>)
 8008d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d78:	08008e03 	.word	0x08008e03
 8008d7c:	08008e0b 	.word	0x08008e0b
 8008d80:	08008e67 	.word	0x08008e67
 8008d84:	08008e67 	.word	0x08008e67
 8008d88:	08008e13 	.word	0x08008e13
 8008d8c:	08008e67 	.word	0x08008e67
 8008d90:	08008e67 	.word	0x08008e67
 8008d94:	08008e67 	.word	0x08008e67
 8008d98:	08008e23 	.word	0x08008e23
 8008d9c:	08008e67 	.word	0x08008e67
 8008da0:	08008e67 	.word	0x08008e67
 8008da4:	08008e67 	.word	0x08008e67
 8008da8:	08008e67 	.word	0x08008e67
 8008dac:	08008e67 	.word	0x08008e67
 8008db0:	08008e67 	.word	0x08008e67
 8008db4:	08008e67 	.word	0x08008e67
 8008db8:	08008e33 	.word	0x08008e33
 8008dbc:	08008e67 	.word	0x08008e67
 8008dc0:	08008e67 	.word	0x08008e67
 8008dc4:	08008e67 	.word	0x08008e67
 8008dc8:	08008e67 	.word	0x08008e67
 8008dcc:	08008e67 	.word	0x08008e67
 8008dd0:	08008e67 	.word	0x08008e67
 8008dd4:	08008e67 	.word	0x08008e67
 8008dd8:	08008e67 	.word	0x08008e67
 8008ddc:	08008e67 	.word	0x08008e67
 8008de0:	08008e67 	.word	0x08008e67
 8008de4:	08008e67 	.word	0x08008e67
 8008de8:	08008e67 	.word	0x08008e67
 8008dec:	08008e67 	.word	0x08008e67
 8008df0:	08008e67 	.word	0x08008e67
 8008df4:	08008e67 	.word	0x08008e67
 8008df8:	08008e59 	.word	0x08008e59
 8008dfc:	2b40      	cmp	r3, #64	@ 0x40
 8008dfe:	d02e      	beq.n	8008e5e <UART_SetConfig+0xab2>
 8008e00:	e031      	b.n	8008e66 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e02:	f7fc f9df 	bl	80051c4 <HAL_RCC_GetPCLK1Freq>
 8008e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e08:	e033      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e0a:	f7fc f9f1 	bl	80051f0 <HAL_RCC_GetPCLK2Freq>
 8008e0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e10:	e02f      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fd fbb6 	bl	8006588 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e20:	e027      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e22:	f107 0318 	add.w	r3, r7, #24
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7fd fd02 	bl	8006830 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e30:	e01f      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e32:	4b69      	ldr	r3, [pc, #420]	@ (8008fd8 <UART_SetConfig+0xc2c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0320 	and.w	r3, r3, #32
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d009      	beq.n	8008e52 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e3e:	4b66      	ldr	r3, [pc, #408]	@ (8008fd8 <UART_SetConfig+0xc2c>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	08db      	lsrs	r3, r3, #3
 8008e44:	f003 0303 	and.w	r3, r3, #3
 8008e48:	4a64      	ldr	r2, [pc, #400]	@ (8008fdc <UART_SetConfig+0xc30>)
 8008e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e50:	e00f      	b.n	8008e72 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8008e52:	4b62      	ldr	r3, [pc, #392]	@ (8008fdc <UART_SetConfig+0xc30>)
 8008e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e56:	e00c      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e58:	4b61      	ldr	r3, [pc, #388]	@ (8008fe0 <UART_SetConfig+0xc34>)
 8008e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e5c:	e009      	b.n	8008e72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e64:	e005      	b.n	8008e72 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008e70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	f000 80ea 	beq.w	800904e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	4a55      	ldr	r2, [pc, #340]	@ (8008fd4 <UART_SetConfig+0xc28>)
 8008e80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e84:	461a      	mov	r2, r3
 8008e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e88:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e8c:	005a      	lsls	r2, r3, #1
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	085b      	lsrs	r3, r3, #1
 8008e94:	441a      	add	r2, r3
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea2:	2b0f      	cmp	r3, #15
 8008ea4:	d916      	bls.n	8008ed4 <UART_SetConfig+0xb28>
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008eac:	d212      	bcs.n	8008ed4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	f023 030f 	bic.w	r3, r3, #15
 8008eb6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eba:	085b      	lsrs	r3, r3, #1
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008ed0:	60da      	str	r2, [r3, #12]
 8008ed2:	e0bc      	b.n	800904e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008eda:	e0b8      	b.n	800904e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008edc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ee0:	2b20      	cmp	r3, #32
 8008ee2:	dc4b      	bgt.n	8008f7c <UART_SetConfig+0xbd0>
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	f2c0 8087 	blt.w	8008ff8 <UART_SetConfig+0xc4c>
 8008eea:	2b20      	cmp	r3, #32
 8008eec:	f200 8084 	bhi.w	8008ff8 <UART_SetConfig+0xc4c>
 8008ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef8 <UART_SetConfig+0xb4c>)
 8008ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef6:	bf00      	nop
 8008ef8:	08008f83 	.word	0x08008f83
 8008efc:	08008f8b 	.word	0x08008f8b
 8008f00:	08008ff9 	.word	0x08008ff9
 8008f04:	08008ff9 	.word	0x08008ff9
 8008f08:	08008f93 	.word	0x08008f93
 8008f0c:	08008ff9 	.word	0x08008ff9
 8008f10:	08008ff9 	.word	0x08008ff9
 8008f14:	08008ff9 	.word	0x08008ff9
 8008f18:	08008fa3 	.word	0x08008fa3
 8008f1c:	08008ff9 	.word	0x08008ff9
 8008f20:	08008ff9 	.word	0x08008ff9
 8008f24:	08008ff9 	.word	0x08008ff9
 8008f28:	08008ff9 	.word	0x08008ff9
 8008f2c:	08008ff9 	.word	0x08008ff9
 8008f30:	08008ff9 	.word	0x08008ff9
 8008f34:	08008ff9 	.word	0x08008ff9
 8008f38:	08008fb3 	.word	0x08008fb3
 8008f3c:	08008ff9 	.word	0x08008ff9
 8008f40:	08008ff9 	.word	0x08008ff9
 8008f44:	08008ff9 	.word	0x08008ff9
 8008f48:	08008ff9 	.word	0x08008ff9
 8008f4c:	08008ff9 	.word	0x08008ff9
 8008f50:	08008ff9 	.word	0x08008ff9
 8008f54:	08008ff9 	.word	0x08008ff9
 8008f58:	08008ff9 	.word	0x08008ff9
 8008f5c:	08008ff9 	.word	0x08008ff9
 8008f60:	08008ff9 	.word	0x08008ff9
 8008f64:	08008ff9 	.word	0x08008ff9
 8008f68:	08008ff9 	.word	0x08008ff9
 8008f6c:	08008ff9 	.word	0x08008ff9
 8008f70:	08008ff9 	.word	0x08008ff9
 8008f74:	08008ff9 	.word	0x08008ff9
 8008f78:	08008feb 	.word	0x08008feb
 8008f7c:	2b40      	cmp	r3, #64	@ 0x40
 8008f7e:	d037      	beq.n	8008ff0 <UART_SetConfig+0xc44>
 8008f80:	e03a      	b.n	8008ff8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f82:	f7fc f91f 	bl	80051c4 <HAL_RCC_GetPCLK1Freq>
 8008f86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f88:	e03c      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f8a:	f7fc f931 	bl	80051f0 <HAL_RCC_GetPCLK2Freq>
 8008f8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f90:	e038      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f96:	4618      	mov	r0, r3
 8008f98:	f7fd faf6 	bl	8006588 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fa0:	e030      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fa2:	f107 0318 	add.w	r3, r7, #24
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fd fc42 	bl	8006830 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fb0:	e028      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fb2:	4b09      	ldr	r3, [pc, #36]	@ (8008fd8 <UART_SetConfig+0xc2c>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f003 0320 	and.w	r3, r3, #32
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d012      	beq.n	8008fe4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008fbe:	4b06      	ldr	r3, [pc, #24]	@ (8008fd8 <UART_SetConfig+0xc2c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	08db      	lsrs	r3, r3, #3
 8008fc4:	f003 0303 	and.w	r3, r3, #3
 8008fc8:	4a04      	ldr	r2, [pc, #16]	@ (8008fdc <UART_SetConfig+0xc30>)
 8008fca:	fa22 f303 	lsr.w	r3, r2, r3
 8008fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008fd0:	e018      	b.n	8009004 <UART_SetConfig+0xc58>
 8008fd2:	bf00      	nop
 8008fd4:	0800a74c 	.word	0x0800a74c
 8008fd8:	58024400 	.word	0x58024400
 8008fdc:	03d09000 	.word	0x03d09000
 8008fe0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8008fe4:	4b24      	ldr	r3, [pc, #144]	@ (8009078 <UART_SetConfig+0xccc>)
 8008fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe8:	e00c      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008fea:	4b24      	ldr	r3, [pc, #144]	@ (800907c <UART_SetConfig+0xcd0>)
 8008fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fee:	e009      	b.n	8009004 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ff0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ff6:	e005      	b.n	8009004 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009002:	bf00      	nop
    }

    if (pclk != 0U)
 8009004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009006:	2b00      	cmp	r3, #0
 8009008:	d021      	beq.n	800904e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800900e:	4a1c      	ldr	r2, [pc, #112]	@ (8009080 <UART_SetConfig+0xcd4>)
 8009010:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009014:	461a      	mov	r2, r3
 8009016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009018:	fbb3 f2f2 	udiv	r2, r3, r2
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	085b      	lsrs	r3, r3, #1
 8009022:	441a      	add	r2, r3
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	fbb2 f3f3 	udiv	r3, r2, r3
 800902c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800902e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009030:	2b0f      	cmp	r3, #15
 8009032:	d909      	bls.n	8009048 <UART_SetConfig+0xc9c>
 8009034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800903a:	d205      	bcs.n	8009048 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800903c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800903e:	b29a      	uxth	r2, r3
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	60da      	str	r2, [r3, #12]
 8009046:	e002      	b.n	800904e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	2201      	movs	r2, #1
 8009052:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	2201      	movs	r2, #1
 800905a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2200      	movs	r2, #0
 8009062:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2200      	movs	r2, #0
 8009068:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800906a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800906e:	4618      	mov	r0, r3
 8009070:	3748      	adds	r7, #72	@ 0x48
 8009072:	46bd      	mov	sp, r7
 8009074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009078:	03d09000 	.word	0x03d09000
 800907c:	003d0900 	.word	0x003d0900
 8009080:	0800a74c 	.word	0x0800a74c

08009084 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009090:	f003 0308 	and.w	r3, r3, #8
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00a      	beq.n	80090ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090b2:	f003 0301 	and.w	r3, r3, #1
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00a      	beq.n	80090d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d4:	f003 0302 	and.w	r3, r3, #2
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d00a      	beq.n	80090f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	430a      	orrs	r2, r1
 80090f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090f6:	f003 0304 	and.w	r3, r3, #4
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00a      	beq.n	8009114 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	430a      	orrs	r2, r1
 8009112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009118:	f003 0310 	and.w	r3, r3, #16
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00a      	beq.n	8009136 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800913a:	f003 0320 	and.w	r3, r3, #32
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00a      	beq.n	8009158 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	430a      	orrs	r2, r1
 8009156:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800915c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009160:	2b00      	cmp	r3, #0
 8009162:	d01a      	beq.n	800919a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	430a      	orrs	r2, r1
 8009178:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800917e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009182:	d10a      	bne.n	800919a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	430a      	orrs	r2, r1
 8009198:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800919e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00a      	beq.n	80091bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	430a      	orrs	r2, r1
 80091ba:	605a      	str	r2, [r3, #4]
  }
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b098      	sub	sp, #96	@ 0x60
 80091cc:	af02      	add	r7, sp, #8
 80091ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091d8:	f7f8 fc70 	bl	8001abc <HAL_GetTick>
 80091dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0308 	and.w	r3, r3, #8
 80091e8:	2b08      	cmp	r3, #8
 80091ea:	d12f      	bne.n	800924c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091f4:	2200      	movs	r2, #0
 80091f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 f88e 	bl	800931c <UART_WaitOnFlagUntilTimeout>
 8009200:	4603      	mov	r3, r0
 8009202:	2b00      	cmp	r3, #0
 8009204:	d022      	beq.n	800924c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920e:	e853 3f00 	ldrex	r3, [r3]
 8009212:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800921a:	653b      	str	r3, [r7, #80]	@ 0x50
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	461a      	mov	r2, r3
 8009222:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009224:	647b      	str	r3, [r7, #68]	@ 0x44
 8009226:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009228:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800922a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800922c:	e841 2300 	strex	r3, r2, [r1]
 8009230:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009234:	2b00      	cmp	r3, #0
 8009236:	d1e6      	bne.n	8009206 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2220      	movs	r2, #32
 800923c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009248:	2303      	movs	r3, #3
 800924a:	e063      	b.n	8009314 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 0304 	and.w	r3, r3, #4
 8009256:	2b04      	cmp	r3, #4
 8009258:	d149      	bne.n	80092ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800925a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009262:	2200      	movs	r2, #0
 8009264:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f000 f857 	bl	800931c <UART_WaitOnFlagUntilTimeout>
 800926e:	4603      	mov	r3, r0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d03c      	beq.n	80092ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	623b      	str	r3, [r7, #32]
   return(result);
 8009282:	6a3b      	ldr	r3, [r7, #32]
 8009284:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009288:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009292:	633b      	str	r3, [r7, #48]	@ 0x30
 8009294:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800929a:	e841 2300 	strex	r3, r2, [r1]
 800929e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d1e6      	bne.n	8009274 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	3308      	adds	r3, #8
 80092ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	e853 3f00 	ldrex	r3, [r3]
 80092b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f023 0301 	bic.w	r3, r3, #1
 80092bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3308      	adds	r3, #8
 80092c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092c6:	61fa      	str	r2, [r7, #28]
 80092c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ca:	69b9      	ldr	r1, [r7, #24]
 80092cc:	69fa      	ldr	r2, [r7, #28]
 80092ce:	e841 2300 	strex	r3, r2, [r1]
 80092d2:	617b      	str	r3, [r7, #20]
   return(result);
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1e5      	bne.n	80092a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2220      	movs	r2, #32
 80092de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092ea:	2303      	movs	r3, #3
 80092ec:	e012      	b.n	8009314 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2220      	movs	r2, #32
 80092f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2220      	movs	r2, #32
 80092fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3758      	adds	r7, #88	@ 0x58
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	603b      	str	r3, [r7, #0]
 8009328:	4613      	mov	r3, r2
 800932a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800932c:	e04f      	b.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009334:	d04b      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009336:	f7f8 fbc1 	bl	8001abc <HAL_GetTick>
 800933a:	4602      	mov	r2, r0
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	1ad3      	subs	r3, r2, r3
 8009340:	69ba      	ldr	r2, [r7, #24]
 8009342:	429a      	cmp	r2, r3
 8009344:	d302      	bcc.n	800934c <UART_WaitOnFlagUntilTimeout+0x30>
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e04e      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f003 0304 	and.w	r3, r3, #4
 800935a:	2b00      	cmp	r3, #0
 800935c:	d037      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	2b80      	cmp	r3, #128	@ 0x80
 8009362:	d034      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	2b40      	cmp	r3, #64	@ 0x40
 8009368:	d031      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	69db      	ldr	r3, [r3, #28]
 8009370:	f003 0308 	and.w	r3, r3, #8
 8009374:	2b08      	cmp	r3, #8
 8009376:	d110      	bne.n	800939a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2208      	movs	r2, #8
 800937e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f000 f839 	bl	80093f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2208      	movs	r2, #8
 800938a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2200      	movs	r2, #0
 8009392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	e029      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	69db      	ldr	r3, [r3, #28]
 80093a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093a8:	d111      	bne.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f000 f81f 	bl	80093f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2220      	movs	r2, #32
 80093be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80093ca:	2303      	movs	r3, #3
 80093cc:	e00f      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	69da      	ldr	r2, [r3, #28]
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	4013      	ands	r3, r2
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	429a      	cmp	r2, r3
 80093dc:	bf0c      	ite	eq
 80093de:	2301      	moveq	r3, #1
 80093e0:	2300      	movne	r3, #0
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	461a      	mov	r2, r3
 80093e6:	79fb      	ldrb	r3, [r7, #7]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d0a0      	beq.n	800932e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
	...

080093f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b095      	sub	sp, #84	@ 0x54
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009408:	e853 3f00 	ldrex	r3, [r3]
 800940c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800940e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009410:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009414:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	461a      	mov	r2, r3
 800941c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800941e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009420:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009422:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009424:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009426:	e841 2300 	strex	r3, r2, [r1]
 800942a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800942c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942e:	2b00      	cmp	r3, #0
 8009430:	d1e6      	bne.n	8009400 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	3308      	adds	r3, #8
 8009438:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	e853 3f00 	ldrex	r3, [r3]
 8009440:	61fb      	str	r3, [r7, #28]
   return(result);
 8009442:	69fa      	ldr	r2, [r7, #28]
 8009444:	4b1e      	ldr	r3, [pc, #120]	@ (80094c0 <UART_EndRxTransfer+0xc8>)
 8009446:	4013      	ands	r3, r2
 8009448:	64bb      	str	r3, [r7, #72]	@ 0x48
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3308      	adds	r3, #8
 8009450:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009452:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009454:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009456:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800945a:	e841 2300 	strex	r3, r2, [r1]
 800945e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1e5      	bne.n	8009432 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800946a:	2b01      	cmp	r3, #1
 800946c:	d118      	bne.n	80094a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	e853 3f00 	ldrex	r3, [r3]
 800947a:	60bb      	str	r3, [r7, #8]
   return(result);
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f023 0310 	bic.w	r3, r3, #16
 8009482:	647b      	str	r3, [r7, #68]	@ 0x44
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	461a      	mov	r2, r3
 800948a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800948c:	61bb      	str	r3, [r7, #24]
 800948e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009490:	6979      	ldr	r1, [r7, #20]
 8009492:	69ba      	ldr	r2, [r7, #24]
 8009494:	e841 2300 	strex	r3, r2, [r1]
 8009498:	613b      	str	r3, [r7, #16]
   return(result);
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1e6      	bne.n	800946e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2220      	movs	r2, #32
 80094a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2200      	movs	r2, #0
 80094b2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80094b4:	bf00      	nop
 80094b6:	3754      	adds	r7, #84	@ 0x54
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr
 80094c0:	effffffe 	.word	0xeffffffe

080094c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b085      	sub	sp, #20
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d101      	bne.n	80094da <HAL_UARTEx_DisableFifoMode+0x16>
 80094d6:	2302      	movs	r3, #2
 80094d8:	e027      	b.n	800952a <HAL_UARTEx_DisableFifoMode+0x66>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2224      	movs	r2, #36	@ 0x24
 80094e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f022 0201 	bic.w	r2, r2, #1
 8009500:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009508:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68fa      	ldr	r2, [r7, #12]
 8009516:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2220      	movs	r2, #32
 800951c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3714      	adds	r7, #20
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009536:	b580      	push	{r7, lr}
 8009538:	b084      	sub	sp, #16
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
 800953e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009546:	2b01      	cmp	r3, #1
 8009548:	d101      	bne.n	800954e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800954a:	2302      	movs	r3, #2
 800954c:	e02d      	b.n	80095aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2201      	movs	r2, #1
 8009552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2224      	movs	r2, #36	@ 0x24
 800955a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f022 0201 	bic.w	r2, r2, #1
 8009574:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	683a      	ldr	r2, [r7, #0]
 8009586:	430a      	orrs	r2, r1
 8009588:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f000 f850 	bl	8009630 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	68fa      	ldr	r2, [r7, #12]
 8009596:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2220      	movs	r2, #32
 800959c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80095a8:	2300      	movs	r3, #0
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d101      	bne.n	80095ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80095c6:	2302      	movs	r3, #2
 80095c8:	e02d      	b.n	8009626 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2201      	movs	r2, #1
 80095ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2224      	movs	r2, #36	@ 0x24
 80095d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f022 0201 	bic.w	r2, r2, #1
 80095f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	683a      	ldr	r2, [r7, #0]
 8009602:	430a      	orrs	r2, r1
 8009604:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f812 	bl	8009630 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2220      	movs	r2, #32
 8009618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
	...

08009630 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800963c:	2b00      	cmp	r3, #0
 800963e:	d108      	bne.n	8009652 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2201      	movs	r2, #1
 8009644:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009650:	e031      	b.n	80096b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009652:	2310      	movs	r3, #16
 8009654:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009656:	2310      	movs	r3, #16
 8009658:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	0e5b      	lsrs	r3, r3, #25
 8009662:	b2db      	uxtb	r3, r3
 8009664:	f003 0307 	and.w	r3, r3, #7
 8009668:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	0f5b      	lsrs	r3, r3, #29
 8009672:	b2db      	uxtb	r3, r3
 8009674:	f003 0307 	and.w	r3, r3, #7
 8009678:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800967a:	7bbb      	ldrb	r3, [r7, #14]
 800967c:	7b3a      	ldrb	r2, [r7, #12]
 800967e:	4911      	ldr	r1, [pc, #68]	@ (80096c4 <UARTEx_SetNbDataToProcess+0x94>)
 8009680:	5c8a      	ldrb	r2, [r1, r2]
 8009682:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009686:	7b3a      	ldrb	r2, [r7, #12]
 8009688:	490f      	ldr	r1, [pc, #60]	@ (80096c8 <UARTEx_SetNbDataToProcess+0x98>)
 800968a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800968c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009690:	b29a      	uxth	r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009698:	7bfb      	ldrb	r3, [r7, #15]
 800969a:	7b7a      	ldrb	r2, [r7, #13]
 800969c:	4909      	ldr	r1, [pc, #36]	@ (80096c4 <UARTEx_SetNbDataToProcess+0x94>)
 800969e:	5c8a      	ldrb	r2, [r1, r2]
 80096a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80096a4:	7b7a      	ldrb	r2, [r7, #13]
 80096a6:	4908      	ldr	r1, [pc, #32]	@ (80096c8 <UARTEx_SetNbDataToProcess+0x98>)
 80096a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80096ae:	b29a      	uxth	r2, r3
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80096b6:	bf00      	nop
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c0:	4770      	bx	lr
 80096c2:	bf00      	nop
 80096c4:	0800a764 	.word	0x0800a764
 80096c8:	0800a76c 	.word	0x0800a76c

080096cc <std>:
 80096cc:	2300      	movs	r3, #0
 80096ce:	b510      	push	{r4, lr}
 80096d0:	4604      	mov	r4, r0
 80096d2:	e9c0 3300 	strd	r3, r3, [r0]
 80096d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096da:	6083      	str	r3, [r0, #8]
 80096dc:	8181      	strh	r1, [r0, #12]
 80096de:	6643      	str	r3, [r0, #100]	@ 0x64
 80096e0:	81c2      	strh	r2, [r0, #14]
 80096e2:	6183      	str	r3, [r0, #24]
 80096e4:	4619      	mov	r1, r3
 80096e6:	2208      	movs	r2, #8
 80096e8:	305c      	adds	r0, #92	@ 0x5c
 80096ea:	f000 f9f9 	bl	8009ae0 <memset>
 80096ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009724 <std+0x58>)
 80096f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80096f2:	4b0d      	ldr	r3, [pc, #52]	@ (8009728 <std+0x5c>)
 80096f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80096f6:	4b0d      	ldr	r3, [pc, #52]	@ (800972c <std+0x60>)
 80096f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009730 <std+0x64>)
 80096fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80096fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009734 <std+0x68>)
 8009700:	6224      	str	r4, [r4, #32]
 8009702:	429c      	cmp	r4, r3
 8009704:	d006      	beq.n	8009714 <std+0x48>
 8009706:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800970a:	4294      	cmp	r4, r2
 800970c:	d002      	beq.n	8009714 <std+0x48>
 800970e:	33d0      	adds	r3, #208	@ 0xd0
 8009710:	429c      	cmp	r4, r3
 8009712:	d105      	bne.n	8009720 <std+0x54>
 8009714:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800971c:	f000 ba58 	b.w	8009bd0 <__retarget_lock_init_recursive>
 8009720:	bd10      	pop	{r4, pc}
 8009722:	bf00      	nop
 8009724:	08009931 	.word	0x08009931
 8009728:	08009953 	.word	0x08009953
 800972c:	0800998b 	.word	0x0800998b
 8009730:	080099af 	.word	0x080099af
 8009734:	24001088 	.word	0x24001088

08009738 <stdio_exit_handler>:
 8009738:	4a02      	ldr	r2, [pc, #8]	@ (8009744 <stdio_exit_handler+0xc>)
 800973a:	4903      	ldr	r1, [pc, #12]	@ (8009748 <stdio_exit_handler+0x10>)
 800973c:	4803      	ldr	r0, [pc, #12]	@ (800974c <stdio_exit_handler+0x14>)
 800973e:	f000 b869 	b.w	8009814 <_fwalk_sglue>
 8009742:	bf00      	nop
 8009744:	24000010 	.word	0x24000010
 8009748:	0800a46d 	.word	0x0800a46d
 800974c:	24000020 	.word	0x24000020

08009750 <cleanup_stdio>:
 8009750:	6841      	ldr	r1, [r0, #4]
 8009752:	4b0c      	ldr	r3, [pc, #48]	@ (8009784 <cleanup_stdio+0x34>)
 8009754:	4299      	cmp	r1, r3
 8009756:	b510      	push	{r4, lr}
 8009758:	4604      	mov	r4, r0
 800975a:	d001      	beq.n	8009760 <cleanup_stdio+0x10>
 800975c:	f000 fe86 	bl	800a46c <_fflush_r>
 8009760:	68a1      	ldr	r1, [r4, #8]
 8009762:	4b09      	ldr	r3, [pc, #36]	@ (8009788 <cleanup_stdio+0x38>)
 8009764:	4299      	cmp	r1, r3
 8009766:	d002      	beq.n	800976e <cleanup_stdio+0x1e>
 8009768:	4620      	mov	r0, r4
 800976a:	f000 fe7f 	bl	800a46c <_fflush_r>
 800976e:	68e1      	ldr	r1, [r4, #12]
 8009770:	4b06      	ldr	r3, [pc, #24]	@ (800978c <cleanup_stdio+0x3c>)
 8009772:	4299      	cmp	r1, r3
 8009774:	d004      	beq.n	8009780 <cleanup_stdio+0x30>
 8009776:	4620      	mov	r0, r4
 8009778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800977c:	f000 be76 	b.w	800a46c <_fflush_r>
 8009780:	bd10      	pop	{r4, pc}
 8009782:	bf00      	nop
 8009784:	24001088 	.word	0x24001088
 8009788:	240010f0 	.word	0x240010f0
 800978c:	24001158 	.word	0x24001158

08009790 <global_stdio_init.part.0>:
 8009790:	b510      	push	{r4, lr}
 8009792:	4b0b      	ldr	r3, [pc, #44]	@ (80097c0 <global_stdio_init.part.0+0x30>)
 8009794:	4c0b      	ldr	r4, [pc, #44]	@ (80097c4 <global_stdio_init.part.0+0x34>)
 8009796:	4a0c      	ldr	r2, [pc, #48]	@ (80097c8 <global_stdio_init.part.0+0x38>)
 8009798:	601a      	str	r2, [r3, #0]
 800979a:	4620      	mov	r0, r4
 800979c:	2200      	movs	r2, #0
 800979e:	2104      	movs	r1, #4
 80097a0:	f7ff ff94 	bl	80096cc <std>
 80097a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097a8:	2201      	movs	r2, #1
 80097aa:	2109      	movs	r1, #9
 80097ac:	f7ff ff8e 	bl	80096cc <std>
 80097b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097b4:	2202      	movs	r2, #2
 80097b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ba:	2112      	movs	r1, #18
 80097bc:	f7ff bf86 	b.w	80096cc <std>
 80097c0:	240011c0 	.word	0x240011c0
 80097c4:	24001088 	.word	0x24001088
 80097c8:	08009739 	.word	0x08009739

080097cc <__sfp_lock_acquire>:
 80097cc:	4801      	ldr	r0, [pc, #4]	@ (80097d4 <__sfp_lock_acquire+0x8>)
 80097ce:	f000 ba00 	b.w	8009bd2 <__retarget_lock_acquire_recursive>
 80097d2:	bf00      	nop
 80097d4:	240011c9 	.word	0x240011c9

080097d8 <__sfp_lock_release>:
 80097d8:	4801      	ldr	r0, [pc, #4]	@ (80097e0 <__sfp_lock_release+0x8>)
 80097da:	f000 b9fb 	b.w	8009bd4 <__retarget_lock_release_recursive>
 80097de:	bf00      	nop
 80097e0:	240011c9 	.word	0x240011c9

080097e4 <__sinit>:
 80097e4:	b510      	push	{r4, lr}
 80097e6:	4604      	mov	r4, r0
 80097e8:	f7ff fff0 	bl	80097cc <__sfp_lock_acquire>
 80097ec:	6a23      	ldr	r3, [r4, #32]
 80097ee:	b11b      	cbz	r3, 80097f8 <__sinit+0x14>
 80097f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097f4:	f7ff bff0 	b.w	80097d8 <__sfp_lock_release>
 80097f8:	4b04      	ldr	r3, [pc, #16]	@ (800980c <__sinit+0x28>)
 80097fa:	6223      	str	r3, [r4, #32]
 80097fc:	4b04      	ldr	r3, [pc, #16]	@ (8009810 <__sinit+0x2c>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d1f5      	bne.n	80097f0 <__sinit+0xc>
 8009804:	f7ff ffc4 	bl	8009790 <global_stdio_init.part.0>
 8009808:	e7f2      	b.n	80097f0 <__sinit+0xc>
 800980a:	bf00      	nop
 800980c:	08009751 	.word	0x08009751
 8009810:	240011c0 	.word	0x240011c0

08009814 <_fwalk_sglue>:
 8009814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009818:	4607      	mov	r7, r0
 800981a:	4688      	mov	r8, r1
 800981c:	4614      	mov	r4, r2
 800981e:	2600      	movs	r6, #0
 8009820:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009824:	f1b9 0901 	subs.w	r9, r9, #1
 8009828:	d505      	bpl.n	8009836 <_fwalk_sglue+0x22>
 800982a:	6824      	ldr	r4, [r4, #0]
 800982c:	2c00      	cmp	r4, #0
 800982e:	d1f7      	bne.n	8009820 <_fwalk_sglue+0xc>
 8009830:	4630      	mov	r0, r6
 8009832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009836:	89ab      	ldrh	r3, [r5, #12]
 8009838:	2b01      	cmp	r3, #1
 800983a:	d907      	bls.n	800984c <_fwalk_sglue+0x38>
 800983c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009840:	3301      	adds	r3, #1
 8009842:	d003      	beq.n	800984c <_fwalk_sglue+0x38>
 8009844:	4629      	mov	r1, r5
 8009846:	4638      	mov	r0, r7
 8009848:	47c0      	blx	r8
 800984a:	4306      	orrs	r6, r0
 800984c:	3568      	adds	r5, #104	@ 0x68
 800984e:	e7e9      	b.n	8009824 <_fwalk_sglue+0x10>

08009850 <iprintf>:
 8009850:	b40f      	push	{r0, r1, r2, r3}
 8009852:	b507      	push	{r0, r1, r2, lr}
 8009854:	4906      	ldr	r1, [pc, #24]	@ (8009870 <iprintf+0x20>)
 8009856:	ab04      	add	r3, sp, #16
 8009858:	6808      	ldr	r0, [r1, #0]
 800985a:	f853 2b04 	ldr.w	r2, [r3], #4
 800985e:	6881      	ldr	r1, [r0, #8]
 8009860:	9301      	str	r3, [sp, #4]
 8009862:	f000 fadb 	bl	8009e1c <_vfiprintf_r>
 8009866:	b003      	add	sp, #12
 8009868:	f85d eb04 	ldr.w	lr, [sp], #4
 800986c:	b004      	add	sp, #16
 800986e:	4770      	bx	lr
 8009870:	2400001c 	.word	0x2400001c

08009874 <_puts_r>:
 8009874:	6a03      	ldr	r3, [r0, #32]
 8009876:	b570      	push	{r4, r5, r6, lr}
 8009878:	6884      	ldr	r4, [r0, #8]
 800987a:	4605      	mov	r5, r0
 800987c:	460e      	mov	r6, r1
 800987e:	b90b      	cbnz	r3, 8009884 <_puts_r+0x10>
 8009880:	f7ff ffb0 	bl	80097e4 <__sinit>
 8009884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009886:	07db      	lsls	r3, r3, #31
 8009888:	d405      	bmi.n	8009896 <_puts_r+0x22>
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	0598      	lsls	r0, r3, #22
 800988e:	d402      	bmi.n	8009896 <_puts_r+0x22>
 8009890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009892:	f000 f99e 	bl	8009bd2 <__retarget_lock_acquire_recursive>
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	0719      	lsls	r1, r3, #28
 800989a:	d502      	bpl.n	80098a2 <_puts_r+0x2e>
 800989c:	6923      	ldr	r3, [r4, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d135      	bne.n	800990e <_puts_r+0x9a>
 80098a2:	4621      	mov	r1, r4
 80098a4:	4628      	mov	r0, r5
 80098a6:	f000 f8c5 	bl	8009a34 <__swsetup_r>
 80098aa:	b380      	cbz	r0, 800990e <_puts_r+0x9a>
 80098ac:	f04f 35ff 	mov.w	r5, #4294967295
 80098b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098b2:	07da      	lsls	r2, r3, #31
 80098b4:	d405      	bmi.n	80098c2 <_puts_r+0x4e>
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	059b      	lsls	r3, r3, #22
 80098ba:	d402      	bmi.n	80098c2 <_puts_r+0x4e>
 80098bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098be:	f000 f989 	bl	8009bd4 <__retarget_lock_release_recursive>
 80098c2:	4628      	mov	r0, r5
 80098c4:	bd70      	pop	{r4, r5, r6, pc}
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	da04      	bge.n	80098d4 <_puts_r+0x60>
 80098ca:	69a2      	ldr	r2, [r4, #24]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	dc17      	bgt.n	8009900 <_puts_r+0x8c>
 80098d0:	290a      	cmp	r1, #10
 80098d2:	d015      	beq.n	8009900 <_puts_r+0x8c>
 80098d4:	6823      	ldr	r3, [r4, #0]
 80098d6:	1c5a      	adds	r2, r3, #1
 80098d8:	6022      	str	r2, [r4, #0]
 80098da:	7019      	strb	r1, [r3, #0]
 80098dc:	68a3      	ldr	r3, [r4, #8]
 80098de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80098e2:	3b01      	subs	r3, #1
 80098e4:	60a3      	str	r3, [r4, #8]
 80098e6:	2900      	cmp	r1, #0
 80098e8:	d1ed      	bne.n	80098c6 <_puts_r+0x52>
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	da11      	bge.n	8009912 <_puts_r+0x9e>
 80098ee:	4622      	mov	r2, r4
 80098f0:	210a      	movs	r1, #10
 80098f2:	4628      	mov	r0, r5
 80098f4:	f000 f85f 	bl	80099b6 <__swbuf_r>
 80098f8:	3001      	adds	r0, #1
 80098fa:	d0d7      	beq.n	80098ac <_puts_r+0x38>
 80098fc:	250a      	movs	r5, #10
 80098fe:	e7d7      	b.n	80098b0 <_puts_r+0x3c>
 8009900:	4622      	mov	r2, r4
 8009902:	4628      	mov	r0, r5
 8009904:	f000 f857 	bl	80099b6 <__swbuf_r>
 8009908:	3001      	adds	r0, #1
 800990a:	d1e7      	bne.n	80098dc <_puts_r+0x68>
 800990c:	e7ce      	b.n	80098ac <_puts_r+0x38>
 800990e:	3e01      	subs	r6, #1
 8009910:	e7e4      	b.n	80098dc <_puts_r+0x68>
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	1c5a      	adds	r2, r3, #1
 8009916:	6022      	str	r2, [r4, #0]
 8009918:	220a      	movs	r2, #10
 800991a:	701a      	strb	r2, [r3, #0]
 800991c:	e7ee      	b.n	80098fc <_puts_r+0x88>
	...

08009920 <puts>:
 8009920:	4b02      	ldr	r3, [pc, #8]	@ (800992c <puts+0xc>)
 8009922:	4601      	mov	r1, r0
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	f7ff bfa5 	b.w	8009874 <_puts_r>
 800992a:	bf00      	nop
 800992c:	2400001c 	.word	0x2400001c

08009930 <__sread>:
 8009930:	b510      	push	{r4, lr}
 8009932:	460c      	mov	r4, r1
 8009934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009938:	f000 f8fc 	bl	8009b34 <_read_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	bfab      	itete	ge
 8009940:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009942:	89a3      	ldrhlt	r3, [r4, #12]
 8009944:	181b      	addge	r3, r3, r0
 8009946:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800994a:	bfac      	ite	ge
 800994c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800994e:	81a3      	strhlt	r3, [r4, #12]
 8009950:	bd10      	pop	{r4, pc}

08009952 <__swrite>:
 8009952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009956:	461f      	mov	r7, r3
 8009958:	898b      	ldrh	r3, [r1, #12]
 800995a:	05db      	lsls	r3, r3, #23
 800995c:	4605      	mov	r5, r0
 800995e:	460c      	mov	r4, r1
 8009960:	4616      	mov	r6, r2
 8009962:	d505      	bpl.n	8009970 <__swrite+0x1e>
 8009964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009968:	2302      	movs	r3, #2
 800996a:	2200      	movs	r2, #0
 800996c:	f000 f8d0 	bl	8009b10 <_lseek_r>
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800997a:	81a3      	strh	r3, [r4, #12]
 800997c:	4632      	mov	r2, r6
 800997e:	463b      	mov	r3, r7
 8009980:	4628      	mov	r0, r5
 8009982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009986:	f000 b8e7 	b.w	8009b58 <_write_r>

0800998a <__sseek>:
 800998a:	b510      	push	{r4, lr}
 800998c:	460c      	mov	r4, r1
 800998e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009992:	f000 f8bd 	bl	8009b10 <_lseek_r>
 8009996:	1c43      	adds	r3, r0, #1
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	bf15      	itete	ne
 800999c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800999e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099a6:	81a3      	strheq	r3, [r4, #12]
 80099a8:	bf18      	it	ne
 80099aa:	81a3      	strhne	r3, [r4, #12]
 80099ac:	bd10      	pop	{r4, pc}

080099ae <__sclose>:
 80099ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b2:	f000 b89d 	b.w	8009af0 <_close_r>

080099b6 <__swbuf_r>:
 80099b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b8:	460e      	mov	r6, r1
 80099ba:	4614      	mov	r4, r2
 80099bc:	4605      	mov	r5, r0
 80099be:	b118      	cbz	r0, 80099c8 <__swbuf_r+0x12>
 80099c0:	6a03      	ldr	r3, [r0, #32]
 80099c2:	b90b      	cbnz	r3, 80099c8 <__swbuf_r+0x12>
 80099c4:	f7ff ff0e 	bl	80097e4 <__sinit>
 80099c8:	69a3      	ldr	r3, [r4, #24]
 80099ca:	60a3      	str	r3, [r4, #8]
 80099cc:	89a3      	ldrh	r3, [r4, #12]
 80099ce:	071a      	lsls	r2, r3, #28
 80099d0:	d501      	bpl.n	80099d6 <__swbuf_r+0x20>
 80099d2:	6923      	ldr	r3, [r4, #16]
 80099d4:	b943      	cbnz	r3, 80099e8 <__swbuf_r+0x32>
 80099d6:	4621      	mov	r1, r4
 80099d8:	4628      	mov	r0, r5
 80099da:	f000 f82b 	bl	8009a34 <__swsetup_r>
 80099de:	b118      	cbz	r0, 80099e8 <__swbuf_r+0x32>
 80099e0:	f04f 37ff 	mov.w	r7, #4294967295
 80099e4:	4638      	mov	r0, r7
 80099e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e8:	6823      	ldr	r3, [r4, #0]
 80099ea:	6922      	ldr	r2, [r4, #16]
 80099ec:	1a98      	subs	r0, r3, r2
 80099ee:	6963      	ldr	r3, [r4, #20]
 80099f0:	b2f6      	uxtb	r6, r6
 80099f2:	4283      	cmp	r3, r0
 80099f4:	4637      	mov	r7, r6
 80099f6:	dc05      	bgt.n	8009a04 <__swbuf_r+0x4e>
 80099f8:	4621      	mov	r1, r4
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 fd36 	bl	800a46c <_fflush_r>
 8009a00:	2800      	cmp	r0, #0
 8009a02:	d1ed      	bne.n	80099e0 <__swbuf_r+0x2a>
 8009a04:	68a3      	ldr	r3, [r4, #8]
 8009a06:	3b01      	subs	r3, #1
 8009a08:	60a3      	str	r3, [r4, #8]
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	1c5a      	adds	r2, r3, #1
 8009a0e:	6022      	str	r2, [r4, #0]
 8009a10:	701e      	strb	r6, [r3, #0]
 8009a12:	6962      	ldr	r2, [r4, #20]
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d004      	beq.n	8009a24 <__swbuf_r+0x6e>
 8009a1a:	89a3      	ldrh	r3, [r4, #12]
 8009a1c:	07db      	lsls	r3, r3, #31
 8009a1e:	d5e1      	bpl.n	80099e4 <__swbuf_r+0x2e>
 8009a20:	2e0a      	cmp	r6, #10
 8009a22:	d1df      	bne.n	80099e4 <__swbuf_r+0x2e>
 8009a24:	4621      	mov	r1, r4
 8009a26:	4628      	mov	r0, r5
 8009a28:	f000 fd20 	bl	800a46c <_fflush_r>
 8009a2c:	2800      	cmp	r0, #0
 8009a2e:	d0d9      	beq.n	80099e4 <__swbuf_r+0x2e>
 8009a30:	e7d6      	b.n	80099e0 <__swbuf_r+0x2a>
	...

08009a34 <__swsetup_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	4b29      	ldr	r3, [pc, #164]	@ (8009adc <__swsetup_r+0xa8>)
 8009a38:	4605      	mov	r5, r0
 8009a3a:	6818      	ldr	r0, [r3, #0]
 8009a3c:	460c      	mov	r4, r1
 8009a3e:	b118      	cbz	r0, 8009a48 <__swsetup_r+0x14>
 8009a40:	6a03      	ldr	r3, [r0, #32]
 8009a42:	b90b      	cbnz	r3, 8009a48 <__swsetup_r+0x14>
 8009a44:	f7ff fece 	bl	80097e4 <__sinit>
 8009a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a4c:	0719      	lsls	r1, r3, #28
 8009a4e:	d422      	bmi.n	8009a96 <__swsetup_r+0x62>
 8009a50:	06da      	lsls	r2, r3, #27
 8009a52:	d407      	bmi.n	8009a64 <__swsetup_r+0x30>
 8009a54:	2209      	movs	r2, #9
 8009a56:	602a      	str	r2, [r5, #0]
 8009a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a5c:	81a3      	strh	r3, [r4, #12]
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a62:	e033      	b.n	8009acc <__swsetup_r+0x98>
 8009a64:	0758      	lsls	r0, r3, #29
 8009a66:	d512      	bpl.n	8009a8e <__swsetup_r+0x5a>
 8009a68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a6a:	b141      	cbz	r1, 8009a7e <__swsetup_r+0x4a>
 8009a6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a70:	4299      	cmp	r1, r3
 8009a72:	d002      	beq.n	8009a7a <__swsetup_r+0x46>
 8009a74:	4628      	mov	r0, r5
 8009a76:	f000 f8af 	bl	8009bd8 <_free_r>
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a7e:	89a3      	ldrh	r3, [r4, #12]
 8009a80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a84:	81a3      	strh	r3, [r4, #12]
 8009a86:	2300      	movs	r3, #0
 8009a88:	6063      	str	r3, [r4, #4]
 8009a8a:	6923      	ldr	r3, [r4, #16]
 8009a8c:	6023      	str	r3, [r4, #0]
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	f043 0308 	orr.w	r3, r3, #8
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	6923      	ldr	r3, [r4, #16]
 8009a98:	b94b      	cbnz	r3, 8009aae <__swsetup_r+0x7a>
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009aa4:	d003      	beq.n	8009aae <__swsetup_r+0x7a>
 8009aa6:	4621      	mov	r1, r4
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	f000 fd2d 	bl	800a508 <__smakebuf_r>
 8009aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ab2:	f013 0201 	ands.w	r2, r3, #1
 8009ab6:	d00a      	beq.n	8009ace <__swsetup_r+0x9a>
 8009ab8:	2200      	movs	r2, #0
 8009aba:	60a2      	str	r2, [r4, #8]
 8009abc:	6962      	ldr	r2, [r4, #20]
 8009abe:	4252      	negs	r2, r2
 8009ac0:	61a2      	str	r2, [r4, #24]
 8009ac2:	6922      	ldr	r2, [r4, #16]
 8009ac4:	b942      	cbnz	r2, 8009ad8 <__swsetup_r+0xa4>
 8009ac6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009aca:	d1c5      	bne.n	8009a58 <__swsetup_r+0x24>
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	0799      	lsls	r1, r3, #30
 8009ad0:	bf58      	it	pl
 8009ad2:	6962      	ldrpl	r2, [r4, #20]
 8009ad4:	60a2      	str	r2, [r4, #8]
 8009ad6:	e7f4      	b.n	8009ac2 <__swsetup_r+0x8e>
 8009ad8:	2000      	movs	r0, #0
 8009ada:	e7f7      	b.n	8009acc <__swsetup_r+0x98>
 8009adc:	2400001c 	.word	0x2400001c

08009ae0 <memset>:
 8009ae0:	4402      	add	r2, r0
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d100      	bne.n	8009aea <memset+0xa>
 8009ae8:	4770      	bx	lr
 8009aea:	f803 1b01 	strb.w	r1, [r3], #1
 8009aee:	e7f9      	b.n	8009ae4 <memset+0x4>

08009af0 <_close_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4d06      	ldr	r5, [pc, #24]	@ (8009b0c <_close_r+0x1c>)
 8009af4:	2300      	movs	r3, #0
 8009af6:	4604      	mov	r4, r0
 8009af8:	4608      	mov	r0, r1
 8009afa:	602b      	str	r3, [r5, #0]
 8009afc:	f7f7 fe19 	bl	8001732 <_close>
 8009b00:	1c43      	adds	r3, r0, #1
 8009b02:	d102      	bne.n	8009b0a <_close_r+0x1a>
 8009b04:	682b      	ldr	r3, [r5, #0]
 8009b06:	b103      	cbz	r3, 8009b0a <_close_r+0x1a>
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	bd38      	pop	{r3, r4, r5, pc}
 8009b0c:	240011c4 	.word	0x240011c4

08009b10 <_lseek_r>:
 8009b10:	b538      	push	{r3, r4, r5, lr}
 8009b12:	4d07      	ldr	r5, [pc, #28]	@ (8009b30 <_lseek_r+0x20>)
 8009b14:	4604      	mov	r4, r0
 8009b16:	4608      	mov	r0, r1
 8009b18:	4611      	mov	r1, r2
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	602a      	str	r2, [r5, #0]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	f7f7 fe2e 	bl	8001780 <_lseek>
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d102      	bne.n	8009b2e <_lseek_r+0x1e>
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	b103      	cbz	r3, 8009b2e <_lseek_r+0x1e>
 8009b2c:	6023      	str	r3, [r4, #0]
 8009b2e:	bd38      	pop	{r3, r4, r5, pc}
 8009b30:	240011c4 	.word	0x240011c4

08009b34 <_read_r>:
 8009b34:	b538      	push	{r3, r4, r5, lr}
 8009b36:	4d07      	ldr	r5, [pc, #28]	@ (8009b54 <_read_r+0x20>)
 8009b38:	4604      	mov	r4, r0
 8009b3a:	4608      	mov	r0, r1
 8009b3c:	4611      	mov	r1, r2
 8009b3e:	2200      	movs	r2, #0
 8009b40:	602a      	str	r2, [r5, #0]
 8009b42:	461a      	mov	r2, r3
 8009b44:	f7f7 fdbc 	bl	80016c0 <_read>
 8009b48:	1c43      	adds	r3, r0, #1
 8009b4a:	d102      	bne.n	8009b52 <_read_r+0x1e>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	b103      	cbz	r3, 8009b52 <_read_r+0x1e>
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	bd38      	pop	{r3, r4, r5, pc}
 8009b54:	240011c4 	.word	0x240011c4

08009b58 <_write_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d07      	ldr	r5, [pc, #28]	@ (8009b78 <_write_r+0x20>)
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	4608      	mov	r0, r1
 8009b60:	4611      	mov	r1, r2
 8009b62:	2200      	movs	r2, #0
 8009b64:	602a      	str	r2, [r5, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	f7f7 fdc7 	bl	80016fa <_write>
 8009b6c:	1c43      	adds	r3, r0, #1
 8009b6e:	d102      	bne.n	8009b76 <_write_r+0x1e>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	b103      	cbz	r3, 8009b76 <_write_r+0x1e>
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	bd38      	pop	{r3, r4, r5, pc}
 8009b78:	240011c4 	.word	0x240011c4

08009b7c <__errno>:
 8009b7c:	4b01      	ldr	r3, [pc, #4]	@ (8009b84 <__errno+0x8>)
 8009b7e:	6818      	ldr	r0, [r3, #0]
 8009b80:	4770      	bx	lr
 8009b82:	bf00      	nop
 8009b84:	2400001c 	.word	0x2400001c

08009b88 <__libc_init_array>:
 8009b88:	b570      	push	{r4, r5, r6, lr}
 8009b8a:	4d0d      	ldr	r5, [pc, #52]	@ (8009bc0 <__libc_init_array+0x38>)
 8009b8c:	4c0d      	ldr	r4, [pc, #52]	@ (8009bc4 <__libc_init_array+0x3c>)
 8009b8e:	1b64      	subs	r4, r4, r5
 8009b90:	10a4      	asrs	r4, r4, #2
 8009b92:	2600      	movs	r6, #0
 8009b94:	42a6      	cmp	r6, r4
 8009b96:	d109      	bne.n	8009bac <__libc_init_array+0x24>
 8009b98:	4d0b      	ldr	r5, [pc, #44]	@ (8009bc8 <__libc_init_array+0x40>)
 8009b9a:	4c0c      	ldr	r4, [pc, #48]	@ (8009bcc <__libc_init_array+0x44>)
 8009b9c:	f000 fd22 	bl	800a5e4 <_init>
 8009ba0:	1b64      	subs	r4, r4, r5
 8009ba2:	10a4      	asrs	r4, r4, #2
 8009ba4:	2600      	movs	r6, #0
 8009ba6:	42a6      	cmp	r6, r4
 8009ba8:	d105      	bne.n	8009bb6 <__libc_init_array+0x2e>
 8009baa:	bd70      	pop	{r4, r5, r6, pc}
 8009bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bb0:	4798      	blx	r3
 8009bb2:	3601      	adds	r6, #1
 8009bb4:	e7ee      	b.n	8009b94 <__libc_init_array+0xc>
 8009bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bba:	4798      	blx	r3
 8009bbc:	3601      	adds	r6, #1
 8009bbe:	e7f2      	b.n	8009ba6 <__libc_init_array+0x1e>
 8009bc0:	0800a7b0 	.word	0x0800a7b0
 8009bc4:	0800a7b0 	.word	0x0800a7b0
 8009bc8:	0800a7b0 	.word	0x0800a7b0
 8009bcc:	0800a7b4 	.word	0x0800a7b4

08009bd0 <__retarget_lock_init_recursive>:
 8009bd0:	4770      	bx	lr

08009bd2 <__retarget_lock_acquire_recursive>:
 8009bd2:	4770      	bx	lr

08009bd4 <__retarget_lock_release_recursive>:
 8009bd4:	4770      	bx	lr
	...

08009bd8 <_free_r>:
 8009bd8:	b538      	push	{r3, r4, r5, lr}
 8009bda:	4605      	mov	r5, r0
 8009bdc:	2900      	cmp	r1, #0
 8009bde:	d041      	beq.n	8009c64 <_free_r+0x8c>
 8009be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009be4:	1f0c      	subs	r4, r1, #4
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	bfb8      	it	lt
 8009bea:	18e4      	addlt	r4, r4, r3
 8009bec:	f000 f8e0 	bl	8009db0 <__malloc_lock>
 8009bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8009c68 <_free_r+0x90>)
 8009bf2:	6813      	ldr	r3, [r2, #0]
 8009bf4:	b933      	cbnz	r3, 8009c04 <_free_r+0x2c>
 8009bf6:	6063      	str	r3, [r4, #4]
 8009bf8:	6014      	str	r4, [r2, #0]
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c00:	f000 b8dc 	b.w	8009dbc <__malloc_unlock>
 8009c04:	42a3      	cmp	r3, r4
 8009c06:	d908      	bls.n	8009c1a <_free_r+0x42>
 8009c08:	6820      	ldr	r0, [r4, #0]
 8009c0a:	1821      	adds	r1, r4, r0
 8009c0c:	428b      	cmp	r3, r1
 8009c0e:	bf01      	itttt	eq
 8009c10:	6819      	ldreq	r1, [r3, #0]
 8009c12:	685b      	ldreq	r3, [r3, #4]
 8009c14:	1809      	addeq	r1, r1, r0
 8009c16:	6021      	streq	r1, [r4, #0]
 8009c18:	e7ed      	b.n	8009bf6 <_free_r+0x1e>
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	b10b      	cbz	r3, 8009c24 <_free_r+0x4c>
 8009c20:	42a3      	cmp	r3, r4
 8009c22:	d9fa      	bls.n	8009c1a <_free_r+0x42>
 8009c24:	6811      	ldr	r1, [r2, #0]
 8009c26:	1850      	adds	r0, r2, r1
 8009c28:	42a0      	cmp	r0, r4
 8009c2a:	d10b      	bne.n	8009c44 <_free_r+0x6c>
 8009c2c:	6820      	ldr	r0, [r4, #0]
 8009c2e:	4401      	add	r1, r0
 8009c30:	1850      	adds	r0, r2, r1
 8009c32:	4283      	cmp	r3, r0
 8009c34:	6011      	str	r1, [r2, #0]
 8009c36:	d1e0      	bne.n	8009bfa <_free_r+0x22>
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	6053      	str	r3, [r2, #4]
 8009c3e:	4408      	add	r0, r1
 8009c40:	6010      	str	r0, [r2, #0]
 8009c42:	e7da      	b.n	8009bfa <_free_r+0x22>
 8009c44:	d902      	bls.n	8009c4c <_free_r+0x74>
 8009c46:	230c      	movs	r3, #12
 8009c48:	602b      	str	r3, [r5, #0]
 8009c4a:	e7d6      	b.n	8009bfa <_free_r+0x22>
 8009c4c:	6820      	ldr	r0, [r4, #0]
 8009c4e:	1821      	adds	r1, r4, r0
 8009c50:	428b      	cmp	r3, r1
 8009c52:	bf04      	itt	eq
 8009c54:	6819      	ldreq	r1, [r3, #0]
 8009c56:	685b      	ldreq	r3, [r3, #4]
 8009c58:	6063      	str	r3, [r4, #4]
 8009c5a:	bf04      	itt	eq
 8009c5c:	1809      	addeq	r1, r1, r0
 8009c5e:	6021      	streq	r1, [r4, #0]
 8009c60:	6054      	str	r4, [r2, #4]
 8009c62:	e7ca      	b.n	8009bfa <_free_r+0x22>
 8009c64:	bd38      	pop	{r3, r4, r5, pc}
 8009c66:	bf00      	nop
 8009c68:	240011d0 	.word	0x240011d0

08009c6c <sbrk_aligned>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	4e0f      	ldr	r6, [pc, #60]	@ (8009cac <sbrk_aligned+0x40>)
 8009c70:	460c      	mov	r4, r1
 8009c72:	6831      	ldr	r1, [r6, #0]
 8009c74:	4605      	mov	r5, r0
 8009c76:	b911      	cbnz	r1, 8009c7e <sbrk_aligned+0x12>
 8009c78:	f000 fca4 	bl	800a5c4 <_sbrk_r>
 8009c7c:	6030      	str	r0, [r6, #0]
 8009c7e:	4621      	mov	r1, r4
 8009c80:	4628      	mov	r0, r5
 8009c82:	f000 fc9f 	bl	800a5c4 <_sbrk_r>
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	d103      	bne.n	8009c92 <sbrk_aligned+0x26>
 8009c8a:	f04f 34ff 	mov.w	r4, #4294967295
 8009c8e:	4620      	mov	r0, r4
 8009c90:	bd70      	pop	{r4, r5, r6, pc}
 8009c92:	1cc4      	adds	r4, r0, #3
 8009c94:	f024 0403 	bic.w	r4, r4, #3
 8009c98:	42a0      	cmp	r0, r4
 8009c9a:	d0f8      	beq.n	8009c8e <sbrk_aligned+0x22>
 8009c9c:	1a21      	subs	r1, r4, r0
 8009c9e:	4628      	mov	r0, r5
 8009ca0:	f000 fc90 	bl	800a5c4 <_sbrk_r>
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	d1f2      	bne.n	8009c8e <sbrk_aligned+0x22>
 8009ca8:	e7ef      	b.n	8009c8a <sbrk_aligned+0x1e>
 8009caa:	bf00      	nop
 8009cac:	240011cc 	.word	0x240011cc

08009cb0 <_malloc_r>:
 8009cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cb4:	1ccd      	adds	r5, r1, #3
 8009cb6:	f025 0503 	bic.w	r5, r5, #3
 8009cba:	3508      	adds	r5, #8
 8009cbc:	2d0c      	cmp	r5, #12
 8009cbe:	bf38      	it	cc
 8009cc0:	250c      	movcc	r5, #12
 8009cc2:	2d00      	cmp	r5, #0
 8009cc4:	4606      	mov	r6, r0
 8009cc6:	db01      	blt.n	8009ccc <_malloc_r+0x1c>
 8009cc8:	42a9      	cmp	r1, r5
 8009cca:	d904      	bls.n	8009cd6 <_malloc_r+0x26>
 8009ccc:	230c      	movs	r3, #12
 8009cce:	6033      	str	r3, [r6, #0]
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dac <_malloc_r+0xfc>
 8009cda:	f000 f869 	bl	8009db0 <__malloc_lock>
 8009cde:	f8d8 3000 	ldr.w	r3, [r8]
 8009ce2:	461c      	mov	r4, r3
 8009ce4:	bb44      	cbnz	r4, 8009d38 <_malloc_r+0x88>
 8009ce6:	4629      	mov	r1, r5
 8009ce8:	4630      	mov	r0, r6
 8009cea:	f7ff ffbf 	bl	8009c6c <sbrk_aligned>
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	4604      	mov	r4, r0
 8009cf2:	d158      	bne.n	8009da6 <_malloc_r+0xf6>
 8009cf4:	f8d8 4000 	ldr.w	r4, [r8]
 8009cf8:	4627      	mov	r7, r4
 8009cfa:	2f00      	cmp	r7, #0
 8009cfc:	d143      	bne.n	8009d86 <_malloc_r+0xd6>
 8009cfe:	2c00      	cmp	r4, #0
 8009d00:	d04b      	beq.n	8009d9a <_malloc_r+0xea>
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	4639      	mov	r1, r7
 8009d06:	4630      	mov	r0, r6
 8009d08:	eb04 0903 	add.w	r9, r4, r3
 8009d0c:	f000 fc5a 	bl	800a5c4 <_sbrk_r>
 8009d10:	4581      	cmp	r9, r0
 8009d12:	d142      	bne.n	8009d9a <_malloc_r+0xea>
 8009d14:	6821      	ldr	r1, [r4, #0]
 8009d16:	1a6d      	subs	r5, r5, r1
 8009d18:	4629      	mov	r1, r5
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	f7ff ffa6 	bl	8009c6c <sbrk_aligned>
 8009d20:	3001      	adds	r0, #1
 8009d22:	d03a      	beq.n	8009d9a <_malloc_r+0xea>
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	442b      	add	r3, r5
 8009d28:	6023      	str	r3, [r4, #0]
 8009d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d2e:	685a      	ldr	r2, [r3, #4]
 8009d30:	bb62      	cbnz	r2, 8009d8c <_malloc_r+0xdc>
 8009d32:	f8c8 7000 	str.w	r7, [r8]
 8009d36:	e00f      	b.n	8009d58 <_malloc_r+0xa8>
 8009d38:	6822      	ldr	r2, [r4, #0]
 8009d3a:	1b52      	subs	r2, r2, r5
 8009d3c:	d420      	bmi.n	8009d80 <_malloc_r+0xd0>
 8009d3e:	2a0b      	cmp	r2, #11
 8009d40:	d917      	bls.n	8009d72 <_malloc_r+0xc2>
 8009d42:	1961      	adds	r1, r4, r5
 8009d44:	42a3      	cmp	r3, r4
 8009d46:	6025      	str	r5, [r4, #0]
 8009d48:	bf18      	it	ne
 8009d4a:	6059      	strne	r1, [r3, #4]
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	bf08      	it	eq
 8009d50:	f8c8 1000 	streq.w	r1, [r8]
 8009d54:	5162      	str	r2, [r4, r5]
 8009d56:	604b      	str	r3, [r1, #4]
 8009d58:	4630      	mov	r0, r6
 8009d5a:	f000 f82f 	bl	8009dbc <__malloc_unlock>
 8009d5e:	f104 000b 	add.w	r0, r4, #11
 8009d62:	1d23      	adds	r3, r4, #4
 8009d64:	f020 0007 	bic.w	r0, r0, #7
 8009d68:	1ac2      	subs	r2, r0, r3
 8009d6a:	bf1c      	itt	ne
 8009d6c:	1a1b      	subne	r3, r3, r0
 8009d6e:	50a3      	strne	r3, [r4, r2]
 8009d70:	e7af      	b.n	8009cd2 <_malloc_r+0x22>
 8009d72:	6862      	ldr	r2, [r4, #4]
 8009d74:	42a3      	cmp	r3, r4
 8009d76:	bf0c      	ite	eq
 8009d78:	f8c8 2000 	streq.w	r2, [r8]
 8009d7c:	605a      	strne	r2, [r3, #4]
 8009d7e:	e7eb      	b.n	8009d58 <_malloc_r+0xa8>
 8009d80:	4623      	mov	r3, r4
 8009d82:	6864      	ldr	r4, [r4, #4]
 8009d84:	e7ae      	b.n	8009ce4 <_malloc_r+0x34>
 8009d86:	463c      	mov	r4, r7
 8009d88:	687f      	ldr	r7, [r7, #4]
 8009d8a:	e7b6      	b.n	8009cfa <_malloc_r+0x4a>
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	d1fb      	bne.n	8009d8c <_malloc_r+0xdc>
 8009d94:	2300      	movs	r3, #0
 8009d96:	6053      	str	r3, [r2, #4]
 8009d98:	e7de      	b.n	8009d58 <_malloc_r+0xa8>
 8009d9a:	230c      	movs	r3, #12
 8009d9c:	6033      	str	r3, [r6, #0]
 8009d9e:	4630      	mov	r0, r6
 8009da0:	f000 f80c 	bl	8009dbc <__malloc_unlock>
 8009da4:	e794      	b.n	8009cd0 <_malloc_r+0x20>
 8009da6:	6005      	str	r5, [r0, #0]
 8009da8:	e7d6      	b.n	8009d58 <_malloc_r+0xa8>
 8009daa:	bf00      	nop
 8009dac:	240011d0 	.word	0x240011d0

08009db0 <__malloc_lock>:
 8009db0:	4801      	ldr	r0, [pc, #4]	@ (8009db8 <__malloc_lock+0x8>)
 8009db2:	f7ff bf0e 	b.w	8009bd2 <__retarget_lock_acquire_recursive>
 8009db6:	bf00      	nop
 8009db8:	240011c8 	.word	0x240011c8

08009dbc <__malloc_unlock>:
 8009dbc:	4801      	ldr	r0, [pc, #4]	@ (8009dc4 <__malloc_unlock+0x8>)
 8009dbe:	f7ff bf09 	b.w	8009bd4 <__retarget_lock_release_recursive>
 8009dc2:	bf00      	nop
 8009dc4:	240011c8 	.word	0x240011c8

08009dc8 <__sfputc_r>:
 8009dc8:	6893      	ldr	r3, [r2, #8]
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	b410      	push	{r4}
 8009dd0:	6093      	str	r3, [r2, #8]
 8009dd2:	da08      	bge.n	8009de6 <__sfputc_r+0x1e>
 8009dd4:	6994      	ldr	r4, [r2, #24]
 8009dd6:	42a3      	cmp	r3, r4
 8009dd8:	db01      	blt.n	8009dde <__sfputc_r+0x16>
 8009dda:	290a      	cmp	r1, #10
 8009ddc:	d103      	bne.n	8009de6 <__sfputc_r+0x1e>
 8009dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009de2:	f7ff bde8 	b.w	80099b6 <__swbuf_r>
 8009de6:	6813      	ldr	r3, [r2, #0]
 8009de8:	1c58      	adds	r0, r3, #1
 8009dea:	6010      	str	r0, [r2, #0]
 8009dec:	7019      	strb	r1, [r3, #0]
 8009dee:	4608      	mov	r0, r1
 8009df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <__sfputs_r>:
 8009df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df8:	4606      	mov	r6, r0
 8009dfa:	460f      	mov	r7, r1
 8009dfc:	4614      	mov	r4, r2
 8009dfe:	18d5      	adds	r5, r2, r3
 8009e00:	42ac      	cmp	r4, r5
 8009e02:	d101      	bne.n	8009e08 <__sfputs_r+0x12>
 8009e04:	2000      	movs	r0, #0
 8009e06:	e007      	b.n	8009e18 <__sfputs_r+0x22>
 8009e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e0c:	463a      	mov	r2, r7
 8009e0e:	4630      	mov	r0, r6
 8009e10:	f7ff ffda 	bl	8009dc8 <__sfputc_r>
 8009e14:	1c43      	adds	r3, r0, #1
 8009e16:	d1f3      	bne.n	8009e00 <__sfputs_r+0xa>
 8009e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e1c <_vfiprintf_r>:
 8009e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e20:	460d      	mov	r5, r1
 8009e22:	b09d      	sub	sp, #116	@ 0x74
 8009e24:	4614      	mov	r4, r2
 8009e26:	4698      	mov	r8, r3
 8009e28:	4606      	mov	r6, r0
 8009e2a:	b118      	cbz	r0, 8009e34 <_vfiprintf_r+0x18>
 8009e2c:	6a03      	ldr	r3, [r0, #32]
 8009e2e:	b90b      	cbnz	r3, 8009e34 <_vfiprintf_r+0x18>
 8009e30:	f7ff fcd8 	bl	80097e4 <__sinit>
 8009e34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e36:	07d9      	lsls	r1, r3, #31
 8009e38:	d405      	bmi.n	8009e46 <_vfiprintf_r+0x2a>
 8009e3a:	89ab      	ldrh	r3, [r5, #12]
 8009e3c:	059a      	lsls	r2, r3, #22
 8009e3e:	d402      	bmi.n	8009e46 <_vfiprintf_r+0x2a>
 8009e40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e42:	f7ff fec6 	bl	8009bd2 <__retarget_lock_acquire_recursive>
 8009e46:	89ab      	ldrh	r3, [r5, #12]
 8009e48:	071b      	lsls	r3, r3, #28
 8009e4a:	d501      	bpl.n	8009e50 <_vfiprintf_r+0x34>
 8009e4c:	692b      	ldr	r3, [r5, #16]
 8009e4e:	b99b      	cbnz	r3, 8009e78 <_vfiprintf_r+0x5c>
 8009e50:	4629      	mov	r1, r5
 8009e52:	4630      	mov	r0, r6
 8009e54:	f7ff fdee 	bl	8009a34 <__swsetup_r>
 8009e58:	b170      	cbz	r0, 8009e78 <_vfiprintf_r+0x5c>
 8009e5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e5c:	07dc      	lsls	r4, r3, #31
 8009e5e:	d504      	bpl.n	8009e6a <_vfiprintf_r+0x4e>
 8009e60:	f04f 30ff 	mov.w	r0, #4294967295
 8009e64:	b01d      	add	sp, #116	@ 0x74
 8009e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6a:	89ab      	ldrh	r3, [r5, #12]
 8009e6c:	0598      	lsls	r0, r3, #22
 8009e6e:	d4f7      	bmi.n	8009e60 <_vfiprintf_r+0x44>
 8009e70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e72:	f7ff feaf 	bl	8009bd4 <__retarget_lock_release_recursive>
 8009e76:	e7f3      	b.n	8009e60 <_vfiprintf_r+0x44>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e7c:	2320      	movs	r3, #32
 8009e7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e82:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e86:	2330      	movs	r3, #48	@ 0x30
 8009e88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a038 <_vfiprintf_r+0x21c>
 8009e8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e90:	f04f 0901 	mov.w	r9, #1
 8009e94:	4623      	mov	r3, r4
 8009e96:	469a      	mov	sl, r3
 8009e98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e9c:	b10a      	cbz	r2, 8009ea2 <_vfiprintf_r+0x86>
 8009e9e:	2a25      	cmp	r2, #37	@ 0x25
 8009ea0:	d1f9      	bne.n	8009e96 <_vfiprintf_r+0x7a>
 8009ea2:	ebba 0b04 	subs.w	fp, sl, r4
 8009ea6:	d00b      	beq.n	8009ec0 <_vfiprintf_r+0xa4>
 8009ea8:	465b      	mov	r3, fp
 8009eaa:	4622      	mov	r2, r4
 8009eac:	4629      	mov	r1, r5
 8009eae:	4630      	mov	r0, r6
 8009eb0:	f7ff ffa1 	bl	8009df6 <__sfputs_r>
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	f000 80a7 	beq.w	800a008 <_vfiprintf_r+0x1ec>
 8009eba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ebc:	445a      	add	r2, fp
 8009ebe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f000 809f 	beq.w	800a008 <_vfiprintf_r+0x1ec>
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ed4:	f10a 0a01 	add.w	sl, sl, #1
 8009ed8:	9304      	str	r3, [sp, #16]
 8009eda:	9307      	str	r3, [sp, #28]
 8009edc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ee0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ee2:	4654      	mov	r4, sl
 8009ee4:	2205      	movs	r2, #5
 8009ee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eea:	4853      	ldr	r0, [pc, #332]	@ (800a038 <_vfiprintf_r+0x21c>)
 8009eec:	f7f6 fa10 	bl	8000310 <memchr>
 8009ef0:	9a04      	ldr	r2, [sp, #16]
 8009ef2:	b9d8      	cbnz	r0, 8009f2c <_vfiprintf_r+0x110>
 8009ef4:	06d1      	lsls	r1, r2, #27
 8009ef6:	bf44      	itt	mi
 8009ef8:	2320      	movmi	r3, #32
 8009efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009efe:	0713      	lsls	r3, r2, #28
 8009f00:	bf44      	itt	mi
 8009f02:	232b      	movmi	r3, #43	@ 0x2b
 8009f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f08:	f89a 3000 	ldrb.w	r3, [sl]
 8009f0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f0e:	d015      	beq.n	8009f3c <_vfiprintf_r+0x120>
 8009f10:	9a07      	ldr	r2, [sp, #28]
 8009f12:	4654      	mov	r4, sl
 8009f14:	2000      	movs	r0, #0
 8009f16:	f04f 0c0a 	mov.w	ip, #10
 8009f1a:	4621      	mov	r1, r4
 8009f1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f20:	3b30      	subs	r3, #48	@ 0x30
 8009f22:	2b09      	cmp	r3, #9
 8009f24:	d94b      	bls.n	8009fbe <_vfiprintf_r+0x1a2>
 8009f26:	b1b0      	cbz	r0, 8009f56 <_vfiprintf_r+0x13a>
 8009f28:	9207      	str	r2, [sp, #28]
 8009f2a:	e014      	b.n	8009f56 <_vfiprintf_r+0x13a>
 8009f2c:	eba0 0308 	sub.w	r3, r0, r8
 8009f30:	fa09 f303 	lsl.w	r3, r9, r3
 8009f34:	4313      	orrs	r3, r2
 8009f36:	9304      	str	r3, [sp, #16]
 8009f38:	46a2      	mov	sl, r4
 8009f3a:	e7d2      	b.n	8009ee2 <_vfiprintf_r+0xc6>
 8009f3c:	9b03      	ldr	r3, [sp, #12]
 8009f3e:	1d19      	adds	r1, r3, #4
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	9103      	str	r1, [sp, #12]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	bfbb      	ittet	lt
 8009f48:	425b      	neglt	r3, r3
 8009f4a:	f042 0202 	orrlt.w	r2, r2, #2
 8009f4e:	9307      	strge	r3, [sp, #28]
 8009f50:	9307      	strlt	r3, [sp, #28]
 8009f52:	bfb8      	it	lt
 8009f54:	9204      	strlt	r2, [sp, #16]
 8009f56:	7823      	ldrb	r3, [r4, #0]
 8009f58:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f5a:	d10a      	bne.n	8009f72 <_vfiprintf_r+0x156>
 8009f5c:	7863      	ldrb	r3, [r4, #1]
 8009f5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f60:	d132      	bne.n	8009fc8 <_vfiprintf_r+0x1ac>
 8009f62:	9b03      	ldr	r3, [sp, #12]
 8009f64:	1d1a      	adds	r2, r3, #4
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	9203      	str	r2, [sp, #12]
 8009f6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f6e:	3402      	adds	r4, #2
 8009f70:	9305      	str	r3, [sp, #20]
 8009f72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a048 <_vfiprintf_r+0x22c>
 8009f76:	7821      	ldrb	r1, [r4, #0]
 8009f78:	2203      	movs	r2, #3
 8009f7a:	4650      	mov	r0, sl
 8009f7c:	f7f6 f9c8 	bl	8000310 <memchr>
 8009f80:	b138      	cbz	r0, 8009f92 <_vfiprintf_r+0x176>
 8009f82:	9b04      	ldr	r3, [sp, #16]
 8009f84:	eba0 000a 	sub.w	r0, r0, sl
 8009f88:	2240      	movs	r2, #64	@ 0x40
 8009f8a:	4082      	lsls	r2, r0
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	3401      	adds	r4, #1
 8009f90:	9304      	str	r3, [sp, #16]
 8009f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f96:	4829      	ldr	r0, [pc, #164]	@ (800a03c <_vfiprintf_r+0x220>)
 8009f98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f9c:	2206      	movs	r2, #6
 8009f9e:	f7f6 f9b7 	bl	8000310 <memchr>
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d03f      	beq.n	800a026 <_vfiprintf_r+0x20a>
 8009fa6:	4b26      	ldr	r3, [pc, #152]	@ (800a040 <_vfiprintf_r+0x224>)
 8009fa8:	bb1b      	cbnz	r3, 8009ff2 <_vfiprintf_r+0x1d6>
 8009faa:	9b03      	ldr	r3, [sp, #12]
 8009fac:	3307      	adds	r3, #7
 8009fae:	f023 0307 	bic.w	r3, r3, #7
 8009fb2:	3308      	adds	r3, #8
 8009fb4:	9303      	str	r3, [sp, #12]
 8009fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fb8:	443b      	add	r3, r7
 8009fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fbc:	e76a      	b.n	8009e94 <_vfiprintf_r+0x78>
 8009fbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	2001      	movs	r0, #1
 8009fc6:	e7a8      	b.n	8009f1a <_vfiprintf_r+0xfe>
 8009fc8:	2300      	movs	r3, #0
 8009fca:	3401      	adds	r4, #1
 8009fcc:	9305      	str	r3, [sp, #20]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	f04f 0c0a 	mov.w	ip, #10
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fda:	3a30      	subs	r2, #48	@ 0x30
 8009fdc:	2a09      	cmp	r2, #9
 8009fde:	d903      	bls.n	8009fe8 <_vfiprintf_r+0x1cc>
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d0c6      	beq.n	8009f72 <_vfiprintf_r+0x156>
 8009fe4:	9105      	str	r1, [sp, #20]
 8009fe6:	e7c4      	b.n	8009f72 <_vfiprintf_r+0x156>
 8009fe8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fec:	4604      	mov	r4, r0
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e7f0      	b.n	8009fd4 <_vfiprintf_r+0x1b8>
 8009ff2:	ab03      	add	r3, sp, #12
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	462a      	mov	r2, r5
 8009ff8:	4b12      	ldr	r3, [pc, #72]	@ (800a044 <_vfiprintf_r+0x228>)
 8009ffa:	a904      	add	r1, sp, #16
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f3af 8000 	nop.w
 800a002:	4607      	mov	r7, r0
 800a004:	1c78      	adds	r0, r7, #1
 800a006:	d1d6      	bne.n	8009fb6 <_vfiprintf_r+0x19a>
 800a008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a00a:	07d9      	lsls	r1, r3, #31
 800a00c:	d405      	bmi.n	800a01a <_vfiprintf_r+0x1fe>
 800a00e:	89ab      	ldrh	r3, [r5, #12]
 800a010:	059a      	lsls	r2, r3, #22
 800a012:	d402      	bmi.n	800a01a <_vfiprintf_r+0x1fe>
 800a014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a016:	f7ff fddd 	bl	8009bd4 <__retarget_lock_release_recursive>
 800a01a:	89ab      	ldrh	r3, [r5, #12]
 800a01c:	065b      	lsls	r3, r3, #25
 800a01e:	f53f af1f 	bmi.w	8009e60 <_vfiprintf_r+0x44>
 800a022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a024:	e71e      	b.n	8009e64 <_vfiprintf_r+0x48>
 800a026:	ab03      	add	r3, sp, #12
 800a028:	9300      	str	r3, [sp, #0]
 800a02a:	462a      	mov	r2, r5
 800a02c:	4b05      	ldr	r3, [pc, #20]	@ (800a044 <_vfiprintf_r+0x228>)
 800a02e:	a904      	add	r1, sp, #16
 800a030:	4630      	mov	r0, r6
 800a032:	f000 f879 	bl	800a128 <_printf_i>
 800a036:	e7e4      	b.n	800a002 <_vfiprintf_r+0x1e6>
 800a038:	0800a774 	.word	0x0800a774
 800a03c:	0800a77e 	.word	0x0800a77e
 800a040:	00000000 	.word	0x00000000
 800a044:	08009df7 	.word	0x08009df7
 800a048:	0800a77a 	.word	0x0800a77a

0800a04c <_printf_common>:
 800a04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a050:	4616      	mov	r6, r2
 800a052:	4698      	mov	r8, r3
 800a054:	688a      	ldr	r2, [r1, #8]
 800a056:	690b      	ldr	r3, [r1, #16]
 800a058:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a05c:	4293      	cmp	r3, r2
 800a05e:	bfb8      	it	lt
 800a060:	4613      	movlt	r3, r2
 800a062:	6033      	str	r3, [r6, #0]
 800a064:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a068:	4607      	mov	r7, r0
 800a06a:	460c      	mov	r4, r1
 800a06c:	b10a      	cbz	r2, 800a072 <_printf_common+0x26>
 800a06e:	3301      	adds	r3, #1
 800a070:	6033      	str	r3, [r6, #0]
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	0699      	lsls	r1, r3, #26
 800a076:	bf42      	ittt	mi
 800a078:	6833      	ldrmi	r3, [r6, #0]
 800a07a:	3302      	addmi	r3, #2
 800a07c:	6033      	strmi	r3, [r6, #0]
 800a07e:	6825      	ldr	r5, [r4, #0]
 800a080:	f015 0506 	ands.w	r5, r5, #6
 800a084:	d106      	bne.n	800a094 <_printf_common+0x48>
 800a086:	f104 0a19 	add.w	sl, r4, #25
 800a08a:	68e3      	ldr	r3, [r4, #12]
 800a08c:	6832      	ldr	r2, [r6, #0]
 800a08e:	1a9b      	subs	r3, r3, r2
 800a090:	42ab      	cmp	r3, r5
 800a092:	dc26      	bgt.n	800a0e2 <_printf_common+0x96>
 800a094:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a098:	6822      	ldr	r2, [r4, #0]
 800a09a:	3b00      	subs	r3, #0
 800a09c:	bf18      	it	ne
 800a09e:	2301      	movne	r3, #1
 800a0a0:	0692      	lsls	r2, r2, #26
 800a0a2:	d42b      	bmi.n	800a0fc <_printf_common+0xb0>
 800a0a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a0a8:	4641      	mov	r1, r8
 800a0aa:	4638      	mov	r0, r7
 800a0ac:	47c8      	blx	r9
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	d01e      	beq.n	800a0f0 <_printf_common+0xa4>
 800a0b2:	6823      	ldr	r3, [r4, #0]
 800a0b4:	6922      	ldr	r2, [r4, #16]
 800a0b6:	f003 0306 	and.w	r3, r3, #6
 800a0ba:	2b04      	cmp	r3, #4
 800a0bc:	bf02      	ittt	eq
 800a0be:	68e5      	ldreq	r5, [r4, #12]
 800a0c0:	6833      	ldreq	r3, [r6, #0]
 800a0c2:	1aed      	subeq	r5, r5, r3
 800a0c4:	68a3      	ldr	r3, [r4, #8]
 800a0c6:	bf0c      	ite	eq
 800a0c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0cc:	2500      	movne	r5, #0
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	bfc4      	itt	gt
 800a0d2:	1a9b      	subgt	r3, r3, r2
 800a0d4:	18ed      	addgt	r5, r5, r3
 800a0d6:	2600      	movs	r6, #0
 800a0d8:	341a      	adds	r4, #26
 800a0da:	42b5      	cmp	r5, r6
 800a0dc:	d11a      	bne.n	800a114 <_printf_common+0xc8>
 800a0de:	2000      	movs	r0, #0
 800a0e0:	e008      	b.n	800a0f4 <_printf_common+0xa8>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4652      	mov	r2, sl
 800a0e6:	4641      	mov	r1, r8
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	47c8      	blx	r9
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d103      	bne.n	800a0f8 <_printf_common+0xac>
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f8:	3501      	adds	r5, #1
 800a0fa:	e7c6      	b.n	800a08a <_printf_common+0x3e>
 800a0fc:	18e1      	adds	r1, r4, r3
 800a0fe:	1c5a      	adds	r2, r3, #1
 800a100:	2030      	movs	r0, #48	@ 0x30
 800a102:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a106:	4422      	add	r2, r4
 800a108:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a10c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a110:	3302      	adds	r3, #2
 800a112:	e7c7      	b.n	800a0a4 <_printf_common+0x58>
 800a114:	2301      	movs	r3, #1
 800a116:	4622      	mov	r2, r4
 800a118:	4641      	mov	r1, r8
 800a11a:	4638      	mov	r0, r7
 800a11c:	47c8      	blx	r9
 800a11e:	3001      	adds	r0, #1
 800a120:	d0e6      	beq.n	800a0f0 <_printf_common+0xa4>
 800a122:	3601      	adds	r6, #1
 800a124:	e7d9      	b.n	800a0da <_printf_common+0x8e>
	...

0800a128 <_printf_i>:
 800a128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a12c:	7e0f      	ldrb	r7, [r1, #24]
 800a12e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a130:	2f78      	cmp	r7, #120	@ 0x78
 800a132:	4691      	mov	r9, r2
 800a134:	4680      	mov	r8, r0
 800a136:	460c      	mov	r4, r1
 800a138:	469a      	mov	sl, r3
 800a13a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a13e:	d807      	bhi.n	800a150 <_printf_i+0x28>
 800a140:	2f62      	cmp	r7, #98	@ 0x62
 800a142:	d80a      	bhi.n	800a15a <_printf_i+0x32>
 800a144:	2f00      	cmp	r7, #0
 800a146:	f000 80d1 	beq.w	800a2ec <_printf_i+0x1c4>
 800a14a:	2f58      	cmp	r7, #88	@ 0x58
 800a14c:	f000 80b8 	beq.w	800a2c0 <_printf_i+0x198>
 800a150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a154:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a158:	e03a      	b.n	800a1d0 <_printf_i+0xa8>
 800a15a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a15e:	2b15      	cmp	r3, #21
 800a160:	d8f6      	bhi.n	800a150 <_printf_i+0x28>
 800a162:	a101      	add	r1, pc, #4	@ (adr r1, 800a168 <_printf_i+0x40>)
 800a164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a168:	0800a1c1 	.word	0x0800a1c1
 800a16c:	0800a1d5 	.word	0x0800a1d5
 800a170:	0800a151 	.word	0x0800a151
 800a174:	0800a151 	.word	0x0800a151
 800a178:	0800a151 	.word	0x0800a151
 800a17c:	0800a151 	.word	0x0800a151
 800a180:	0800a1d5 	.word	0x0800a1d5
 800a184:	0800a151 	.word	0x0800a151
 800a188:	0800a151 	.word	0x0800a151
 800a18c:	0800a151 	.word	0x0800a151
 800a190:	0800a151 	.word	0x0800a151
 800a194:	0800a2d3 	.word	0x0800a2d3
 800a198:	0800a1ff 	.word	0x0800a1ff
 800a19c:	0800a28d 	.word	0x0800a28d
 800a1a0:	0800a151 	.word	0x0800a151
 800a1a4:	0800a151 	.word	0x0800a151
 800a1a8:	0800a2f5 	.word	0x0800a2f5
 800a1ac:	0800a151 	.word	0x0800a151
 800a1b0:	0800a1ff 	.word	0x0800a1ff
 800a1b4:	0800a151 	.word	0x0800a151
 800a1b8:	0800a151 	.word	0x0800a151
 800a1bc:	0800a295 	.word	0x0800a295
 800a1c0:	6833      	ldr	r3, [r6, #0]
 800a1c2:	1d1a      	adds	r2, r3, #4
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	6032      	str	r2, [r6, #0]
 800a1c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	e09c      	b.n	800a30e <_printf_i+0x1e6>
 800a1d4:	6833      	ldr	r3, [r6, #0]
 800a1d6:	6820      	ldr	r0, [r4, #0]
 800a1d8:	1d19      	adds	r1, r3, #4
 800a1da:	6031      	str	r1, [r6, #0]
 800a1dc:	0606      	lsls	r6, r0, #24
 800a1de:	d501      	bpl.n	800a1e4 <_printf_i+0xbc>
 800a1e0:	681d      	ldr	r5, [r3, #0]
 800a1e2:	e003      	b.n	800a1ec <_printf_i+0xc4>
 800a1e4:	0645      	lsls	r5, r0, #25
 800a1e6:	d5fb      	bpl.n	800a1e0 <_printf_i+0xb8>
 800a1e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1ec:	2d00      	cmp	r5, #0
 800a1ee:	da03      	bge.n	800a1f8 <_printf_i+0xd0>
 800a1f0:	232d      	movs	r3, #45	@ 0x2d
 800a1f2:	426d      	negs	r5, r5
 800a1f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1f8:	4858      	ldr	r0, [pc, #352]	@ (800a35c <_printf_i+0x234>)
 800a1fa:	230a      	movs	r3, #10
 800a1fc:	e011      	b.n	800a222 <_printf_i+0xfa>
 800a1fe:	6821      	ldr	r1, [r4, #0]
 800a200:	6833      	ldr	r3, [r6, #0]
 800a202:	0608      	lsls	r0, r1, #24
 800a204:	f853 5b04 	ldr.w	r5, [r3], #4
 800a208:	d402      	bmi.n	800a210 <_printf_i+0xe8>
 800a20a:	0649      	lsls	r1, r1, #25
 800a20c:	bf48      	it	mi
 800a20e:	b2ad      	uxthmi	r5, r5
 800a210:	2f6f      	cmp	r7, #111	@ 0x6f
 800a212:	4852      	ldr	r0, [pc, #328]	@ (800a35c <_printf_i+0x234>)
 800a214:	6033      	str	r3, [r6, #0]
 800a216:	bf14      	ite	ne
 800a218:	230a      	movne	r3, #10
 800a21a:	2308      	moveq	r3, #8
 800a21c:	2100      	movs	r1, #0
 800a21e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a222:	6866      	ldr	r6, [r4, #4]
 800a224:	60a6      	str	r6, [r4, #8]
 800a226:	2e00      	cmp	r6, #0
 800a228:	db05      	blt.n	800a236 <_printf_i+0x10e>
 800a22a:	6821      	ldr	r1, [r4, #0]
 800a22c:	432e      	orrs	r6, r5
 800a22e:	f021 0104 	bic.w	r1, r1, #4
 800a232:	6021      	str	r1, [r4, #0]
 800a234:	d04b      	beq.n	800a2ce <_printf_i+0x1a6>
 800a236:	4616      	mov	r6, r2
 800a238:	fbb5 f1f3 	udiv	r1, r5, r3
 800a23c:	fb03 5711 	mls	r7, r3, r1, r5
 800a240:	5dc7      	ldrb	r7, [r0, r7]
 800a242:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a246:	462f      	mov	r7, r5
 800a248:	42bb      	cmp	r3, r7
 800a24a:	460d      	mov	r5, r1
 800a24c:	d9f4      	bls.n	800a238 <_printf_i+0x110>
 800a24e:	2b08      	cmp	r3, #8
 800a250:	d10b      	bne.n	800a26a <_printf_i+0x142>
 800a252:	6823      	ldr	r3, [r4, #0]
 800a254:	07df      	lsls	r7, r3, #31
 800a256:	d508      	bpl.n	800a26a <_printf_i+0x142>
 800a258:	6923      	ldr	r3, [r4, #16]
 800a25a:	6861      	ldr	r1, [r4, #4]
 800a25c:	4299      	cmp	r1, r3
 800a25e:	bfde      	ittt	le
 800a260:	2330      	movle	r3, #48	@ 0x30
 800a262:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a266:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a26a:	1b92      	subs	r2, r2, r6
 800a26c:	6122      	str	r2, [r4, #16]
 800a26e:	f8cd a000 	str.w	sl, [sp]
 800a272:	464b      	mov	r3, r9
 800a274:	aa03      	add	r2, sp, #12
 800a276:	4621      	mov	r1, r4
 800a278:	4640      	mov	r0, r8
 800a27a:	f7ff fee7 	bl	800a04c <_printf_common>
 800a27e:	3001      	adds	r0, #1
 800a280:	d14a      	bne.n	800a318 <_printf_i+0x1f0>
 800a282:	f04f 30ff 	mov.w	r0, #4294967295
 800a286:	b004      	add	sp, #16
 800a288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a28c:	6823      	ldr	r3, [r4, #0]
 800a28e:	f043 0320 	orr.w	r3, r3, #32
 800a292:	6023      	str	r3, [r4, #0]
 800a294:	4832      	ldr	r0, [pc, #200]	@ (800a360 <_printf_i+0x238>)
 800a296:	2778      	movs	r7, #120	@ 0x78
 800a298:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a29c:	6823      	ldr	r3, [r4, #0]
 800a29e:	6831      	ldr	r1, [r6, #0]
 800a2a0:	061f      	lsls	r7, r3, #24
 800a2a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a2a6:	d402      	bmi.n	800a2ae <_printf_i+0x186>
 800a2a8:	065f      	lsls	r7, r3, #25
 800a2aa:	bf48      	it	mi
 800a2ac:	b2ad      	uxthmi	r5, r5
 800a2ae:	6031      	str	r1, [r6, #0]
 800a2b0:	07d9      	lsls	r1, r3, #31
 800a2b2:	bf44      	itt	mi
 800a2b4:	f043 0320 	orrmi.w	r3, r3, #32
 800a2b8:	6023      	strmi	r3, [r4, #0]
 800a2ba:	b11d      	cbz	r5, 800a2c4 <_printf_i+0x19c>
 800a2bc:	2310      	movs	r3, #16
 800a2be:	e7ad      	b.n	800a21c <_printf_i+0xf4>
 800a2c0:	4826      	ldr	r0, [pc, #152]	@ (800a35c <_printf_i+0x234>)
 800a2c2:	e7e9      	b.n	800a298 <_printf_i+0x170>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	f023 0320 	bic.w	r3, r3, #32
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	e7f6      	b.n	800a2bc <_printf_i+0x194>
 800a2ce:	4616      	mov	r6, r2
 800a2d0:	e7bd      	b.n	800a24e <_printf_i+0x126>
 800a2d2:	6833      	ldr	r3, [r6, #0]
 800a2d4:	6825      	ldr	r5, [r4, #0]
 800a2d6:	6961      	ldr	r1, [r4, #20]
 800a2d8:	1d18      	adds	r0, r3, #4
 800a2da:	6030      	str	r0, [r6, #0]
 800a2dc:	062e      	lsls	r6, r5, #24
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	d501      	bpl.n	800a2e6 <_printf_i+0x1be>
 800a2e2:	6019      	str	r1, [r3, #0]
 800a2e4:	e002      	b.n	800a2ec <_printf_i+0x1c4>
 800a2e6:	0668      	lsls	r0, r5, #25
 800a2e8:	d5fb      	bpl.n	800a2e2 <_printf_i+0x1ba>
 800a2ea:	8019      	strh	r1, [r3, #0]
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	6123      	str	r3, [r4, #16]
 800a2f0:	4616      	mov	r6, r2
 800a2f2:	e7bc      	b.n	800a26e <_printf_i+0x146>
 800a2f4:	6833      	ldr	r3, [r6, #0]
 800a2f6:	1d1a      	adds	r2, r3, #4
 800a2f8:	6032      	str	r2, [r6, #0]
 800a2fa:	681e      	ldr	r6, [r3, #0]
 800a2fc:	6862      	ldr	r2, [r4, #4]
 800a2fe:	2100      	movs	r1, #0
 800a300:	4630      	mov	r0, r6
 800a302:	f7f6 f805 	bl	8000310 <memchr>
 800a306:	b108      	cbz	r0, 800a30c <_printf_i+0x1e4>
 800a308:	1b80      	subs	r0, r0, r6
 800a30a:	6060      	str	r0, [r4, #4]
 800a30c:	6863      	ldr	r3, [r4, #4]
 800a30e:	6123      	str	r3, [r4, #16]
 800a310:	2300      	movs	r3, #0
 800a312:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a316:	e7aa      	b.n	800a26e <_printf_i+0x146>
 800a318:	6923      	ldr	r3, [r4, #16]
 800a31a:	4632      	mov	r2, r6
 800a31c:	4649      	mov	r1, r9
 800a31e:	4640      	mov	r0, r8
 800a320:	47d0      	blx	sl
 800a322:	3001      	adds	r0, #1
 800a324:	d0ad      	beq.n	800a282 <_printf_i+0x15a>
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	079b      	lsls	r3, r3, #30
 800a32a:	d413      	bmi.n	800a354 <_printf_i+0x22c>
 800a32c:	68e0      	ldr	r0, [r4, #12]
 800a32e:	9b03      	ldr	r3, [sp, #12]
 800a330:	4298      	cmp	r0, r3
 800a332:	bfb8      	it	lt
 800a334:	4618      	movlt	r0, r3
 800a336:	e7a6      	b.n	800a286 <_printf_i+0x15e>
 800a338:	2301      	movs	r3, #1
 800a33a:	4632      	mov	r2, r6
 800a33c:	4649      	mov	r1, r9
 800a33e:	4640      	mov	r0, r8
 800a340:	47d0      	blx	sl
 800a342:	3001      	adds	r0, #1
 800a344:	d09d      	beq.n	800a282 <_printf_i+0x15a>
 800a346:	3501      	adds	r5, #1
 800a348:	68e3      	ldr	r3, [r4, #12]
 800a34a:	9903      	ldr	r1, [sp, #12]
 800a34c:	1a5b      	subs	r3, r3, r1
 800a34e:	42ab      	cmp	r3, r5
 800a350:	dcf2      	bgt.n	800a338 <_printf_i+0x210>
 800a352:	e7eb      	b.n	800a32c <_printf_i+0x204>
 800a354:	2500      	movs	r5, #0
 800a356:	f104 0619 	add.w	r6, r4, #25
 800a35a:	e7f5      	b.n	800a348 <_printf_i+0x220>
 800a35c:	0800a785 	.word	0x0800a785
 800a360:	0800a796 	.word	0x0800a796

0800a364 <__sflush_r>:
 800a364:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a36c:	0716      	lsls	r6, r2, #28
 800a36e:	4605      	mov	r5, r0
 800a370:	460c      	mov	r4, r1
 800a372:	d454      	bmi.n	800a41e <__sflush_r+0xba>
 800a374:	684b      	ldr	r3, [r1, #4]
 800a376:	2b00      	cmp	r3, #0
 800a378:	dc02      	bgt.n	800a380 <__sflush_r+0x1c>
 800a37a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	dd48      	ble.n	800a412 <__sflush_r+0xae>
 800a380:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a382:	2e00      	cmp	r6, #0
 800a384:	d045      	beq.n	800a412 <__sflush_r+0xae>
 800a386:	2300      	movs	r3, #0
 800a388:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a38c:	682f      	ldr	r7, [r5, #0]
 800a38e:	6a21      	ldr	r1, [r4, #32]
 800a390:	602b      	str	r3, [r5, #0]
 800a392:	d030      	beq.n	800a3f6 <__sflush_r+0x92>
 800a394:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a396:	89a3      	ldrh	r3, [r4, #12]
 800a398:	0759      	lsls	r1, r3, #29
 800a39a:	d505      	bpl.n	800a3a8 <__sflush_r+0x44>
 800a39c:	6863      	ldr	r3, [r4, #4]
 800a39e:	1ad2      	subs	r2, r2, r3
 800a3a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a3a2:	b10b      	cbz	r3, 800a3a8 <__sflush_r+0x44>
 800a3a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3a6:	1ad2      	subs	r2, r2, r3
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3ac:	6a21      	ldr	r1, [r4, #32]
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	47b0      	blx	r6
 800a3b2:	1c43      	adds	r3, r0, #1
 800a3b4:	89a3      	ldrh	r3, [r4, #12]
 800a3b6:	d106      	bne.n	800a3c6 <__sflush_r+0x62>
 800a3b8:	6829      	ldr	r1, [r5, #0]
 800a3ba:	291d      	cmp	r1, #29
 800a3bc:	d82b      	bhi.n	800a416 <__sflush_r+0xb2>
 800a3be:	4a2a      	ldr	r2, [pc, #168]	@ (800a468 <__sflush_r+0x104>)
 800a3c0:	40ca      	lsrs	r2, r1
 800a3c2:	07d6      	lsls	r6, r2, #31
 800a3c4:	d527      	bpl.n	800a416 <__sflush_r+0xb2>
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	6062      	str	r2, [r4, #4]
 800a3ca:	04d9      	lsls	r1, r3, #19
 800a3cc:	6922      	ldr	r2, [r4, #16]
 800a3ce:	6022      	str	r2, [r4, #0]
 800a3d0:	d504      	bpl.n	800a3dc <__sflush_r+0x78>
 800a3d2:	1c42      	adds	r2, r0, #1
 800a3d4:	d101      	bne.n	800a3da <__sflush_r+0x76>
 800a3d6:	682b      	ldr	r3, [r5, #0]
 800a3d8:	b903      	cbnz	r3, 800a3dc <__sflush_r+0x78>
 800a3da:	6560      	str	r0, [r4, #84]	@ 0x54
 800a3dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3de:	602f      	str	r7, [r5, #0]
 800a3e0:	b1b9      	cbz	r1, 800a412 <__sflush_r+0xae>
 800a3e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	d002      	beq.n	800a3f0 <__sflush_r+0x8c>
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	f7ff fbf4 	bl	8009bd8 <_free_r>
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3f4:	e00d      	b.n	800a412 <__sflush_r+0xae>
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	47b0      	blx	r6
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	1c50      	adds	r0, r2, #1
 800a400:	d1c9      	bne.n	800a396 <__sflush_r+0x32>
 800a402:	682b      	ldr	r3, [r5, #0]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d0c6      	beq.n	800a396 <__sflush_r+0x32>
 800a408:	2b1d      	cmp	r3, #29
 800a40a:	d001      	beq.n	800a410 <__sflush_r+0xac>
 800a40c:	2b16      	cmp	r3, #22
 800a40e:	d11e      	bne.n	800a44e <__sflush_r+0xea>
 800a410:	602f      	str	r7, [r5, #0]
 800a412:	2000      	movs	r0, #0
 800a414:	e022      	b.n	800a45c <__sflush_r+0xf8>
 800a416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a41a:	b21b      	sxth	r3, r3
 800a41c:	e01b      	b.n	800a456 <__sflush_r+0xf2>
 800a41e:	690f      	ldr	r7, [r1, #16]
 800a420:	2f00      	cmp	r7, #0
 800a422:	d0f6      	beq.n	800a412 <__sflush_r+0xae>
 800a424:	0793      	lsls	r3, r2, #30
 800a426:	680e      	ldr	r6, [r1, #0]
 800a428:	bf08      	it	eq
 800a42a:	694b      	ldreq	r3, [r1, #20]
 800a42c:	600f      	str	r7, [r1, #0]
 800a42e:	bf18      	it	ne
 800a430:	2300      	movne	r3, #0
 800a432:	eba6 0807 	sub.w	r8, r6, r7
 800a436:	608b      	str	r3, [r1, #8]
 800a438:	f1b8 0f00 	cmp.w	r8, #0
 800a43c:	dde9      	ble.n	800a412 <__sflush_r+0xae>
 800a43e:	6a21      	ldr	r1, [r4, #32]
 800a440:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a442:	4643      	mov	r3, r8
 800a444:	463a      	mov	r2, r7
 800a446:	4628      	mov	r0, r5
 800a448:	47b0      	blx	r6
 800a44a:	2800      	cmp	r0, #0
 800a44c:	dc08      	bgt.n	800a460 <__sflush_r+0xfc>
 800a44e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a456:	81a3      	strh	r3, [r4, #12]
 800a458:	f04f 30ff 	mov.w	r0, #4294967295
 800a45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a460:	4407      	add	r7, r0
 800a462:	eba8 0800 	sub.w	r8, r8, r0
 800a466:	e7e7      	b.n	800a438 <__sflush_r+0xd4>
 800a468:	20400001 	.word	0x20400001

0800a46c <_fflush_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	690b      	ldr	r3, [r1, #16]
 800a470:	4605      	mov	r5, r0
 800a472:	460c      	mov	r4, r1
 800a474:	b913      	cbnz	r3, 800a47c <_fflush_r+0x10>
 800a476:	2500      	movs	r5, #0
 800a478:	4628      	mov	r0, r5
 800a47a:	bd38      	pop	{r3, r4, r5, pc}
 800a47c:	b118      	cbz	r0, 800a486 <_fflush_r+0x1a>
 800a47e:	6a03      	ldr	r3, [r0, #32]
 800a480:	b90b      	cbnz	r3, 800a486 <_fflush_r+0x1a>
 800a482:	f7ff f9af 	bl	80097e4 <__sinit>
 800a486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d0f3      	beq.n	800a476 <_fflush_r+0xa>
 800a48e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a490:	07d0      	lsls	r0, r2, #31
 800a492:	d404      	bmi.n	800a49e <_fflush_r+0x32>
 800a494:	0599      	lsls	r1, r3, #22
 800a496:	d402      	bmi.n	800a49e <_fflush_r+0x32>
 800a498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a49a:	f7ff fb9a 	bl	8009bd2 <__retarget_lock_acquire_recursive>
 800a49e:	4628      	mov	r0, r5
 800a4a0:	4621      	mov	r1, r4
 800a4a2:	f7ff ff5f 	bl	800a364 <__sflush_r>
 800a4a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4a8:	07da      	lsls	r2, r3, #31
 800a4aa:	4605      	mov	r5, r0
 800a4ac:	d4e4      	bmi.n	800a478 <_fflush_r+0xc>
 800a4ae:	89a3      	ldrh	r3, [r4, #12]
 800a4b0:	059b      	lsls	r3, r3, #22
 800a4b2:	d4e1      	bmi.n	800a478 <_fflush_r+0xc>
 800a4b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4b6:	f7ff fb8d 	bl	8009bd4 <__retarget_lock_release_recursive>
 800a4ba:	e7dd      	b.n	800a478 <_fflush_r+0xc>

0800a4bc <__swhatbuf_r>:
 800a4bc:	b570      	push	{r4, r5, r6, lr}
 800a4be:	460c      	mov	r4, r1
 800a4c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c4:	2900      	cmp	r1, #0
 800a4c6:	b096      	sub	sp, #88	@ 0x58
 800a4c8:	4615      	mov	r5, r2
 800a4ca:	461e      	mov	r6, r3
 800a4cc:	da0d      	bge.n	800a4ea <__swhatbuf_r+0x2e>
 800a4ce:	89a3      	ldrh	r3, [r4, #12]
 800a4d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a4d4:	f04f 0100 	mov.w	r1, #0
 800a4d8:	bf14      	ite	ne
 800a4da:	2340      	movne	r3, #64	@ 0x40
 800a4dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	6031      	str	r1, [r6, #0]
 800a4e4:	602b      	str	r3, [r5, #0]
 800a4e6:	b016      	add	sp, #88	@ 0x58
 800a4e8:	bd70      	pop	{r4, r5, r6, pc}
 800a4ea:	466a      	mov	r2, sp
 800a4ec:	f000 f848 	bl	800a580 <_fstat_r>
 800a4f0:	2800      	cmp	r0, #0
 800a4f2:	dbec      	blt.n	800a4ce <__swhatbuf_r+0x12>
 800a4f4:	9901      	ldr	r1, [sp, #4]
 800a4f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a4fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a4fe:	4259      	negs	r1, r3
 800a500:	4159      	adcs	r1, r3
 800a502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a506:	e7eb      	b.n	800a4e0 <__swhatbuf_r+0x24>

0800a508 <__smakebuf_r>:
 800a508:	898b      	ldrh	r3, [r1, #12]
 800a50a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a50c:	079d      	lsls	r5, r3, #30
 800a50e:	4606      	mov	r6, r0
 800a510:	460c      	mov	r4, r1
 800a512:	d507      	bpl.n	800a524 <__smakebuf_r+0x1c>
 800a514:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a518:	6023      	str	r3, [r4, #0]
 800a51a:	6123      	str	r3, [r4, #16]
 800a51c:	2301      	movs	r3, #1
 800a51e:	6163      	str	r3, [r4, #20]
 800a520:	b003      	add	sp, #12
 800a522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a524:	ab01      	add	r3, sp, #4
 800a526:	466a      	mov	r2, sp
 800a528:	f7ff ffc8 	bl	800a4bc <__swhatbuf_r>
 800a52c:	9f00      	ldr	r7, [sp, #0]
 800a52e:	4605      	mov	r5, r0
 800a530:	4639      	mov	r1, r7
 800a532:	4630      	mov	r0, r6
 800a534:	f7ff fbbc 	bl	8009cb0 <_malloc_r>
 800a538:	b948      	cbnz	r0, 800a54e <__smakebuf_r+0x46>
 800a53a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a53e:	059a      	lsls	r2, r3, #22
 800a540:	d4ee      	bmi.n	800a520 <__smakebuf_r+0x18>
 800a542:	f023 0303 	bic.w	r3, r3, #3
 800a546:	f043 0302 	orr.w	r3, r3, #2
 800a54a:	81a3      	strh	r3, [r4, #12]
 800a54c:	e7e2      	b.n	800a514 <__smakebuf_r+0xc>
 800a54e:	89a3      	ldrh	r3, [r4, #12]
 800a550:	6020      	str	r0, [r4, #0]
 800a552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	9b01      	ldr	r3, [sp, #4]
 800a55a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a55e:	b15b      	cbz	r3, 800a578 <__smakebuf_r+0x70>
 800a560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a564:	4630      	mov	r0, r6
 800a566:	f000 f81d 	bl	800a5a4 <_isatty_r>
 800a56a:	b128      	cbz	r0, 800a578 <__smakebuf_r+0x70>
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	f023 0303 	bic.w	r3, r3, #3
 800a572:	f043 0301 	orr.w	r3, r3, #1
 800a576:	81a3      	strh	r3, [r4, #12]
 800a578:	89a3      	ldrh	r3, [r4, #12]
 800a57a:	431d      	orrs	r5, r3
 800a57c:	81a5      	strh	r5, [r4, #12]
 800a57e:	e7cf      	b.n	800a520 <__smakebuf_r+0x18>

0800a580 <_fstat_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4d07      	ldr	r5, [pc, #28]	@ (800a5a0 <_fstat_r+0x20>)
 800a584:	2300      	movs	r3, #0
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	4611      	mov	r1, r2
 800a58c:	602b      	str	r3, [r5, #0]
 800a58e:	f7f7 f8dc 	bl	800174a <_fstat>
 800a592:	1c43      	adds	r3, r0, #1
 800a594:	d102      	bne.n	800a59c <_fstat_r+0x1c>
 800a596:	682b      	ldr	r3, [r5, #0]
 800a598:	b103      	cbz	r3, 800a59c <_fstat_r+0x1c>
 800a59a:	6023      	str	r3, [r4, #0]
 800a59c:	bd38      	pop	{r3, r4, r5, pc}
 800a59e:	bf00      	nop
 800a5a0:	240011c4 	.word	0x240011c4

0800a5a4 <_isatty_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4d06      	ldr	r5, [pc, #24]	@ (800a5c0 <_isatty_r+0x1c>)
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	4608      	mov	r0, r1
 800a5ae:	602b      	str	r3, [r5, #0]
 800a5b0:	f7f7 f8db 	bl	800176a <_isatty>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	d102      	bne.n	800a5be <_isatty_r+0x1a>
 800a5b8:	682b      	ldr	r3, [r5, #0]
 800a5ba:	b103      	cbz	r3, 800a5be <_isatty_r+0x1a>
 800a5bc:	6023      	str	r3, [r4, #0]
 800a5be:	bd38      	pop	{r3, r4, r5, pc}
 800a5c0:	240011c4 	.word	0x240011c4

0800a5c4 <_sbrk_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4d06      	ldr	r5, [pc, #24]	@ (800a5e0 <_sbrk_r+0x1c>)
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	602b      	str	r3, [r5, #0]
 800a5d0:	f7f7 f8e4 	bl	800179c <_sbrk>
 800a5d4:	1c43      	adds	r3, r0, #1
 800a5d6:	d102      	bne.n	800a5de <_sbrk_r+0x1a>
 800a5d8:	682b      	ldr	r3, [r5, #0]
 800a5da:	b103      	cbz	r3, 800a5de <_sbrk_r+0x1a>
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	bd38      	pop	{r3, r4, r5, pc}
 800a5e0:	240011c4 	.word	0x240011c4

0800a5e4 <_init>:
 800a5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e6:	bf00      	nop
 800a5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ea:	bc08      	pop	{r3}
 800a5ec:	469e      	mov	lr, r3
 800a5ee:	4770      	bx	lr

0800a5f0 <_fini>:
 800a5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f2:	bf00      	nop
 800a5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5f6:	bc08      	pop	{r3}
 800a5f8:	469e      	mov	lr, r3
 800a5fa:	4770      	bx	lr
