/dts-v1/;

/ {
	model = "Samsung A52SXQ PROJECT (board-id,02)";
	compatible = "qcom,yupik-idp\0qcom,yupik\0qcom,idp";
	qcom,msm-id = <0x1db 0x10000 0x203 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x22 0x02>;
	dtbo-version = <0x00>;

	chosen {
		linux,initrd-end = <0x00 0xafffeab3>;
		linux,initrd-start = <0x00 0xafe3e000>;
		kaslr-seed = <0x00 0x00>;
		bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off cgroup.memory=nokmem console=null androidboot.hardware=qcom androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 androidboot.usbcontroller=a600000.dwc3 swiotlb=0 loop.max_part=7 cgroup.memory=nokmem,nosocket firmware_class.path=/vendor/firmware_mnt/image pcie_ports=compat loop.max_part=7 iptable_raw.raw_before_defrag=1 ip6table_raw.raw_before_defrag=1 printk.devkmsg=on androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=R5CR828V8GY sec_mparam.pmic_info=3 androidboot.baseband=msm msm_drm.dsi_display0=ss_dsi_panel_S6E3FC3_AMS646YD01_LO_FHD: msm_drm.lcd_id=80000A sec_common_fn.lcd_id=80000A androidboot.dtbo_idx=2 androidboot.dtb_idx=36 androidboot.force_normal_boot=1   androidboot.sec_atd.tty=/dev/ttyHS8 nohyp_uart androidboot.revision=9 androidboot.subpcb=2 androidboot.ap_serial=0x0D1116E9 ccic_info=1 sec_mparam.fg_reset=0 androidboot.cm.param.offset=9437632 sec_log=0x200000@0xF0200000 sec_dbg=0x1FF000@0xF0000000 sec_dbg_ex_info=0x1000@0xF01FF000 androidboot.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF sec_debug.enable_cp_debug=0 softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 signoff=0x7277 androidboot.boot_recovery=0 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=KOO androidboot.sales.param.offset=9437648 androidboot.sales_code=KOO sec-battery.sales_code=KOO androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x6 androidboot.kg.bit=00  androidboot.kg.ap=AAAA000000000000000000000D1116E9 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E03 androidboot.wb.snapQB=CUSTOM androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=3 androidboot.svb.ver=SVB1.0 androidboot.em.did=20042F0D1116E911 androidboot.em.model=SM-A528N androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=A528NKSS3FXC2 androidboot.edtbo_ver=0 sec_mparam.charging_mode=0x00 sec_mparam.pd_disable=0x00 androidboot.pd.param.offset=9445516 sapa=0 androidboot.hdm_status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,07,01,6G sec_mparam.factory_mode=0 sec-battery.factory_mode=0 sm5714_charger.factory_mode=0 sm5714_fuelgauge.factory_mode=0 s2mu106_charger.factory_mode=0 max77705_charger.factory_mode=0 sec-battery.fg_reset=0 sec_mparam.wireless_ic=0x0 androidboot.wc.param.offset=9437228 androidboot.edtbo_offset=9438216 androidboot.hardware.sku=unknown";
	};

	memory {
		ddr_device_type = <0x07>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x3a800000 0x01 0x00 0x01 0x00 0x00 0xc0000000 0x00 0x40000000 0x00 0xbae00000 0x00 0x1e00000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x2a2>;

		uh_guest_region {
			reg = <0x00 0xb0400000 0x00 0x1200000>;
		};

		uh_heap_region {
			reg = <0x00 0xb0200000 0x00 0x200000>;
		};

		hyp@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x2a3>;
		};

		xbl_aop_mem@80700000 {
			no-map;
			reg = <0x00 0x80700000 0x00 0x160000>;
			phandle = <0x2a4>;
		};

		cmd_db@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x2a5>;
		};

		reserved_xbl_uefi@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x14000>;
			phandle = <0x2a6>;
		};

		secdata_apss@808ff000 {
			no-map;
			reg = <0x00 0x808ff000 0x00 0x1000>;
			phandle = <0x2a7>;
		};

		smem@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0xa7>;
		};

		fw@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x2a8>;
		};

		wlan_fw@80c00000 {
			no-map;
			reg = <0x00 0x80c00000 0x00 0xc00000>;
			phandle = <0x35>;
		};

		cdsp_secure_heap@81800000 {
			no-map;
			reg = <0x00 0x81800000 0x00 0x1e00000>;
			phandle = <0x1b4>;
			status = "disabled";
		};

		adsp@86700000 {
			no-map;
			reg = <0x00 0x84700000 0x00 0x4800000>;
			phandle = <0xbd>;
		};

		cdsp@88f00000 {
			no-map;
			reg = <0x00 0x88f00000 0x00 0x1e00000>;
			phandle = <0xc0>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0xc7>;
		};

		video@8ad00000 {
			no-map;
			reg = <0x00 0x8ad00000 0x00 0x500000>;
			phandle = <0x284>;
		};

		cvp@8b200000 {
			no-map;
			reg = <0x00 0x8b200000 0x00 0x500000>;
			phandle = <0x33>;
		};

		ipa_fw@8b700000 {
			no-map;
			reg = <0x00 0x8b700000 0x00 0x10000>;
			phandle = <0x2a9>;
		};

		ipa_gsi@8b710000 {
			no-map;
			reg = <0x00 0x8b710000 0x00 0xa000>;
			phandle = <0xc8>;
		};

		gpu_micro_code@8b71a000 {
			no-map;
			reg = <0x00 0x8b71a000 0x00 0x2000>;
			phandle = <0x29d>;
		};

		mpss@8b800000 {
			no-map;
			reg = <0x00 0x8b800000 0x00 0xf600000>;
			phandle = <0xb8>;
		};

		wlan@9ae00000 {
			no-map;
			reg = <0x00 0x9ae00000 0x00 0x1900000>;
			phandle = <0xb0>;
		};

		removed_region@c0000000 {
			no-map;
			reg = <0x00 0xc0000000 0x00 0x5f00000>;
			phandle = <0x2aa>;
		};

		pil_trustedvm_region@d0800000 {
			no-map;
			reg = <0x00 0xd0800000 0x00 0x76f7000>;
			phandle = <0xb3>;
			status = "disabled";
		};

		qrtr-shmem {
			no-map;
			reg = <0x00 0xd7ef7000 0x00 0x9000>;
			phandle = <0xb6>;
		};

		neuron_block@0 {
			no-map;
			reg = <0x00 0xd7f00000 0x00 0x80000>;
			phandle = <0xb4>;
		};

		neuron_block@1 {
			no-map;
			reg = <0x00 0xd7f80000 0x00 0x80000>;
			phandle = <0xb5>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x1b7>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x1b>;
		};

		splash_region {
			reg = <0x00 0xe1000000 0x00 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x2ab>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x1b6>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x8c00000>;
			phandle = <0x1b5>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2c00000>;
			phandle = <0xc4>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0x1b8>;
		};

		dfps_data_memory {
			reg = <0x00 0xe3300000 0x00 0x100000>;
			label = "dfps_data_memory";
			phandle = <0x191>;
		};

		memshare_region {
			compatible = "shared-dma-pool";
			no-map;
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			alignment = <0x00 0x100000>;
			size = <0x00 0x800000>;
			phandle = <0x23>;
		};

		cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x2ac>;
		};

		sec_debug_region@F0000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xf0000000 0x00 0x900000>;
			phandle = <0x65d>;
		};

		sec_debug_rdx_bootdev@0 {
			alloc-ranges = <0x01 0x00 0x00 0xad00000>;
			size = <0x00 0x00>;
			non_gki_size = <0x00 0xad00000>;
			phandle = <0x65e>;
		};

		ss_plog@1B0900000 {
			compatible = "ss_plog";
			no-map;
			reg = <0x00 0xf0900000 0x00 0x200000>;
		};

		ramoops@F0B00000 {
			compatible = "ramoops";
			reg = <0x00 0xf0b00000 0x00 0x100000>;
			record-size = <0x40000>;
			console-size = <0x40000>;
			ftrace-size = <0x40000>;
			pmsg-size = <0x40000>;
		};

		kaslr_region@A0001000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xa0001000 0x00 0x1000>;
			phandle = <0x65f>;
		};

		tima_region@B0100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xb0100000 0x00 0x100000>;
			phandle = <0x660>;
		};

		modem_shared_mem_region@d0000000 {
			compatible = "modem-removed-dma-pool";
			no-map;
			reg = <0x00 0xd0000000 0x00 0x00>;
			non_gki_size = <0x00 0x6000000>;
			phandle = <0x5c6>;
		};

		hdm_region@9FB00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9fb00000 0x00 0x1000>;
			phandle = <0x5c5>;
		};

		dummy_mem {
			reg = <0x00 0x9c700000 0x00 0x100000>;
			no-map;
			phandle = <0x661>;
		};

		camera_heap {
			alloc-ranges = <0x01 0x80000000 0x00 0x80000000>;
			alignment = <0x00 0x2000000>;
			size = <0x00 0x00>;
			non_gki_size = <0x00 0x1f400000>;
			ion,recyclable;
			phandle = <0x5c7>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x100>;
		mboxes = <0x02 0x00>;
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc0 = "/soc/sdhci@7C4000";
		sdhc1 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@994000";
		hsuart0 = "/soc/qcom,qup_uart@99c000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		phandle = <0x2ad>;
		hsuart8 = "/soc/qcom,qup_hsuart@994000";
		i2c18 = "/soc/i2c@984000";
	};

	firmware {
		phandle = <0x2ae>;

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x03 0x13000>;
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,product,odm,prism,optics,vbmeta_system,vendor_boot,recovery,abl,xbl,tz,hyp";
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00 0x04>;
			next-level-cache = <0x07>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x07>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x08>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00 0x04>;
			next-level-cache = <0x09>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x09>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00 0x04>;
			next-level-cache = <0x0a>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0a>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00 0x04>;
			next-level-cache = <0x0b>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0b>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			cpu-idle-states = <0x0c 0x0d>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x208>;
			qcom,freq-domain = <0x06 0x01 0x04>;
			next-level-cache = <0x0e>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0e>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			cpu-idle-states = <0x0c 0x0d>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x208>;
			qcom,freq-domain = <0x06 0x01 0x04>;
			next-level-cache = <0x0f>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0f>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			cpu-idle-states = <0x0c 0x0d>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x208>;
			qcom,freq-domain = <0x06 0x01 0x04>;
			next-level-cache = <0x10>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x10>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			cpu-idle-states = <0x0c 0x0d>;
			capacity-dmips-mhz = <0x7c1>;
			dynamic-power-coefficient = <0x228>;
			qcom,freq-domain = <0x06 0x02 0x04>;
			next-level-cache = <0x11>;
			#cooling-cells = <0x02>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x11>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x12>;
				};

				core1 {
					cpu = <0x13>;
				};

				core2 {
					cpu = <0x14>;
				};

				core3 {
					cpu = <0x15>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x16>;
				};

				core1 {
					cpu = <0x17>;
				};

				core2 {
					cpu = <0x18>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x19>;
				};
			};
		};
	};

	sram@18509400 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mmio-sram";
		no-memory-wc;
		reg = <0x00 0x18509400 0x00 0x400>;
		ranges = <0x00 0x00 0x00 0x18509400 0x00 0x400>;
		phandle = <0x2af>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0x00 0x00 0x00 0x80>;
			phandle = <0x57>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2b0>;

		slim@3ac0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x3ac0000 0x2c000 0x3a84000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x3e0>;
			iommus = <0x1a 0x1826 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x2b1>;

			qca6490 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
				phandle = <0x2b2>;
			};
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,yupik-pdc";
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
			qcom,pdc-ranges = <0x00 0x1e0 0x28 0x28 0x8c 0x0e 0x36 0x107 0x01 0x37 0x132 0x04 0x3b 0x138 0x03 0x3e 0x176 0x02 0x40 0x1b2 0x02 0x42 0x1b6 0x03 0x45 0x56 0x01 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x01 0x9c 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x22>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04>;
			phandle = <0x2b3>;
			status = "disabled";
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		tz-log@0x146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2b4>;
		};

		qseecom@c1800000 {
			compatible = "qcom,qseecom";
			memory-region = <0x1b>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x2b5>;
		};

		qrng@10d3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10d3000 0x1000>;
			qcom,no-qrng-config;
			interconnect-names = "data_path";
			interconnects = <0x1c 0x02 0x1d 0x20f>;
			clock-names = "km_clk_src";
			clocks = <0x1e 0x18>;
			phandle = <0x2b6>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x1f 0x25 0x20 0x200>;
			iommus = <0x1a 0x4e6 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2b7>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x1a 0x4f2 0x00 0x1a 0x4f8 0x00 0x1a 0x4f9 0x00 0x1a 0x4ff 0x00>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x1a 0x4f3 0x00 0x1a 0x4fc 0x00 0x1a 0x4fd 0x00 0x1a 0x4fe 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x1f 0x25 0x20 0x200>;
			iommus = <0x1a 0x4e4 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2b8>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcom,ipcc@408000 {
			compatible = "qcom,ipcc";
			reg = <0x408000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0xa9>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x2b9>;
			always-on;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x2ba>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x2bb>;
		};

		dcc_v2@117f000 {
			compatible = "qcom,dcc-v2";
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x12000>;
			phandle = <0x2bc>;

			link_list1 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x18000010 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000038 0x06 0x00 0x00 0x18010010 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010038 0x06 0x00 0x00 0x18020010 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020038 0x06 0x00 0x00 0x18030010 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030038 0x06 0x00 0x00 0x18040010 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040038 0x06 0x00 0x00 0x18050010 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050038 0x06 0x00 0x00 0x18060010 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060038 0x06 0x00 0x00 0x18070010 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070038 0x06 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080038 0x06 0x00 0x00 0x1808006c 0x05 0x00 0x00 0x18080084 0x01 0x00 0x00 0x180800f4 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x180800fc 0x01 0x00 0x00 0x18080100 0x0c 0x00 0x00 0x18080130 0x03 0x00 0x00 0x18080158 0x01 0x00 0x00 0x1808015c 0x01 0x00 0x00 0x18080160 0x01 0x00 0x00 0x18080164 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080170 0x01 0x00 0x00 0x18080174 0x01 0x00 0x00 0x18080188 0x01 0x00 0x00 0x1808018c 0x01 0x00 0x00 0x18080190 0x01 0x00 0x00 0x18080194 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x180801ac 0x01 0x00 0x00 0x180801b0 0x04 0x00 0x00 0x180801c0 0x01 0x00 0x00 0x180801c8 0x01 0x00 0x00 0x180801f0 0x01 0x00 0x00 0x18598020 0x01 0x00 0x00 0x1859001c 0x01 0x00 0x00 0x18590020 0x01 0x00 0x00 0x1859002c 0x01 0x00 0x00 0x18590064 0x01 0x00 0x00 0x18590068 0x01 0x00 0x00 0x1859006c 0x01 0x00 0x00 0x18590070 0x03 0x00 0x00 0x1859008c 0x01 0x00 0x00 0x185900dc 0x01 0x00 0x00 0x185900e8 0x01 0x00 0x00 0x185900ec 0x01 0x00 0x00 0x185900f0 0x01 0x00 0x00 0x18590300 0x01 0x00 0x00 0x1859030c 0x01 0x00 0x00 0x18590320 0x01 0x00 0x00 0x1859034c 0x01 0x00 0x00 0x185903bc 0x01 0x00 0x00 0x185903c0 0x01 0x00 0x00 0x1859101c 0x01 0x00 0x00 0x18591020 0x01 0x00 0x00 0x1859102c 0x01 0x00 0x00 0x18591064 0x01 0x00 0x00 0x18591068 0x01 0x00 0x00 0x1859106c 0x01 0x00 0x00 0x18591070 0x01 0x00 0x00 0x18591074 0x01 0x00 0x00 0x18591078 0x01 0x00 0x00 0x1859108c 0x01 0x00 0x00 0x185910dc 0x01 0x00 0x00 0x185910e8 0x01 0x00 0x00 0x185910ec 0x01 0x00 0x00 0x185910f0 0x01 0x00 0x00 0x18591300 0x01 0x00 0x00 0x1859130c 0x01 0x00 0x00 0x18591320 0x01 0x00 0x00 0x1859134c 0x01 0x00 0x00 0x185913bc 0x01 0x00 0x00 0x185913c0 0x01 0x00 0x00 0x1859201c 0x01 0x00 0x00 0x18592020 0x01 0x00 0x00 0x1859202c 0x01 0x00 0x00 0x18592064 0x01 0x00 0x00 0x18592068 0x01 0x00 0x00 0x1859206c 0x01 0x00 0x00 0x18592070 0x01 0x00 0x00 0x18592074 0x01 0x00 0x00 0x18592078 0x01 0x00 0x00 0x1859208c 0x01 0x00 0x00 0x185920dc 0x01 0x00 0x00 0x185920e8 0x01 0x00 0x00 0x185920ec 0x01 0x00 0x00 0x185920f0 0x01 0x00 0x00 0x18592300 0x01 0x00 0x00 0x1859230c 0x01 0x00 0x00 0x18592320 0x01 0x00 0x00 0x1859234c 0x01 0x00 0x00 0x185923bc 0x01 0x00 0x00 0x185923c0 0x01 0x00 0x00 0x1859301c 0x01 0x00 0x00 0x18593020 0x01 0x00 0x00 0x18593064 0x01 0x00 0x00 0x18593068 0x01 0x00 0x00 0x1859306c 0x01 0x00 0x00 0x18593070 0x01 0x00 0x00 0x18593074 0x01 0x00 0x00 0x18593078 0x01 0x00 0x00 0x1859308c 0x01 0x00 0x00 0x185930dc 0x01 0x00 0x00 0x185930e8 0x01 0x00 0x00 0x185930ec 0x01 0x00 0x00 0x185930f0 0x01 0x00 0x00 0x18593300 0x01 0x00 0x00 0x1859330c 0x01 0x00 0x00 0x18593320 0x01 0x00 0x00 0x1859302c 0x01 0x00 0x00 0x1859334c 0x01 0x00 0x00 0x185933bc 0x01 0x00 0x00 0x185933c0 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1830000c 0x01 0x00 0x00 0x18300018 0x01 0x00 0x00 0x17c21000 0x02 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18280000 0x02 0x00 0x00 0x18282000 0x02 0x00 0x00 0x18284000 0x02 0x00 0x00 0x18286000 0x02 0x00 0x00 0x18300000 0x01 0x00 0x00 0x18200400 0x03 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x610100 0x0b 0x00 0x00 0x18000058 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x18000060 0x01 0x00 0x00 0x18000064 0x01 0x00 0x00 0x1800006c 0x01 0x00 0x00 0x180000f0 0x02 0x00 0x00 0x18010058 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x18010060 0x01 0x00 0x00 0x18010064 0x01 0x00 0x00 0x1801006c 0x01 0x00 0x00 0x180100f0 0x02 0x00 0x00 0x18020058 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x18020060 0x01 0x00 0x00 0x18020064 0x01 0x00 0x00 0x1802006c 0x01 0x00 0x00 0x180200f0 0x02 0x00 0x00 0x18030058 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x18030060 0x01 0x00 0x00 0x18030064 0x01 0x00 0x00 0x1803006c 0x01 0x00 0x00 0x180300f0 0x02 0x00 0x00 0x18040058 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x18040060 0x01 0x00 0x00 0x18040064 0x01 0x00 0x00 0x1804006c 0x01 0x00 0x00 0x180400f0 0x02 0x00 0x00 0x18050058 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x18050060 0x01 0x00 0x00 0x18050064 0x01 0x00 0x00 0x1805006c 0x01 0x00 0x00 0x180500f0 0x02 0x00 0x00 0x18060058 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x18060060 0x01 0x00 0x00 0x18060064 0x01 0x00 0x00 0x1806006c 0x01 0x00 0x00 0x180600f0 0x02 0x00 0x00 0x18070058 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18070060 0x01 0x00 0x00 0x18070064 0x01 0x00 0x00 0x1807006c 0x01 0x00 0x00 0x180700f0 0x02 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x00 0x18296098 0x01 0x00 0x00 0x18296098 0x01 0x00 0x00 0x784184 0x01 0x00 0x00 0x9103008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91b0008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x91b0010 0x01 0x00 0x00 0x91b0014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91b1008 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x91b1010 0x01 0x00 0x00 0x91b1014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9101808 0x01 0x00 0x00 0x910180c 0x01 0x00 0x01 0x9101828 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9101810 0x01 0x00 0x00 0x9101814 0x01 0x00 0x00 0x9101818 0x01 0x00 0x00 0x910181c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9141808 0x01 0x00 0x00 0x914180c 0x01 0x00 0x01 0x9141828 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9141810 0x01 0x00 0x00 0x9141814 0x01 0x00 0x00 0x9141818 0x01 0x00 0x00 0x914181c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91a8008 0x01 0x00 0x00 0x91a800c 0x01 0x00 0x01 0x91a8028 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x91a8010 0x01 0x00 0x00 0x91a8014 0x01 0x00 0x00 0x91a8018 0x01 0x00 0x00 0x91a801c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91a8808 0x01 0x00 0x00 0x91a880c 0x01 0x00 0x01 0x91a8828 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x91a8810 0x01 0x00 0x00 0x91a8814 0x01 0x00 0x00 0x91a8818 0x01 0x00 0x00 0x91a881c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9100000 0x01 0x00 0x00 0x9100008 0x01 0x00 0x00 0x910000c 0x01 0x00 0x00 0x9140000 0x01 0x00 0x00 0x9140008 0x01 0x00 0x00 0x914000c 0x01 0x00 0x00 0x9180000 0x01 0x00 0x00 0x9180008 0x01 0x00 0x00 0x918000c 0x01 0x00 0x00 0x9180404 0x01 0x00 0x00 0x9180408 0x01 0x00 0x00 0x918040c 0x01 0x00 0x00 0x9181010 0x01 0x00 0x00 0x9181020 0x08 0x00 0x00 0x91e1048 0x01 0x00 0x00 0x9121010 0x01 0x00 0x00 0x9122010 0x01 0x00 0x00 0x9123010 0x01 0x00 0x00 0x9125010 0x01 0x00 0x00 0x9161010 0x01 0x00 0x00 0x9162010 0x01 0x00 0x00 0x9163010 0x01 0x00 0x00 0x9165010 0x01 0x00 0x00 0x91cf010 0x01 0x00 0x00 0x91d0010 0x01 0x00 0x00 0x91d1010 0x01 0x00 0x00 0x91d2010 0x01 0x00 0x00 0x91d3010 0x01 0x00 0x00 0x91d4010 0x01 0x00 0x00 0x91d5010 0x01 0x00 0x00 0x91d6010 0x01 0x00 0x00 0x91d7010 0x01 0x00 0x00 0x9101408 0x01 0x00 0x00 0x9141410 0x01 0x00 0x00 0x9100810 0x01 0x00 0x00 0x9140810 0x01 0x00 0x00 0x9100820 0x01 0x00 0x00 0x9140820 0x01 0x00 0x00 0x9100828 0x01 0x00 0x00 0x910082c 0x01 0x00 0x00 0x9140828 0x01 0x00 0x00 0x914082c 0x01 0x00 0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0xc410000 0x01 0x00 0x00 0xc40af04 0x01 0x00 0x00 0xc40af10 0x01 0x00 0x00 0xc40a000 0x01 0x00 0x00 0xc40a018 0x01 0x00 0x00 0xc40a028 0x01 0x00 0x00 0xc40a02c 0x01 0x00 0x00 0xc40a100 0x01 0x00 0x00 0xc2a22fc 0x01 0x00 0x00 0xc2a2300 0x01 0x00 0x00 0xc2a2304 0x01 0x00 0x00 0xc440200 0x01 0x00 0x00 0xc440204 0x01 0x00 0x00 0xc442200 0x01 0x00 0x00 0xc442204 0x01 0x00 0x00 0xc442208 0x01 0x00 0x00 0xc44220c 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x02 0x00 0x00 0x3d9106c 0x03 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91054 0x03 0x00 0x00 0x3d91060 0x02 0x00 0x00 0x3d91070 0x02 0x00 0x00 0x3d91080 0x03 0x00 0x00 0x3d91078 0x02 0x00 0x00 0x3d9108c 0x01 0x00 0x00 0x3d91090 0x01 0x00 0x00 0x3d91098 0x02 0x00 0x00 0x3d910a4 0x02 0x00 0x00 0x3d910f0 0x02 0x00 0x00 0x3d91100 0x01 0x00 0x00 0x3d91118 0x01 0x00 0x00 0x3d91164 0x02 0x00 0x00 0x3d91170 0x01 0x00 0x00 0x3d91178 0x01 0x00 0x00 0x3d91204 0x01 0x00 0x00 0x3d9120c 0x01 0x00 0x00 0x3d98024 0x01 0x00 0x00 0x3d9802c 0x01 0x00 0x00 0x3d98030 0x01 0x00 0x00 0x3d92000 0x02 0x00 0x00 0x3d93000 0x02 0x00 0x00 0x3d95000 0x02 0x00 0x00 0x3d96000 0x02 0x00 0x00 0x3d97000 0x02 0x00 0x00 0x119000 0x01 0x00 0x00 0x11903c 0x01 0x00 0x00 0x171004 0x02 0x00 0x00 0x17100c 0x01 0x00 0x00 0x171014 0x01 0x00 0x00 0x171018 0x01 0x00 0x00 0x171154 0x01 0x00 0x00 0x171158 0x01 0x00 0x00 0x17115c 0x01 0x00 0x00 0x17a04c 0x01 0x00 0x00 0x17b000 0x01 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17c000 0x01 0x00 0x00 0x17c03c 0x01 0x00 0x00 0x17d000 0x01 0x00 0x00 0x17d03c 0x01 0x00 0x00 0x17e000 0x01 0x00 0x00 0x17e03c 0x01 0x00 0x00 0x187000 0x01 0x00 0x00 0x18703c 0x01 0x00 0x00 0x3d91534 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d00410 0x02 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d7e220 0x02 0x00 0x00 0x1680b00 0x01 0x00 0x00 0x1680008 0x01 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680248 0x01 0x00 0x00 0x1680b00 0x06 0x00 0x00 0x16e4008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e4010 0x01 0x00 0x00 0x16e4014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706208 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706210 0x01 0x00 0x00 0x1706214 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0000 0x01 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0008 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e5048 0x01 0x00 0x00 0x16e5248 0x01 0x00 0x00 0x16e5448 0x01 0x00 0x00 0x16e5100 0x05 0x00 0x00 0x16e5300 0x02 0x00 0x00 0x16e5500 0x02 0x00 0x00 0x1700000 0x01 0x00 0x00 0x1700008 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x170b100 0x05 0x00 0x00 0x170b048 0x01 0x00 0x00 0x100000 0x0f 0x00 0x00 0x101000 0x0f 0x00 0x00 0x176000 0x0f 0x00 0x00 0x174000 0x0f 0x00 0x00 0x113000 0x0f 0x00 0x00 0x11a000 0x0f 0x00 0x00 0x11c000 0x0f 0x00 0x00 0x11c048 0x03 0x00 0x00 0x11e000 0x0f 0x00 0x00 0x10401c 0x01 0x00 0x00 0x105074 0x01 0x00 0x00 0x183024 0x01 0x00 0x00 0x109050 0x01 0x00 0x00 0x123020 0x01 0x00 0x00 0x117024 0x01 0x00 0x00 0x117154 0x01 0x00 0x00 0x117284 0x01 0x00 0x00 0x1173b4 0x01 0x00 0x00 0x1174e4 0x01 0x00 0x00 0x117614 0x01 0x00 0x00 0x117744 0x01 0x00 0x00 0x117874 0x01 0x00 0x00 0x118024 0x01 0x00 0x00 0x118154 0x01 0x00 0x00 0x118284 0x01 0x00 0x00 0x1183b4 0x01 0x00 0x00 0x1184e4 0x01 0x00 0x00 0x118614 0x01 0x00 0x00 0x118744 0x01 0x00 0x00 0x118874 0x01 0x00 0x00 0x129020 0x01 0x00 0x00 0x11d020 0x01 0x00 0x00 0x134024 0x01 0x00 0x00 0x141024 0x01 0x00 0x00 0x14415c 0x01 0x00 0x00 0x14504c 0x01 0x00 0x00 0x18903c 0x01 0x00 0x00 0x151000 0x01 0x00 0x00 0x151008 0x01 0x00 0x00 0x151010 0x01 0x00 0x00 0x152000 0x01 0x00 0x00 0x152008 0x01 0x00 0x00 0x152010 0x01 0x00 0x00 0x153020 0x01 0x00 0x00 0x153028 0x01 0x00 0x00 0x153030 0x01 0x00 0x00 0x155000 0x01 0x00 0x00 0x155008 0x01 0x00 0x00 0x155010 0x01 0x00 0x00 0x15b000 0x01 0x00 0x00 0x15b008 0x01 0x00 0x00 0x15b010 0x01 0x00 0x00 0x157000 0x01 0x00 0x00 0x157008 0x01 0x00 0x00 0x157010 0x01 0x00 0x00 0x135020 0x01 0x00 0x00 0x135028 0x01 0x00 0x00 0x135030 0x01 0x00 0x00 0x156000 0x01 0x00 0x00 0x156008 0x01 0x00 0x00 0x156010 0x01 0x00 0x00 0x15a000 0x01 0x00 0x00 0x15a008 0x01 0x00 0x00 0x15a010 0x01 0x00 0x00 0x190004 0x01 0x00 0x00 0x109008 0x01 0x00 0x00 0x190010 0x01 0x00 0x00 0x190020 0x01 0x00 0x00 0x190028 0x01 0x00 0x00 0x109010 0x01 0x00 0x00 0x109018 0x01 0x00 0x00 0x109018 0x01 0x00 0x00 0x109020 0x01 0x00 0x00 0x18d080 0x01 0x00 0x00 0x145014 0x01 0x00 0x00 0x14501c 0x01 0x00 0x00 0x183004 0x01 0x00 0x00 0x183008 0x01 0x00 0x00 0x183140 0x01 0x00 0x00 0x171158 0x02 0x00 0x00 0x109004 0x03 0x00 0x00 0x109160 0x01 0x00 0x00 0x109468 0x01 0x00 0x00 0x10f004 0x03 0x00 0x00 0x145000 0x03 0x00 0x00 0x16b004 0x03 0x00 0x00 0x18d004 0x03 0x00 0x00 0x177004 0x03 0x00 0x00 0x189004 0x03 0x00 0x00 0x153000 0x09 0x00 0x00 0x135000 0x09 0x00 0x00 0x106100 0x01 0x00 0x00 0x147004 0x01 0x00 0x00 0x17b000 0x01 0x00 0x00 0x17b004 0x01 0x00 0x00 0x17b008 0x01 0x00 0x00 0x17b00c 0x01 0x00 0x00 0x17b010 0x01 0x00 0x00 0x17b014 0x01 0x00 0x00 0x17b018 0x01 0x00 0x00 0x17b01c 0x01 0x00 0x00 0x17b020 0x01 0x00 0x00 0x17b024 0x01 0x00 0x00 0x17b028 0x01 0x00 0x00 0x17b02c 0x01 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17b040 0x01 0x00 0x00 0x17b044 0x01 0x00 0x00 0x17b048 0x01 0x00 0x00 0x17b04c 0x01 0x00 0x00 0x17b050 0x01 0x00 0x00 0x17b054 0x01 0x00 0x00 0x17b058 0x01 0x00 0x00 0x17b05c 0x01 0x00 0x00 0x17b060 0x01 0x00 0x00 0x17b064 0x01 0x00 0x00 0x17b068 0x01 0x00 0x00 0x17c000 0x01 0x00 0x00 0x17c004 0x01 0x00 0x00 0x17c008 0x01 0x00 0x00 0x17c00c 0x01 0x00 0x00 0x17c010 0x01 0x00 0x00 0x17c014 0x01 0x00 0x00 0x17c018 0x01 0x00 0x00 0x17c01c 0x01 0x00 0x00 0x17c020 0x01 0x00 0x00 0x17c024 0x01 0x00 0x00 0x17c028 0x01 0x00 0x00 0x17c02c 0x01 0x00 0x00 0x17c03c 0x01 0x00 0x00 0x17c040 0x01 0x00 0x00 0x17c044 0x01 0x00 0x00 0x17c048 0x01 0x00 0x00 0x17c04c 0x01 0x00 0x00 0x17c050 0x01 0x00 0x00 0x17c054 0x01 0x00 0x00 0x17c058 0x01 0x00 0x00 0x17c05c 0x01 0x00 0x00 0x17c060 0x01 0x00 0x00 0x17c064 0x01 0x00 0x00 0x17c068 0x01 0x00 0x00 0x153124 0x01 0x00 0x00 0x156124 0x01 0x00 0x00 0x1453a4 0x01 0x00 0x00 0x182884 0x01 0x00 0x00 0x145384 0x01 0x00 0x00 0xc2a0000 0x0f 0x00 0x00 0xc2a1000 0x0f 0x00 0x00 0x17101c 0x01 0x00 0x00 0x171020 0x01 0x00 0x00 0x14401c 0x01 0x00 0x00 0x144020 0x01 0x00 0x00 0x183010 0x01 0x00 0x00 0x183014 0x01 0x00 0x00 0x18a160 0x01 0x00 0x00 0x18a164 0x01 0x00 0x00 0x18a004 0x01 0x00 0x00 0x18a01c 0x01 0x00 0x00 0x18a020 0x01 0x00 0x00 0x18a024 0x01 0x00 0x00 0x19d004 0x01 0x00 0x00 0x19d008 0x01 0x00 0x00 0x196100 0x01 0x00 0x00 0x10003c 0x01 0x00 0x00 0x10103c 0x01 0x00 0x00 0x10203c 0x01 0x00 0x00 0x10303c 0x01 0x00 0x00 0x11303c 0x01 0x00 0x00 0x11a03c 0x01 0x00 0x00 0x11c03c 0x01 0x00 0x00 0x17403c 0x01 0x00 0x00 0x17603c 0x01 0x00 0x00 0x11e03c 0x01 0x00 0x00 0xbbf0004 0x0c 0x00 0x00 0xbbf0800 0x0c 0x00 0x00 0xbbf0004 0x0c 0x00 0x00 0xbbf0800 0x0c 0x00>;
			};

			link_list2 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x1510008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x151d010 0x01 0x00 0x00 0x151d014 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x09 0x00 0x00 0x00 0x1506010 0x01 0x00 0x00 0x1506014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x151d208 0x01 0x00 0x00 0x1507008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x151d210 0x01 0x00 0x00 0x151d214 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x02 0x00 0x00 0x00 0x1507010 0x01 0x00 0x00 0x1507014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x151d308 0x01 0x00 0x00 0x1509008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1509010 0x01 0x00 0x00 0x1509014 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x03 0x00 0x00 0x00 0x151d310 0x01 0x00 0x00 0x151d314 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1500000 0x01 0x00 0x00 0x1510000 0x01 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1510010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1510020 0x08 0x00 0x00 0x1511048 0x01 0x00 0x00 0x1501048 0x02 0x00 0x00 0x1501058 0x01 0x00 0x00 0x1501248 0x01 0x00 0x00 0x1511248 0x01 0x00 0x00 0x1501248 0x01 0x00 0x00 0x1511b00 0x01 0x00 0x00 0x151e100 0x01 0x00 0x00 0x150b100 0x01 0x00 0x00 0xec80004 0x01 0x00 0x00 0xec80058 0x01 0x00 0x00 0xec80060 0x08 0x00 0x00 0xec800a0 0x08 0x00 0x00 0xec800c0 0x10 0x00 0x00 0xec80100 0x10 0x00 0x00 0x634008 0x01 0x00 0x00 0x634f00 0x08 0x00 0x00 0x635560 0x01 0x00 0x00 0x635570 0x01 0x00 0x00 0x635580 0x01 0x00 0x00 0x635590 0x01 0x00 0x00 0x6355a0 0x04 0x00 0x00 0x635600 0x01 0x00 0x00 0x635610 0x01 0x00 0x00 0x636008 0x01 0x00 0x00 0x636f00 0x08 0x00 0x00 0x637560 0x01 0x00 0x00 0x637570 0x01 0x00 0x00 0x637580 0x01 0x00 0x00 0x637590 0x01 0x00 0x00 0x6375a0 0x04 0x00 0x00 0x637600 0x01 0x00 0x00 0x637610 0x01 0x00 0x00 0x18370220 0x02 0x00 0x00 0x183702a0 0x02 0x00 0x00 0x183704a0 0x0c 0x00 0x00 0x18370520 0x01 0x00 0x00 0x18370588 0x01 0x00 0x00 0x18370d10 0x0c 0x00 0x00 0x18370f90 0x0a 0x00 0x00 0x18371010 0x0a 0x00 0x00 0x18371a10 0x08 0x00 0x00 0x183784a0 0x0c 0x00 0x00 0x18378520 0x01 0x00 0x00 0x18378588 0x01 0x00 0x00 0x18378d10 0x08 0x00 0x00 0x18378f90 0x06 0x00 0x00 0x18379010 0x06 0x00 0x00 0x18379a10 0x04 0x00 0x00 0xa310220 0x03 0x00 0x00 0xa3102a0 0x03 0x00 0x00 0xa3104a0 0x06 0x00 0x00 0xa310520 0x01 0x00 0x00 0xa310588 0x01 0x00 0x00 0xa310d10 0x08 0x00 0x00 0xa310f90 0x06 0x00 0x00 0xa311010 0x06 0x00 0x00 0xa311a10 0x03 0x00 0x00 0x17a00104 0x1d 0x00 0x00 0x17a00204 0x1d 0x00 0x00 0x1741008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1741010 0x01 0x00 0x00 0x1741014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1740000 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174b048 0x01 0x00 0x00 0x174b100 0x08 0x00 0x00 0x90e0000 0x01 0x00 0x00 0x90e0008 0x01 0x00 0x00 0x90e0010 0x01 0x00 0x00 0x90e0020 0x08 0x00 0x00 0x90e0248 0x01 0x00 0x00 0x90e3100 0x01 0x00 0x00 0x90e4100 0x07 0x00 0x00 0x1750010 0x01 0x00 0x00 0x1750190 0x01 0x00 0x00 0x1751010 0x01 0x00 0x00 0x1752010 0x01 0x00 0x00 0x1754010 0x01 0x00 0x00 0x1755010 0x01 0x00 0x00 0x1756010 0x01 0x00 0x00 0x1758010 0x01 0x00 0x00 0x1758090 0x01 0x00 0x00 0x1759010 0x01 0x00 0x00 0x175a010 0x01 0x00 0x00 0x175c010 0x01 0x00 0x00 0x175d010 0x01 0x00 0x00 0x175e010 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb200010 0x04 0x00 0x00 0xb220010 0x04 0x00 0x00 0xb200900 0x04 0x00 0x00 0xb220900 0x04 0x00 0x00 0xb201030 0x01 0x00 0x00 0xb201204 0x01 0x00 0x00 0xb201218 0x01 0x00 0x00 0xb20122c 0x01 0x00 0x00 0xb201240 0x01 0x00 0x00 0xb201254 0x01 0x00 0x00 0xb201208 0x01 0x00 0x00 0xb20121c 0x01 0x00 0x00 0xb201230 0x01 0x00 0x00 0xb201244 0x01 0x00 0x00 0xb201258 0x01 0x00 0x00 0xb204510 0x01 0x00 0x00 0xb204514 0x01 0x00 0x00 0xb204520 0x01 0x00 0x00 0xb211024 0x01 0x00 0x00 0xb221024 0x01 0x00 0x00 0xb231024 0x01 0x00 0x00 0x18220010 0x01 0x00 0x00 0x18220030 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18220408 0x01 0x00 0x00 0x18230408 0x01 0x00 0x00 0x17e00434 0x01 0x00 0x00 0x17e0043c 0x02 0x00 0x00 0x17c00038 0x02 0x00 0x00 0x17c00438 0x01 0x00 0x00 0x17e0041c 0x01 0x00 0x00 0x17e00420 0x01 0x00 0x00 0x17e00404 0x01 0x00 0x00 0xc220000 0x02 0x00 0x00 0xc230000 0x06 0x00 0x00 0xc260008 0x01 0x00 0x00 0x18598014 0x01 0x00 0x00 0x4d8634 0x01 0x00 0x00 0x4d8834 0x01 0x00 0x00 0x418620 0x01 0x00 0x00 0x418820 0x01 0x00 0x00 0x9084208 0x01 0x00 0x00 0x9084204 0x01 0x00 0x00 0x9084108 0x01 0x00 0x00 0x90841c0 0x01 0x00 0x00 0x10c034 0x01 0x00 0x00 0x10c038 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x90841c0 0x01 0x00 0x01 0x10c034 0x01 0x00 0x01 0x10c038 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800fc 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084198 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x9085134 0x01 0x00 0x00 0x9085138 0x01 0x00 0x00 0x9084840 0x01 0x00 0x00 0x9084834 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x9238030 0x01 0x00 0x00 0x9238060 0x01 0x00 0x00 0x9238064 0x01 0x00 0x00 0x9238074 0x01 0x00 0x00 0x9238088 0x01 0x00 0x00 0x92380a0 0x01 0x00 0x00 0x92380b0 0x01 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x92b8030 0x01 0x00 0x00 0x92b8060 0x01 0x00 0x00 0x92b8064 0x01 0x00 0x00 0x92b8074 0x01 0x00 0x00 0x92b8088 0x01 0x00 0x00 0x92b80a0 0x01 0x00 0x00 0x92b80b0 0x01 0x00 0x00 0x92c8064 0x01 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x9273420 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c18 0x02 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f3420 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c18 0x02 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9130100 0x03 0x00 0x00 0x9170100 0x03 0x00 0x00 0x91dd100 0x04 0x00 0x00 0x91df100 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x9230010 0x01 0x00 0x00 0x9230020 0x01 0x00 0x00 0x9230030 0x01 0x00 0x00 0x9230040 0x01 0x00 0x00 0x92b0010 0x01 0x00 0x00 0x92b0020 0x01 0x00 0x00 0x92b0030 0x01 0x00 0x00 0x92b0040 0x01 0x00 0x00 0x9232050 0x01 0x00 0x00 0x923605c 0x02 0x00 0x00 0x92360a0 0x01 0x00 0x00 0x923a018 0x02 0x00 0x00 0x92b2050 0x01 0x00 0x00 0x92b605c 0x02 0x00 0x00 0x92b60a0 0x01 0x00 0x00 0x92ba018 0x02 0x00 0x00 0x9222404 0x02 0x00 0x00 0x9222410 0x01 0x00 0x00 0x9238004 0x01 0x00 0x00 0x9238014 0x01 0x00 0x00 0x923805c 0x01 0x00 0x00 0x923a014 0x01 0x00 0x00 0x92a2404 0x02 0x00 0x00 0x92a2410 0x01 0x00 0x00 0x92b8004 0x01 0x00 0x00 0x92b8014 0x01 0x00 0x00 0x92b805c 0x01 0x00 0x00 0x92ba014 0x01 0x00 0x01 0x6e0a00c 0x600007 0x01 0x01 0x6e0a01c 0x136800 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136810 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136820 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136830 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136840 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136850 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136860 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136870 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e9a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c0a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e8a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3eea0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a014 0x2000c 0x01 0x01 0x6e0a01c 0x368b0 0x01 0x01 0x6e0a01c 0xba8 0x01 0x01 0x6e0a01c 0x13b6a0 0x01 0x01 0x6e0a01c 0xf1e000 0x01 0x01 0x6e0a008 0x07 0x01 0x00 0x9067e00 0x7c 0x00 0x00 0x905000c 0x01 0x00 0x00 0x9050948 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050008 0x01 0x00>;
			};

			link_list3 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0xb2c4520 0x01 0x00 0x00 0xb2c1020 0x02 0x00 0x00 0xb2c1030 0x01 0x00 0x00 0xb2c1200 0x01 0x00 0x00 0xb2c1214 0x01 0x00 0x00 0xb2c1228 0x01 0x00 0x00 0xb2c123c 0x01 0x00 0x00 0xb2c1250 0x01 0x00 0x00 0xb2c1204 0x01 0x00 0x00 0xb2c1218 0x01 0x00 0x00 0xb2c122c 0x01 0x00 0x00 0xb2c1240 0x01 0x00 0x00 0xb2c1254 0x01 0x00 0x00 0xb2c1208 0x01 0x00 0x00 0xb2c121c 0x01 0x00 0x00 0xb2c1230 0x01 0x00 0x00 0xb2c1244 0x01 0x00 0x00 0xb2c1258 0x01 0x00 0x00 0xb2c4510 0x02 0x00 0x00 0xb2c0010 0x02 0x00 0x00 0xb2c0900 0x02 0x00 0x00 0x4082028 0x01 0x00 0x00 0x18a00c 0x01 0x00 0x00 0x4080044 0x01 0x00 0x00 0x4080304 0x01 0x00 0x00 0x41a802c 0x01 0x00 0x00 0x4200010 0x03 0x00 0x00 0x4200030 0x01 0x00 0x00 0x4200038 0x01 0x00 0x00 0x4200040 0x01 0x00 0x00 0x4200048 0x01 0x00 0x00 0x42000d0 0x01 0x00 0x00 0x4200210 0x01 0x00 0x00 0x4200230 0x01 0x00 0x00 0x4200250 0x01 0x00 0x00 0x4200270 0x01 0x00 0x00 0x4200290 0x01 0x00 0x00 0x42002b0 0x01 0x00 0x00 0x4200208 0x01 0x00 0x00 0x4200228 0x01 0x00 0x00 0x4200248 0x01 0x00 0x00 0x4200268 0x01 0x00 0x00 0x4200288 0x01 0x00 0x00 0x42002a8 0x01 0x00 0x00 0x420020c 0x01 0x00 0x00 0x420022c 0x01 0x00 0x00 0x420024c 0x01 0x00 0x00 0x420026c 0x01 0x00 0x00 0x420028c 0x01 0x00 0x00 0x42002ac 0x01 0x00 0x00 0x4200400 0x03 0x00 0x00 0x4200d04 0x01 0x00 0x00 0x4130010 0x03 0x00 0x00 0x4130210 0x01 0x00 0x00 0x4130230 0x01 0x00 0x00 0x4130250 0x01 0x00 0x00 0x4130270 0x01 0x00 0x00 0x4130290 0x01 0x00 0x00 0x41302b0 0x01 0x00 0x00 0x4130208 0x01 0x00 0x00 0x4130228 0x01 0x00 0x00 0x4130248 0x01 0x00 0x00 0x4130268 0x01 0x00 0x00 0x4130288 0x01 0x00 0x00 0x41302a8 0x01 0x00 0x00 0x413020c 0x01 0x00 0x00 0x413022c 0x01 0x00 0x00 0x413024c 0x01 0x00 0x00 0x413026c 0x01 0x00 0x00 0x413028c 0x01 0x00 0x00 0x41302ac 0x01 0x00 0x00 0x4130400 0x03 0x00 0x00 0xb254520 0x01 0x00 0x00 0xb251020 0x02 0x00 0x00 0xb251030 0x01 0x00 0x00 0xb251200 0x01 0x00 0x00 0xb251214 0x01 0x00 0x00 0xb251228 0x01 0x00 0x00 0xb25123c 0x01 0x00 0x00 0xb251250 0x01 0x00 0x00 0xb251204 0x01 0x00 0x00 0xb251218 0x01 0x00 0x00 0xb25122c 0x01 0x00 0x00 0xb251240 0x01 0x00 0x00 0xb251254 0x01 0x00 0x00 0xb251208 0x01 0x00 0x00 0xb25121c 0x01 0x00 0x00 0xb251230 0x01 0x00 0x00 0xb251244 0x01 0x00 0x00 0xb251258 0x01 0x00 0x00 0xb254510 0x02 0x00 0x00 0xb250010 0x02 0x00 0x00 0xb250900 0x02 0x00 0x00 0x3002028 0x01 0x00 0x00 0x3500010 0x03 0x00 0x00 0x3500030 0x01 0x00 0x00 0x3500038 0x01 0x00 0x00 0x3500040 0x01 0x00 0x00 0x3500048 0x01 0x00 0x00 0x35000d0 0x01 0x00 0x00 0x3500210 0x01 0x00 0x00 0x3500230 0x01 0x00 0x00 0x3500250 0x01 0x00 0x00 0x3500270 0x01 0x00 0x00 0x3500290 0x01 0x00 0x00 0x35002b0 0x01 0x00 0x00 0x3500208 0x01 0x00 0x00 0x3500228 0x01 0x00 0x00 0x3500248 0x01 0x00 0x00 0x3500268 0x01 0x00 0x00 0x3500288 0x01 0x00 0x00 0x35002a8 0x01 0x00 0x00 0x350020c 0x01 0x00 0x00 0x350022c 0x01 0x00 0x00 0x350024c 0x01 0x00 0x00 0x350026c 0x01 0x00 0x00 0x350028c 0x01 0x00 0x00 0x35002ac 0x01 0x00 0x00 0x3500400 0x03 0x00 0x00 0x3500d04 0x01 0x00 0x00 0x30b0010 0x03 0x00 0x00 0x30b0210 0x01 0x00 0x00 0x30b0230 0x01 0x00 0x00 0x30b0250 0x01 0x00 0x00 0x30b0270 0x01 0x00 0x00 0x30b0290 0x01 0x00 0x00 0x30b02b0 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30b0228 0x01 0x00 0x00 0x30b0248 0x01 0x00 0x00 0x30b0268 0x01 0x00 0x00 0x30b0288 0x01 0x00 0x00 0x30b02a8 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30b022c 0x01 0x00 0x00 0x30b024c 0x01 0x00 0x00 0x30b026c 0x01 0x00 0x00 0x30b028c 0x01 0x00 0x00 0x30b02ac 0x01 0x00 0x00 0x30b0400 0x03 0x00 0x00 0xb2b4520 0x01 0x00 0x00 0xb2b1020 0x02 0x00 0x00 0xb2b1030 0x01 0x00 0x00 0xb2b1200 0x01 0x00 0x00 0xb2b1214 0x01 0x00 0x00 0xb2b1228 0x01 0x00 0x00 0xb2b123c 0x01 0x00 0x00 0xb2b1250 0x01 0x00 0x00 0xb2b1204 0x01 0x00 0x00 0xb2b1218 0x01 0x00 0x00 0xb2b122c 0x01 0x00 0x00 0xb2b1240 0x01 0x00 0x00 0xb2b1254 0x01 0x00 0x00 0xb2b1208 0x01 0x00 0x00 0xb2b121c 0x01 0x00 0x00 0xb2b1230 0x01 0x00 0x00 0xb2b1244 0x01 0x00 0x00 0xb2b1258 0x01 0x00 0x00 0xb2b4510 0x02 0x00 0x00 0xb2b0010 0x01 0x00 0x00 0xb2b0900 0x01 0x00 0x00 0xa302028 0x01 0x00 0x00 0xa0a4010 0x03 0x00 0x00 0xa0a4030 0x01 0x00 0x00 0xa0a4038 0x01 0x00 0x00 0xa0a4040 0x02 0x00 0x00 0xa0a40d0 0x01 0x00 0x00 0xa0a4210 0x01 0x00 0x00 0xa0a4230 0x01 0x00 0x00 0xa0a4250 0x01 0x00 0x00 0xa0a4270 0x01 0x00 0x00 0xa0a4290 0x01 0x00 0x00 0xa0a42b0 0x01 0x00 0x00 0xa0a4208 0x01 0x00 0x00 0xa0a4228 0x01 0x00 0x00 0xa0a4248 0x01 0x00 0x00 0xa0a4268 0x01 0x00 0x00 0xa0a4288 0x01 0x00 0x00 0xa0a42a8 0x01 0x00 0x00 0xa0a420c 0x01 0x00 0x00 0xa0a422c 0x01 0x00 0x00 0xa0a424c 0x01 0x00 0x00 0xa0a426c 0x01 0x00 0x00 0xa0a428c 0x01 0x00 0x00 0xa0a42ac 0x01 0x00 0x00 0xa0a4400 0x02 0x00 0x00 0xa0a4d04 0x01 0x00 0x00 0xa3b0010 0x03 0x00 0x00 0xa3b0210 0x01 0x00 0x00 0xa3b0230 0x01 0x00 0x00 0xa3b0250 0x01 0x00 0x00 0xa3b0270 0x01 0x00 0x00 0xa3b0290 0x01 0x00 0x00 0xa3b02b0 0x01 0x00 0x00 0xa3b0208 0x01 0x00 0x00 0xa3b0228 0x01 0x00 0x00 0xa3b0248 0x01 0x00 0x00 0xa3b0268 0x01 0x00 0x00 0xa3b0288 0x01 0x00 0x00 0xa3b02a8 0x01 0x00 0x00 0xa3b020c 0x01 0x00 0x00 0xa3b022c 0x01 0x00 0x00 0xa3b024c 0x01 0x00 0x00 0xa3b026c 0x01 0x00 0x00 0xa3b028c 0x01 0x00 0x00 0xa3b02ac 0x01 0x00 0x00 0xa3b0400 0x03 0x00 0x00 0x3500d00 0x03 0x00 0x00 0x3500d10 0x04 0x00 0x00 0x3500fb0 0x04 0x00 0x00 0x3501250 0x04 0x00 0x00 0x35014f0 0x04 0x00 0x00 0x3501790 0x04 0x00 0x00 0x3501a30 0x04 0x00 0x00 0x3503d44 0x04 0x00 0x00 0x35000d0 0x03 0x00 0x00 0x3500100 0x01 0x00 0x00 0x3500d3c 0x01 0x00 0x00 0xa0a40d0 0x03 0x00 0x00 0xa0a4100 0x01 0x00 0x00 0xa0a4d3c 0x01 0x00 0x00 0xa0a7d44 0x04 0x00 0x00 0xa0a4d00 0x03 0x00 0x00 0x8a02028 0x01 0x00 0x00 0x8b00000 0x01 0x00 0x00 0x8b00004 0x01 0x00 0x00 0x8b00010 0x01 0x00 0x00 0x8b00014 0x01 0x00 0x00 0x8b00018 0x01 0x00 0x00 0x8b0001c 0x01 0x00 0x00 0x8b00020 0x01 0x00 0x00 0x8b00024 0x01 0x00 0x00 0x8b00028 0x01 0x00 0x00 0x8b0002c 0x01 0x00 0x00 0x8b00030 0x01 0x00 0x00 0x8b00034 0x01 0x00 0x00 0x8b00038 0x01 0x00 0x00 0x8b0003c 0x01 0x00 0x00 0x8b00040 0x01 0x00 0x00 0x8b00044 0x01 0x00 0x00 0x8b00048 0x01 0x00 0x00 0x8b000d0 0x01 0x00 0x00 0x8b000d8 0x01 0x00 0x00 0x8b00100 0x01 0x00 0x00 0x8b00104 0x01 0x00 0x00 0x8b00108 0x01 0x00 0x00 0x8b00200 0x01 0x00 0x00 0x8b00204 0x01 0x00 0x00 0x8b00224 0x01 0x00 0x00 0x8b00244 0x01 0x00 0x00 0x8b00264 0x01 0x00 0x00 0x8b00284 0x01 0x00 0x00 0x8b002a4 0x01 0x00 0x00 0x8b00208 0x01 0x00 0x00 0x8b00228 0x01 0x00 0x00 0x8b00248 0x01 0x00 0x00 0x8b00268 0x01 0x00 0x00 0x8b00288 0x01 0x00 0x00 0x8b002a8 0x01 0x00 0x00 0x8b0020c 0x01 0x00 0x00 0x8b0022c 0x01 0x00 0x00 0x8b0024c 0x01 0x00 0x00 0x8b0026c 0x01 0x00 0x00 0x8b0028c 0x01 0x00 0x00 0x8b002ac 0x01 0x00 0x00 0x8b00210 0x01 0x00 0x00 0x8b00230 0x01 0x00 0x00 0x8b00250 0x01 0x00 0x00 0x8b00270 0x01 0x00 0x00 0x8b00290 0x01 0x00 0x00 0x8b002b0 0x01 0x00 0x00 0x8b00400 0x01 0x00 0x00 0x8b00404 0x01 0x00 0x00 0x8b00408 0x01 0x00 0x00 0x8b00460 0x01 0x00 0x00 0x8b00464 0x01 0x00 0x00 0x8b004a0 0x01 0x00 0x00 0x8b004a4 0x01 0x00 0x00 0x8b004a8 0x01 0x00 0x00 0x8b004ac 0x01 0x00 0x00 0x8b004b0 0x01 0x00 0x00 0x8b004b4 0x01 0x00 0x00 0x8b004b8 0x01 0x00 0x00 0x8ab0000 0x01 0x00 0x00 0x8ab0004 0x01 0x00 0x00 0x8ab0010 0x01 0x00 0x00 0x8ab0014 0x01 0x00 0x00 0x8ab0018 0x01 0x00 0x00 0x8ab00d0 0x01 0x00 0x00 0x8ab00d8 0x01 0x00 0x00 0x8ab0100 0x01 0x00 0x00 0x8ab0104 0x01 0x00 0x00 0x8ab0108 0x01 0x00 0x00 0x8ab0200 0x01 0x00 0x00 0x8ab0204 0x01 0x00 0x00 0x8ab0224 0x01 0x00 0x00 0x8ab0244 0x01 0x00 0x00 0x8ab0264 0x01 0x00 0x00 0x8ab0284 0x01 0x00 0x00 0x8ab02a4 0x01 0x00 0x00 0x8ab0208 0x01 0x00 0x00 0x8ab0228 0x01 0x00 0x00 0x8ab0248 0x01 0x00 0x00 0x8ab0268 0x01 0x00 0x00 0x8ab0288 0x01 0x00 0x00 0x8ab02a8 0x01 0x00 0x00 0x8ab020c 0x01 0x00 0x00 0x8ab022c 0x01 0x00 0x00 0x8ab024c 0x01 0x00 0x00 0x8ab026c 0x01 0x00 0x00 0x8ab028c 0x01 0x00 0x00 0x8ab02ac 0x01 0x00 0x00 0x8ab0210 0x01 0x00 0x00 0x8ab0230 0x01 0x00 0x00 0x8ab0250 0x01 0x00 0x00 0x8ab0270 0x01 0x00 0x00 0x8ab0290 0x01 0x00 0x00 0x8ab02b0 0x01 0x00 0x00 0x8ab0400 0x01 0x00 0x00 0x8ab0404 0x01 0x00 0x00 0x8ab0408 0x01 0x00 0x00 0x8ab0460 0x01 0x00 0x00 0x8ab0464 0x01 0x00 0x00 0x8ab04a0 0x01 0x00 0x00 0x8ab04a4 0x01 0x00 0x00 0x8ab04a8 0x01 0x00 0x00 0x8ab04ac 0x01 0x00 0x00 0x8ab04b0 0x01 0x00 0x00 0x8ab04b4 0x01 0x00 0x00 0x8ab04b8 0x01 0x00 0x00 0xaa10504 0x01 0x00 0x00 0xaa10508 0x01 0x00 0x00 0xaa10510 0x01 0x00 0x00 0xaa10520 0x01 0x00 0x00 0xaa10524 0x01 0x00 0x00 0xaa10528 0x01 0x00 0x00 0xaa1052c 0x01 0x00 0x00 0xaa10530 0x01 0x00 0x00 0xaa10534 0x01 0x00 0x00 0xaa10538 0x01 0x00 0x00 0xaa1053c 0x01 0x00 0x00 0xaa10300 0x01 0x00 0x00 0xaa10010 0x01 0x00 0x00 0xaa10020 0x01 0x00>;
			};

			link_list@6 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x06>;
				qcom,link-list = <0x00 0x18000010 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000038 0x06 0x00 0x00 0x18010010 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010038 0x06 0x00 0x00 0x18020010 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020038 0x06 0x00 0x00 0x18030010 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030038 0x06 0x00 0x00 0x18040010 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040038 0x06 0x00 0x00 0x18050010 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050038 0x06 0x00 0x00 0x18060010 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060038 0x06 0x00 0x00 0x18070010 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070038 0x06 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080038 0x06 0x00 0x00 0x1808006c 0x05 0x00 0x00 0x18080084 0x01 0x00 0x00 0x180800f4 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x180800fc 0x01 0x00 0x00 0x18080100 0x0c 0x00 0x00 0x18080130 0x03 0x00 0x00 0x18080158 0x01 0x00 0x00 0x1808015c 0x01 0x00 0x00 0x18080160 0x01 0x00 0x00 0x18080164 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080170 0x01 0x00 0x00 0x18080174 0x01 0x00 0x00 0x18080188 0x01 0x00 0x00 0x1808018c 0x01 0x00 0x00 0x18080190 0x01 0x00 0x00 0x18080194 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x180801ac 0x01 0x00 0x00 0x180801b0 0x04 0x00 0x00 0x180801c0 0x01 0x00 0x00 0x180801c8 0x01 0x00 0x00 0x180801f0 0x01 0x00 0x00 0x18598020 0x01 0x00 0x00 0x1859001c 0x01 0x00 0x00 0x18590020 0x01 0x00 0x00 0x1859002c 0x01 0x00 0x00 0x18590064 0x01 0x00 0x00 0x18590068 0x01 0x00 0x00 0x1859006c 0x01 0x00 0x00 0x18590070 0x03 0x00 0x00 0x1859008c 0x01 0x00 0x00 0x185900dc 0x01 0x00 0x00 0x185900e8 0x01 0x00 0x00 0x185900ec 0x01 0x00 0x00 0x185900f0 0x01 0x00 0x00 0x18590300 0x01 0x00 0x00 0x1859030c 0x01 0x00 0x00 0x18590320 0x01 0x00 0x00 0x1859034c 0x01 0x00 0x00 0x185903bc 0x01 0x00 0x00 0x185903c0 0x01 0x00 0x00 0x1859101c 0x01 0x00 0x00 0x18591020 0x01 0x00 0x00 0x1859102c 0x01 0x00 0x00 0x18591064 0x01 0x00 0x00 0x18591068 0x01 0x00 0x00 0x1859106c 0x01 0x00 0x00 0x18591070 0x01 0x00 0x00 0x18591074 0x01 0x00 0x00 0x18591078 0x01 0x00 0x00 0x1859108c 0x01 0x00 0x00 0x185910dc 0x01 0x00 0x00 0x185910e8 0x01 0x00 0x00 0x185910ec 0x01 0x00 0x00 0x185910f0 0x01 0x00 0x00 0x18591300 0x01 0x00 0x00 0x1859130c 0x01 0x00 0x00 0x18591320 0x01 0x00 0x00 0x1859134c 0x01 0x00 0x00 0x185913bc 0x01 0x00 0x00 0x185913c0 0x01 0x00 0x00 0x1859201c 0x01 0x00 0x00 0x18592020 0x01 0x00 0x00 0x1859202c 0x01 0x00 0x00 0x18592064 0x01 0x00 0x00 0x18592068 0x01 0x00 0x00 0x1859206c 0x01 0x00 0x00 0x18592070 0x01 0x00 0x00 0x18592074 0x01 0x00 0x00 0x18592078 0x01 0x00 0x00 0x1859208c 0x01 0x00 0x00 0x185920dc 0x01 0x00 0x00 0x185920e8 0x01 0x00 0x00 0x185920ec 0x01 0x00 0x00 0x185920f0 0x01 0x00 0x00 0x18592300 0x01 0x00 0x00 0x1859230c 0x01 0x00 0x00 0x18592320 0x01 0x00 0x00 0x1859234c 0x01 0x00 0x00 0x185923bc 0x01 0x00 0x00 0x185923c0 0x01 0x00 0x00 0x1859301c 0x01 0x00 0x00 0x18593020 0x01 0x00 0x00 0x18593064 0x01 0x00 0x00 0x18593068 0x01 0x00 0x00 0x1859306c 0x01 0x00 0x00 0x18593070 0x01 0x00 0x00 0x18593074 0x01 0x00 0x00 0x18593078 0x01 0x00 0x00 0x1859308c 0x01 0x00 0x00 0x185930dc 0x01 0x00 0x00 0x185930e8 0x01 0x00 0x00 0x185930ec 0x01 0x00 0x00 0x185930f0 0x01 0x00 0x00 0x18593300 0x01 0x00 0x00 0x1859330c 0x01 0x00 0x00 0x18593320 0x01 0x00 0x00 0x1859302c 0x01 0x00 0x00 0x1859334c 0x01 0x00 0x00 0x185933bc 0x01 0x00 0x00 0x185933c0 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1830000c 0x01 0x00 0x00 0x18300018 0x01 0x00 0x00 0x17c21000 0x02 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18280000 0x02 0x00 0x00 0x18282000 0x02 0x00 0x00 0x18284000 0x02 0x00 0x00 0x18286000 0x02 0x00 0x00 0x18300000 0x01 0x00 0x00 0x18200400 0x03 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x610100 0x0b 0x00 0x00 0x18000058 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x18000060 0x01 0x00 0x00 0x18000064 0x01 0x00 0x00 0x1800006c 0x01 0x00 0x00 0x180000f0 0x02 0x00 0x00 0x18010058 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x18010060 0x01 0x00 0x00 0x18010064 0x01 0x00 0x00 0x1801006c 0x01 0x00 0x00 0x180100f0 0x02 0x00 0x00 0x18020058 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x18020060 0x01 0x00 0x00 0x18020064 0x01 0x00 0x00 0x1802006c 0x01 0x00 0x00 0x180200f0 0x02 0x00 0x00 0x18030058 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x18030060 0x01 0x00 0x00 0x18030064 0x01 0x00 0x00 0x1803006c 0x01 0x00 0x00 0x180300f0 0x02 0x00 0x00 0x18040058 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x18040060 0x01 0x00 0x00 0x18040064 0x01 0x00 0x00 0x1804006c 0x01 0x00 0x00 0x180400f0 0x02 0x00 0x00 0x18050058 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x18050060 0x01 0x00 0x00 0x18050064 0x01 0x00 0x00 0x1805006c 0x01 0x00 0x00 0x180500f0 0x02 0x00 0x00 0x18060058 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x18060060 0x01 0x00 0x00 0x18060064 0x01 0x00 0x00 0x1806006c 0x01 0x00 0x00 0x180600f0 0x02 0x00 0x00 0x18070058 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18070060 0x01 0x00 0x00 0x18070064 0x01 0x00 0x00 0x1807006c 0x01 0x00 0x00 0x180700f0 0x02 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x00 0x18296098 0x01 0x00 0x00 0x18296098 0x01 0x00 0x00 0x784184 0x01 0x00 0x00 0x9103008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91b0008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x91b0010 0x01 0x00 0x00 0x91b0014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91b1008 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x91b1010 0x01 0x00 0x00 0x91b1014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9101808 0x01 0x00 0x00 0x910180c 0x01 0x00 0x01 0x9101828 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9101810 0x01 0x00 0x00 0x9101814 0x01 0x00 0x00 0x9101818 0x01 0x00 0x00 0x910181c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9141808 0x01 0x00 0x00 0x914180c 0x01 0x00 0x01 0x9141828 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9141810 0x01 0x00 0x00 0x9141814 0x01 0x00 0x00 0x9141818 0x01 0x00 0x00 0x914181c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91a8008 0x01 0x00 0x00 0x91a800c 0x01 0x00 0x01 0x91a8028 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x91a8010 0x01 0x00 0x00 0x91a8014 0x01 0x00 0x00 0x91a8018 0x01 0x00 0x00 0x91a801c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x91a8808 0x01 0x00 0x00 0x91a880c 0x01 0x00 0x01 0x91a8828 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x91a8810 0x01 0x00 0x00 0x91a8814 0x01 0x00 0x00 0x91a8818 0x01 0x00 0x00 0x91a881c 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9100000 0x01 0x00 0x00 0x9100008 0x01 0x00 0x00 0x910000c 0x01 0x00 0x00 0x9140000 0x01 0x00 0x00 0x9140008 0x01 0x00 0x00 0x914000c 0x01 0x00 0x00 0x9180000 0x01 0x00 0x00 0x9180008 0x01 0x00 0x00 0x918000c 0x01 0x00 0x00 0x9180404 0x01 0x00 0x00 0x9180408 0x01 0x00 0x00 0x918040c 0x01 0x00 0x00 0x9181010 0x01 0x00 0x00 0x9181020 0x08 0x00 0x00 0x91e1048 0x01 0x00 0x00 0x9121010 0x01 0x00 0x00 0x9122010 0x01 0x00 0x00 0x9123010 0x01 0x00 0x00 0x9125010 0x01 0x00 0x00 0x9161010 0x01 0x00 0x00 0x9162010 0x01 0x00 0x00 0x9163010 0x01 0x00 0x00 0x9165010 0x01 0x00 0x00 0x91cf010 0x01 0x00 0x00 0x91d0010 0x01 0x00 0x00 0x91d1010 0x01 0x00 0x00 0x91d2010 0x01 0x00 0x00 0x91d3010 0x01 0x00 0x00 0x91d4010 0x01 0x00 0x00 0x91d5010 0x01 0x00 0x00 0x91d6010 0x01 0x00 0x00 0x91d7010 0x01 0x00 0x00 0x9101408 0x01 0x00 0x00 0x9141410 0x01 0x00 0x00 0x9100810 0x01 0x00 0x00 0x9140810 0x01 0x00 0x00 0x9100820 0x01 0x00 0x00 0x9140820 0x01 0x00 0x00 0x9100828 0x01 0x00 0x00 0x910082c 0x01 0x00 0x00 0x9140828 0x01 0x00 0x00 0x914082c 0x01 0x00 0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0xc410000 0x01 0x00 0x00 0xc40af04 0x01 0x00 0x00 0xc40af10 0x01 0x00 0x00 0xc40a000 0x01 0x00 0x00 0xc40a018 0x01 0x00 0x00 0xc40a028 0x01 0x00 0x00 0xc40a02c 0x01 0x00 0x00 0xc40a100 0x01 0x00 0x00 0xc2a22fc 0x01 0x00 0x00 0xc2a2300 0x01 0x00 0x00 0xc2a2304 0x01 0x00 0x00 0xc440200 0x01 0x00 0x00 0xc440204 0x01 0x00 0x00 0xc442200 0x01 0x00 0x00 0xc442204 0x01 0x00 0x00 0xc442208 0x01 0x00 0x00 0xc44220c 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x02 0x00 0x00 0x3d9106c 0x03 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91054 0x03 0x00 0x00 0x3d91060 0x02 0x00 0x00 0x3d91070 0x02 0x00 0x00 0x3d91080 0x03 0x00 0x00 0x3d91078 0x02 0x00 0x00 0x3d9108c 0x01 0x00 0x00 0x3d91090 0x01 0x00 0x00 0x3d91098 0x02 0x00 0x00 0x3d910a4 0x02 0x00 0x00 0x3d910f0 0x02 0x00 0x00 0x3d91100 0x01 0x00 0x00 0x3d91118 0x01 0x00 0x00 0x3d91164 0x02 0x00 0x00 0x3d91170 0x01 0x00 0x00 0x3d91178 0x01 0x00 0x00 0x3d91204 0x01 0x00 0x00 0x3d9120c 0x01 0x00 0x00 0x3d98024 0x01 0x00 0x00 0x3d9802c 0x01 0x00 0x00 0x3d98030 0x01 0x00 0x00 0x3d92000 0x02 0x00 0x00 0x3d93000 0x02 0x00 0x00 0x3d95000 0x02 0x00 0x00 0x3d96000 0x02 0x00 0x00 0x3d97000 0x02 0x00 0x00 0x119000 0x01 0x00 0x00 0x11903c 0x01 0x00 0x00 0x171004 0x02 0x00 0x00 0x17100c 0x01 0x00 0x00 0x171014 0x01 0x00 0x00 0x171018 0x01 0x00 0x00 0x171154 0x01 0x00 0x00 0x171158 0x01 0x00 0x00 0x17115c 0x01 0x00 0x00 0x17a04c 0x01 0x00 0x00 0x17b000 0x01 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17c000 0x01 0x00 0x00 0x17c03c 0x01 0x00 0x00 0x17d000 0x01 0x00 0x00 0x17d03c 0x01 0x00 0x00 0x17e000 0x01 0x00 0x00 0x17e03c 0x01 0x00 0x00 0x187000 0x01 0x00 0x00 0x18703c 0x01 0x00 0x00 0x3d91534 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d00410 0x02 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d7e220 0x02 0x00 0x00 0x1680000 0x01 0x00 0x00 0x1680008 0x01 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680248 0x01 0x00 0x00 0x1680b00 0x06 0x00 0x00 0x16e4008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e4010 0x01 0x00 0x00 0x16e4014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706208 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706210 0x01 0x00 0x00 0x1706214 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0000 0x01 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0008 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e5048 0x01 0x00 0x00 0x16e5248 0x01 0x00 0x00 0x16e5448 0x01 0x00 0x00 0x16e5100 0x05 0x00 0x00 0x16e5300 0x02 0x00 0x00 0x16e5500 0x02 0x00 0x00 0x1700000 0x01 0x00 0x00 0x1700008 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x170b100 0x05 0x00 0x00 0x170b048 0x01 0x00 0x00 0x100000 0x0f 0x00 0x00 0x101000 0x0f 0x00 0x00 0x176000 0x0f 0x00 0x00 0x174000 0x0f 0x00 0x00 0x113000 0x0f 0x00 0x00 0x11a000 0x0f 0x00 0x00 0x11c000 0x0f 0x00 0x00 0x11c048 0x03 0x00 0x00 0x11e000 0x0f 0x00 0x00 0x10401c 0x01 0x00 0x00 0x105074 0x01 0x00 0x00 0x183024 0x01 0x00 0x00 0x109050 0x01 0x00 0x00 0x123020 0x01 0x00 0x00 0x117024 0x01 0x00 0x00 0x117154 0x01 0x00 0x00 0x117284 0x01 0x00 0x00 0x1173b4 0x01 0x00 0x00 0x1174e4 0x01 0x00 0x00 0x117614 0x01 0x00 0x00 0x117744 0x01 0x00 0x00 0x117874 0x01 0x00 0x00 0x118024 0x01 0x00 0x00 0x118154 0x01 0x00 0x00 0x118284 0x01 0x00 0x00 0x1183b4 0x01 0x00 0x00 0x1184e4 0x01 0x00 0x00 0x118614 0x01 0x00 0x00 0x118744 0x01 0x00 0x00 0x118874 0x01 0x00 0x00 0x129020 0x01 0x00 0x00 0x11d020 0x01 0x00 0x00 0x134024 0x01 0x00 0x00 0x141024 0x01 0x00 0x00 0x14415c 0x01 0x00 0x00 0x14504c 0x01 0x00 0x00 0x18903c 0x01 0x00 0x00 0x151000 0x01 0x00 0x00 0x151008 0x01 0x00 0x00 0x151010 0x01 0x00 0x00 0x152000 0x01 0x00 0x00 0x152008 0x01 0x00 0x00 0x152010 0x01 0x00 0x00 0x153020 0x01 0x00 0x00 0x153028 0x01 0x00 0x00 0x153030 0x01 0x00 0x00 0x155000 0x01 0x00 0x00 0x155008 0x01 0x00 0x00 0x155010 0x01 0x00 0x00 0x15b000 0x01 0x00 0x00 0x15b008 0x01 0x00 0x00 0x15b010 0x01 0x00 0x00 0x157000 0x01 0x00 0x00 0x157008 0x01 0x00 0x00 0x157010 0x01 0x00 0x00 0x135020 0x01 0x00 0x00 0x135028 0x01 0x00 0x00 0x135030 0x01 0x00 0x00 0x156000 0x01 0x00 0x00 0x156008 0x01 0x00 0x00 0x156010 0x01 0x00 0x00 0x15a000 0x01 0x00 0x00 0x15a008 0x01 0x00 0x00 0x15a010 0x01 0x00 0x00 0x190004 0x01 0x00 0x00 0x109008 0x01 0x00 0x00 0x190010 0x01 0x00 0x00 0x190020 0x01 0x00 0x00 0x190028 0x01 0x00 0x00 0x109010 0x01 0x00 0x00 0x109018 0x01 0x00 0x00 0x109018 0x01 0x00 0x00 0x109020 0x01 0x00 0x00 0x18d080 0x01 0x00 0x00 0x145014 0x01 0x00 0x00 0x14501c 0x01 0x00 0x00 0x183004 0x01 0x00 0x00 0x183008 0x01 0x00 0x00 0x183140 0x01 0x00 0x00 0x171158 0x02 0x00 0x00 0x109004 0x03 0x00 0x00 0x109160 0x01 0x00 0x00 0x109468 0x01 0x00 0x00 0x10f004 0x03 0x00 0x00 0x145000 0x03 0x00 0x00 0x16b004 0x03 0x00 0x00 0x18d004 0x03 0x00 0x00 0x177004 0x03 0x00 0x00 0x189004 0x03 0x00 0x00 0x153000 0x09 0x00 0x00 0x135000 0x09 0x00 0x00 0x106100 0x01 0x00 0x00 0x147004 0x01 0x00 0x00 0x17b000 0x01 0x00 0x00 0x17b004 0x01 0x00 0x00 0x17b008 0x01 0x00 0x00 0x17b00c 0x01 0x00 0x00 0x17b010 0x01 0x00 0x00 0x17b014 0x01 0x00 0x00 0x17b018 0x01 0x00 0x00 0x17b01c 0x01 0x00 0x00 0x17b020 0x01 0x00 0x00 0x17b024 0x01 0x00 0x00 0x17b028 0x01 0x00 0x00 0x17b02c 0x01 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17b040 0x01 0x00 0x00 0x17b044 0x01 0x00 0x00 0x17b048 0x01 0x00 0x00 0x17b04c 0x01 0x00 0x00 0x17b050 0x01 0x00 0x00 0x17b054 0x01 0x00 0x00 0x17b058 0x01 0x00 0x00 0x17b05c 0x01 0x00 0x00 0x17b060 0x01 0x00 0x00 0x17b064 0x01 0x00 0x00 0x17b068 0x01 0x00 0x00 0x17c000 0x01 0x00 0x00 0x17c004 0x01 0x00 0x00 0x17c008 0x01 0x00 0x00 0x17c00c 0x01 0x00 0x00 0x17c010 0x01 0x00 0x00 0x17c014 0x01 0x00 0x00 0x17c018 0x01 0x00 0x00 0x17c01c 0x01 0x00 0x00 0x17c020 0x01 0x00 0x00 0x17c024 0x01 0x00 0x00 0x17c028 0x01 0x00 0x00 0x17c02c 0x01 0x00 0x00 0x17c03c 0x01 0x00 0x00 0x17c040 0x01 0x00 0x00 0x17c044 0x01 0x00 0x00 0x17c048 0x01 0x00 0x00 0x17c04c 0x01 0x00 0x00 0x17c050 0x01 0x00 0x00 0x17c054 0x01 0x00 0x00 0x17c058 0x01 0x00 0x00 0x17c05c 0x01 0x00 0x00 0x17c060 0x01 0x00 0x00 0x17c064 0x01 0x00 0x00 0x17c068 0x01 0x00 0x00 0x153124 0x01 0x00 0x00 0x156124 0x01 0x00 0x00 0x1453a4 0x01 0x00 0x00 0x182884 0x01 0x00 0x00 0x145384 0x01 0x00 0x00 0xc2a0000 0x0f 0x00 0x00 0xc2a1000 0x0f 0x00 0x00 0x17101c 0x01 0x00 0x00 0x171020 0x01 0x00 0x00 0x14401c 0x01 0x00 0x00 0x144020 0x01 0x00 0x00 0x183010 0x01 0x00 0x00 0x183014 0x01 0x00 0x00 0x18a160 0x01 0x00 0x00 0x18a164 0x01 0x00 0x00 0x18a004 0x01 0x00 0x00 0x18a01c 0x01 0x00 0x00 0x18a020 0x01 0x00 0x00 0x18a024 0x01 0x00 0x00 0x19d004 0x01 0x00 0x00 0x19d008 0x01 0x00 0x00 0x196100 0x01 0x00 0x00 0x10003c 0x01 0x00 0x00 0x10103c 0x01 0x00 0x00 0x10203c 0x01 0x00 0x00 0x10303c 0x01 0x00 0x00 0x11303c 0x01 0x00 0x00 0x11a03c 0x01 0x00 0x00 0x11c03c 0x01 0x00 0x00 0x17403c 0x01 0x00 0x00 0x17603c 0x01 0x00 0x00 0x11e03c 0x01 0x00 0x00 0xbbf0004 0x0c 0x00 0x00 0xbbf0800 0x0c 0x00 0x00 0xbbf0004 0x0c 0x00 0x00 0xbbf0800 0x0c 0x00>;
			};

			link_list@4 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x04>;
				qcom,link-list = <0x00 0x1510008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x151d010 0x01 0x00 0x00 0x151d014 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x09 0x00 0x00 0x00 0x1506010 0x01 0x00 0x00 0x1506014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x151d208 0x01 0x00 0x00 0x1507008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x151d210 0x01 0x00 0x00 0x151d214 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x02 0x00 0x00 0x00 0x1507010 0x01 0x00 0x00 0x1507014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x151d308 0x01 0x00 0x00 0x1509008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1509010 0x01 0x00 0x00 0x1509014 0x01 0x00 0x02 0x01 0x00 0x00 0x02 0x03 0x00 0x00 0x00 0x151d310 0x01 0x00 0x00 0x151d314 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1500000 0x01 0x00 0x00 0x1510000 0x01 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1510010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1510020 0x08 0x00 0x00 0x1511048 0x01 0x00 0x00 0x1501048 0x02 0x00 0x00 0x1501058 0x01 0x00 0x00 0x1501248 0x01 0x00 0x00 0x1511248 0x01 0x00 0x00 0x1501248 0x01 0x00 0x00 0x1511b00 0x01 0x00 0x00 0x151e100 0x01 0x00 0x00 0x150b100 0x01 0x00 0x00 0xec80004 0x01 0x00 0x00 0xec80058 0x01 0x00 0x00 0xec80060 0x08 0x00 0x00 0xec800a0 0x08 0x00 0x00 0xec800c0 0x10 0x00 0x00 0xec80100 0x10 0x00 0x00 0x634008 0x01 0x00 0x00 0x634f00 0x08 0x00 0x00 0x635560 0x01 0x00 0x00 0x635570 0x01 0x00 0x00 0x635580 0x01 0x00 0x00 0x635590 0x01 0x00 0x00 0x6355a0 0x04 0x00 0x00 0x635600 0x01 0x00 0x00 0x635610 0x01 0x00 0x00 0x636008 0x01 0x00 0x00 0x636f00 0x08 0x00 0x00 0x637560 0x01 0x00 0x00 0x637570 0x01 0x00 0x00 0x637580 0x01 0x00 0x00 0x637590 0x01 0x00 0x00 0x6375a0 0x04 0x00 0x00 0x637600 0x01 0x00 0x00 0x637610 0x01 0x00 0x00 0x18370220 0x02 0x00 0x00 0x183702a0 0x02 0x00 0x00 0x183704a0 0x0c 0x00 0x00 0x18370520 0x01 0x00 0x00 0x18370588 0x01 0x00 0x00 0x18370d10 0x0c 0x00 0x00 0x18370f90 0x0a 0x00 0x00 0x18371010 0x0a 0x00 0x00 0x18371a10 0x08 0x00 0x00 0x183784a0 0x0c 0x00 0x00 0x18378520 0x01 0x00 0x00 0x18378588 0x01 0x00 0x00 0x18378d10 0x08 0x00 0x00 0x18378f90 0x06 0x00 0x00 0x18379010 0x06 0x00 0x00 0x18379a10 0x04 0x00 0x00 0xa310220 0x03 0x00 0x00 0xa3102a0 0x03 0x00 0x00 0xa3104a0 0x06 0x00 0x00 0xa310520 0x01 0x00 0x00 0xa310588 0x01 0x00 0x00 0xa310d10 0x08 0x00 0x00 0xa310f90 0x06 0x00 0x00 0xa311010 0x06 0x00 0x00 0xa311a10 0x03 0x00 0x00 0x17a00104 0x1d 0x00 0x00 0x17a00204 0x1d 0x00 0x00 0x1741008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1741010 0x01 0x00 0x00 0x1741014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1740000 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174b048 0x01 0x00 0x00 0x174b100 0x08 0x00 0x00 0x90e0000 0x01 0x00 0x00 0x90e0008 0x01 0x00 0x00 0x90e0010 0x01 0x00 0x00 0x90e0020 0x08 0x00 0x00 0x90e0248 0x01 0x00 0x00 0x90e3100 0x01 0x00 0x00 0x90e4100 0x07 0x00 0x00 0x1750010 0x01 0x00 0x00 0x1750190 0x01 0x00 0x00 0x1751010 0x01 0x00 0x00 0x1752010 0x01 0x00 0x00 0x1754010 0x01 0x00 0x00 0x1755010 0x01 0x00 0x00 0x1756010 0x01 0x00 0x00 0x1758010 0x01 0x00 0x00 0x1758090 0x01 0x00 0x00 0x1759010 0x01 0x00 0x00 0x175a010 0x01 0x00 0x00 0x175c010 0x01 0x00 0x00 0x175d010 0x01 0x00 0x00 0x175e010 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb200010 0x04 0x00 0x00 0xb220010 0x04 0x00 0x00 0xb200900 0x04 0x00 0x00 0xb220900 0x04 0x00 0x00 0xb201030 0x01 0x00 0x00 0xb201204 0x01 0x00 0x00 0xb201218 0x01 0x00 0x00 0xb20122c 0x01 0x00 0x00 0xb201240 0x01 0x00 0x00 0xb201254 0x01 0x00 0x00 0xb201208 0x01 0x00 0x00 0xb20121c 0x01 0x00 0x00 0xb201230 0x01 0x00 0x00 0xb201244 0x01 0x00 0x00 0xb201258 0x01 0x00 0x00 0xb204510 0x01 0x00 0x00 0xb204514 0x01 0x00 0x00 0xb204520 0x01 0x00 0x00 0xb211024 0x01 0x00 0x00 0xb221024 0x01 0x00 0x00 0xb231024 0x01 0x00 0x00 0x18220010 0x01 0x00 0x00 0x18220030 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18220408 0x01 0x00 0x00 0x18230408 0x01 0x00 0x00 0x17e00434 0x01 0x00 0x00 0x17e0043c 0x02 0x00 0x00 0x17c00038 0x02 0x00 0x00 0x17c00438 0x01 0x00 0x00 0x17e0041c 0x01 0x00 0x00 0x17e00420 0x01 0x00 0x00 0x17e00404 0x01 0x00 0x00 0xc220000 0x02 0x00 0x00 0xc230000 0x06 0x00 0x00 0xc260008 0x01 0x00 0x00 0x18598014 0x01 0x00 0x00 0x4d8634 0x01 0x00 0x00 0x4d8834 0x01 0x00 0x00 0x418620 0x01 0x00 0x00 0x418820 0x01 0x00 0x00 0x9084208 0x01 0x00 0x00 0x9084204 0x01 0x00 0x00 0x9084108 0x01 0x00 0x00 0x90841c0 0x01 0x00 0x00 0x10c034 0x01 0x00 0x00 0x10c038 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x90841c0 0x01 0x00 0x01 0x10c034 0x01 0x00 0x01 0x10c038 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800fc 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084198 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x9085134 0x01 0x00 0x00 0x9085138 0x01 0x00 0x00 0x9084840 0x01 0x00 0x00 0x9084834 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x9238030 0x01 0x00 0x00 0x9238060 0x01 0x00 0x00 0x9238064 0x01 0x00 0x00 0x9238074 0x01 0x00 0x00 0x9238088 0x01 0x00 0x00 0x92380a0 0x01 0x00 0x00 0x92380b0 0x01 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x92b8030 0x01 0x00 0x00 0x92b8060 0x01 0x00 0x00 0x92b8064 0x01 0x00 0x00 0x92b8074 0x01 0x00 0x00 0x92b8088 0x01 0x00 0x00 0x92b80a0 0x01 0x00 0x00 0x92b80b0 0x01 0x00 0x00 0x92c8064 0x01 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x9273420 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c18 0x02 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f3420 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c18 0x02 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9130100 0x03 0x00 0x00 0x9170100 0x03 0x00 0x00 0x91dd100 0x04 0x00 0x00 0x91df100 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x9230010 0x01 0x00 0x00 0x9230020 0x01 0x00 0x00 0x9230030 0x01 0x00 0x00 0x9230040 0x01 0x00 0x00 0x92b0010 0x01 0x00 0x00 0x92b0020 0x01 0x00 0x00 0x92b0030 0x01 0x00 0x00 0x92b0040 0x01 0x00 0x00 0x9232050 0x01 0x00 0x00 0x923605c 0x02 0x00 0x00 0x92360a0 0x01 0x00 0x00 0x923a018 0x02 0x00 0x00 0x92b2050 0x01 0x00 0x00 0x92b605c 0x02 0x00 0x00 0x92b60a0 0x01 0x00 0x00 0x92ba018 0x02 0x00 0x00 0x9222404 0x02 0x00 0x00 0x9222410 0x01 0x00 0x00 0x9238004 0x01 0x00 0x00 0x9238014 0x01 0x00 0x00 0x923805c 0x01 0x00 0x00 0x923a014 0x01 0x00 0x00 0x92a2404 0x02 0x00 0x00 0x92a2410 0x01 0x00 0x00 0x92b8004 0x01 0x00 0x00 0x92b8014 0x01 0x00 0x00 0x92b805c 0x01 0x00 0x00 0x92ba014 0x01 0x00 0x00 0x905000c 0x01 0x00 0x00 0x9050948 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050008 0x01 0x00 0x00 0x9084878 0x01 0x00 0x00 0x9050950 0x01 0x00 0x00 0x90c2884 0x01 0x00>;
			};

			link_list@3 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0x03>;
				qcom,link-list = <0x00 0xb2c4520 0x01 0x00 0x00 0xb2c1020 0x02 0x00 0x00 0xb2c1030 0x01 0x00 0x00 0xb2c1200 0x01 0x00 0x00 0xb2c1214 0x01 0x00 0x00 0xb2c1228 0x01 0x00 0x00 0xb2c123c 0x01 0x00 0x00 0xb2c1250 0x01 0x00 0x00 0xb2c1204 0x01 0x00 0x00 0xb2c1218 0x01 0x00 0x00 0xb2c122c 0x01 0x00 0x00 0xb2c1240 0x01 0x00 0x00 0xb2c1254 0x01 0x00 0x00 0xb2c1208 0x01 0x00 0x00 0xb2c121c 0x01 0x00 0x00 0xb2c1230 0x01 0x00 0x00 0xb2c1244 0x01 0x00 0x00 0xb2c1258 0x01 0x00 0x00 0xb2c4510 0x02 0x00 0x00 0xb2c0010 0x02 0x00 0x00 0xb2c0900 0x02 0x00 0x00 0x4082028 0x01 0x00 0x00 0x18a00c 0x01 0x00 0x00 0x4080044 0x01 0x00 0x00 0x4080304 0x01 0x00 0x00 0x41a802c 0x01 0x00 0x00 0x4200010 0x03 0x00 0x00 0x4200030 0x01 0x00 0x00 0x4200038 0x01 0x00 0x00 0x4200040 0x01 0x00 0x00 0x4200048 0x01 0x00 0x00 0x42000d0 0x01 0x00 0x00 0x4200210 0x01 0x00 0x00 0x4200230 0x01 0x00 0x00 0x4200250 0x01 0x00 0x00 0x4200270 0x01 0x00 0x00 0x4200290 0x01 0x00 0x00 0x42002b0 0x01 0x00 0x00 0x4200208 0x01 0x00 0x00 0x4200228 0x01 0x00 0x00 0x4200248 0x01 0x00 0x00 0x4200268 0x01 0x00 0x00 0x4200288 0x01 0x00 0x00 0x42002a8 0x01 0x00 0x00 0x420020c 0x01 0x00 0x00 0x420022c 0x01 0x00 0x00 0x420024c 0x01 0x00 0x00 0x420026c 0x01 0x00 0x00 0x420028c 0x01 0x00 0x00 0x42002ac 0x01 0x00 0x00 0x4200400 0x03 0x00 0x00 0x4200d04 0x01 0x00 0x00 0x4130010 0x03 0x00 0x00 0x4130210 0x01 0x00 0x00 0x4130230 0x01 0x00 0x00 0x4130250 0x01 0x00 0x00 0x4130270 0x01 0x00 0x00 0x4130290 0x01 0x00 0x00 0x41302b0 0x01 0x00 0x00 0x4130208 0x01 0x00 0x00 0x4130228 0x01 0x00 0x00 0x4130248 0x01 0x00 0x00 0x4130268 0x01 0x00 0x00 0x4130288 0x01 0x00 0x00 0x41302a8 0x01 0x00 0x00 0x413020c 0x01 0x00 0x00 0x413022c 0x01 0x00 0x00 0x413024c 0x01 0x00 0x00 0x413026c 0x01 0x00 0x00 0x413028c 0x01 0x00 0x00 0x41302ac 0x01 0x00 0x00 0x4130400 0x03 0x00 0x00 0xb254520 0x01 0x00 0x00 0xb251020 0x02 0x00 0x00 0xb251030 0x01 0x00 0x00 0xb251200 0x01 0x00 0x00 0xb251214 0x01 0x00 0x00 0xb251228 0x01 0x00 0x00 0xb25123c 0x01 0x00 0x00 0xb251250 0x01 0x00 0x00 0xb251204 0x01 0x00 0x00 0xb251218 0x01 0x00 0x00 0xb25122c 0x01 0x00 0x00 0xb251240 0x01 0x00 0x00 0xb251254 0x01 0x00 0x00 0xb251208 0x01 0x00 0x00 0xb25121c 0x01 0x00 0x00 0xb251230 0x01 0x00 0x00 0xb251244 0x01 0x00 0x00 0xb251258 0x01 0x00 0x00 0xb254510 0x02 0x00 0x00 0xb250010 0x02 0x00 0x00 0xb250900 0x02 0x00 0x00 0x3002028 0x01 0x00 0x00 0x3500010 0x03 0x00 0x00 0x3500030 0x01 0x00 0x00 0x3500038 0x01 0x00 0x00 0x3500040 0x01 0x00 0x00 0x3500048 0x01 0x00 0x00 0x35000d0 0x01 0x00 0x00 0x3500210 0x01 0x00 0x00 0x3500230 0x01 0x00 0x00 0x3500250 0x01 0x00 0x00 0x3500270 0x01 0x00 0x00 0x3500290 0x01 0x00 0x00 0x35002b0 0x01 0x00 0x00 0x3500208 0x01 0x00 0x00 0x3500228 0x01 0x00 0x00 0x3500248 0x01 0x00 0x00 0x3500268 0x01 0x00 0x00 0x3500288 0x01 0x00 0x00 0x35002a8 0x01 0x00 0x00 0x350020c 0x01 0x00 0x00 0x350022c 0x01 0x00 0x00 0x350024c 0x01 0x00 0x00 0x350026c 0x01 0x00 0x00 0x350028c 0x01 0x00 0x00 0x35002ac 0x01 0x00 0x00 0x3500400 0x03 0x00 0x00 0x3500d04 0x01 0x00 0x00 0x30b0010 0x03 0x00 0x00 0x30b0210 0x01 0x00 0x00 0x30b0230 0x01 0x00 0x00 0x30b0250 0x01 0x00 0x00 0x30b0270 0x01 0x00 0x00 0x30b0290 0x01 0x00 0x00 0x30b02b0 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30b0228 0x01 0x00 0x00 0x30b0248 0x01 0x00 0x00 0x30b0268 0x01 0x00 0x00 0x30b0288 0x01 0x00 0x00 0x30b02a8 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30b022c 0x01 0x00 0x00 0x30b024c 0x01 0x00 0x00 0x30b026c 0x01 0x00 0x00 0x30b028c 0x01 0x00 0x00 0x30b02ac 0x01 0x00 0x00 0x30b0400 0x03 0x00 0x00 0xb2b4520 0x01 0x00 0x00 0xb2b1020 0x02 0x00 0x00 0xb2b1030 0x01 0x00 0x00 0xb2b1200 0x01 0x00 0x00 0xb2b1214 0x01 0x00 0x00 0xb2b1228 0x01 0x00 0x00 0xb2b123c 0x01 0x00 0x00 0xb2b1250 0x01 0x00 0x00 0xb2b1204 0x01 0x00 0x00 0xb2b1218 0x01 0x00 0x00 0xb2b122c 0x01 0x00 0x00 0xb2b1240 0x01 0x00 0x00 0xb2b1254 0x01 0x00 0x00 0xb2b1208 0x01 0x00 0x00 0xb2b121c 0x01 0x00 0x00 0xb2b1230 0x01 0x00 0x00 0xb2b1244 0x01 0x00 0x00 0xb2b1258 0x01 0x00 0x00 0xb2b4510 0x02 0x00 0x00 0xb2b0010 0x01 0x00 0x00 0xb2b0900 0x01 0x00 0x00 0xa302028 0x01 0x00 0x00 0xa0a4010 0x03 0x00 0x00 0xa0a4030 0x01 0x00 0x00 0xa0a4038 0x01 0x00 0x00 0xa0a4040 0x02 0x00 0x00 0xa0a40d0 0x01 0x00 0x00 0xa0a4210 0x01 0x00 0x00 0xa0a4230 0x01 0x00 0x00 0xa0a4250 0x01 0x00 0x00 0xa0a4270 0x01 0x00 0x00 0xa0a4290 0x01 0x00 0x00 0xa0a42b0 0x01 0x00 0x00 0xa0a4208 0x01 0x00 0x00 0xa0a4228 0x01 0x00 0x00 0xa0a4248 0x01 0x00 0x00 0xa0a4268 0x01 0x00 0x00 0xa0a4288 0x01 0x00 0x00 0xa0a42a8 0x01 0x00 0x00 0xa0a420c 0x01 0x00 0x00 0xa0a422c 0x01 0x00 0x00 0xa0a424c 0x01 0x00 0x00 0xa0a426c 0x01 0x00 0x00 0xa0a428c 0x01 0x00 0x00 0xa0a42ac 0x01 0x00 0x00 0xa0a4400 0x02 0x00 0x00 0xa0a4d04 0x01 0x00 0x00 0xa3b0010 0x03 0x00 0x00 0xa3b0210 0x01 0x00 0x00 0xa3b0230 0x01 0x00 0x00 0xa3b0250 0x01 0x00 0x00 0xa3b0270 0x01 0x00 0x00 0xa3b0290 0x01 0x00 0x00 0xa3b02b0 0x01 0x00 0x00 0xa3b0208 0x01 0x00 0x00 0xa3b0228 0x01 0x00 0x00 0xa3b0248 0x01 0x00 0x00 0xa3b0268 0x01 0x00 0x00 0xa3b0288 0x01 0x00 0x00 0xa3b02a8 0x01 0x00 0x00 0xa3b020c 0x01 0x00 0x00 0xa3b022c 0x01 0x00 0x00 0xa3b024c 0x01 0x00 0x00 0xa3b026c 0x01 0x00 0x00 0xa3b028c 0x01 0x00 0x00 0xa3b02ac 0x01 0x00 0x00 0xa3b0400 0x03 0x00 0x00 0x3500d00 0x03 0x00 0x00 0x3500d10 0x04 0x00 0x00 0x3500fb0 0x04 0x00 0x00 0x3501250 0x04 0x00 0x00 0x35014f0 0x04 0x00 0x00 0x3501790 0x04 0x00 0x00 0x3501a30 0x04 0x00 0x00 0x3503d44 0x04 0x00 0x00 0x35000d0 0x03 0x00 0x00 0x3500100 0x01 0x00 0x00 0x3500d3c 0x01 0x00 0x00 0xa0a40d0 0x03 0x00 0x00 0xa0a4100 0x01 0x00 0x00 0xa0a4d3c 0x01 0x00 0x00 0xa0a7d44 0x04 0x00 0x00 0xa0a4d00 0x03 0x00 0x00 0x8a02028 0x01 0x00 0x00 0x8b00000 0x01 0x00 0x00 0x8b00004 0x01 0x00 0x00 0x8b00010 0x01 0x00 0x00 0x8b00014 0x01 0x00 0x00 0x8b00018 0x01 0x00 0x00 0x8b0001c 0x01 0x00 0x00 0x8b00020 0x01 0x00 0x00 0x8b00024 0x01 0x00 0x00 0x8b00028 0x01 0x00 0x00 0x8b0002c 0x01 0x00 0x00 0x8b00030 0x01 0x00 0x00 0x8b00034 0x01 0x00 0x00 0x8b00038 0x01 0x00 0x00 0x8b0003c 0x01 0x00 0x00 0x8b00040 0x01 0x00 0x00 0x8b00044 0x01 0x00 0x00 0x8b00048 0x01 0x00 0x00 0x8b000d0 0x01 0x00 0x00 0x8b000d8 0x01 0x00 0x00 0x8b00100 0x01 0x00 0x00 0x8b00104 0x01 0x00 0x00 0x8b00108 0x01 0x00 0x00 0x8b00200 0x01 0x00 0x00 0x8b00204 0x01 0x00 0x00 0x8b00224 0x01 0x00 0x00 0x8b00244 0x01 0x00 0x00 0x8b00264 0x01 0x00 0x00 0x8b00284 0x01 0x00 0x00 0x8b002a4 0x01 0x00 0x00 0x8b00208 0x01 0x00 0x00 0x8b00228 0x01 0x00 0x00 0x8b00248 0x01 0x00 0x00 0x8b00268 0x01 0x00 0x00 0x8b00288 0x01 0x00 0x00 0x8b002a8 0x01 0x00 0x00 0x8b0020c 0x01 0x00 0x00 0x8b0022c 0x01 0x00 0x00 0x8b0024c 0x01 0x00 0x00 0x8b0026c 0x01 0x00 0x00 0x8b0028c 0x01 0x00 0x00 0x8b002ac 0x01 0x00 0x00 0x8b00210 0x01 0x00 0x00 0x8b00230 0x01 0x00 0x00 0x8b00250 0x01 0x00 0x00 0x8b00270 0x01 0x00 0x00 0x8b00290 0x01 0x00 0x00 0x8b002b0 0x01 0x00 0x00 0x8b00400 0x01 0x00 0x00 0x8b00404 0x01 0x00 0x00 0x8b00408 0x01 0x00 0x00 0x8b00460 0x01 0x00 0x00 0x8b00464 0x01 0x00 0x00 0x8b004a0 0x01 0x00 0x00 0x8b004a4 0x01 0x00 0x00 0x8b004a8 0x01 0x00 0x00 0x8b004ac 0x01 0x00 0x00 0x8b004b0 0x01 0x00 0x00 0x8b004b4 0x01 0x00 0x00 0x8b004b8 0x01 0x00 0x00 0x8ab0000 0x01 0x00 0x00 0x8ab0004 0x01 0x00 0x00 0x8ab0010 0x01 0x00 0x00 0x8ab0014 0x01 0x00 0x00 0x8ab0018 0x01 0x00 0x00 0x8ab00d0 0x01 0x00 0x00 0x8ab00d8 0x01 0x00 0x00 0x8ab0100 0x01 0x00 0x00 0x8ab0104 0x01 0x00 0x00 0x8ab0108 0x01 0x00 0x00 0x8ab0200 0x01 0x00 0x00 0x8ab0204 0x01 0x00 0x00 0x8ab0224 0x01 0x00 0x00 0x8ab0244 0x01 0x00 0x00 0x8ab0264 0x01 0x00 0x00 0x8ab0284 0x01 0x00 0x00 0x8ab02a4 0x01 0x00 0x00 0x8ab0208 0x01 0x00 0x00 0x8ab0228 0x01 0x00 0x00 0x8ab0248 0x01 0x00 0x00 0x8ab0268 0x01 0x00 0x00 0x8ab0288 0x01 0x00 0x00 0x8ab02a8 0x01 0x00 0x00 0x8ab020c 0x01 0x00 0x00 0x8ab022c 0x01 0x00 0x00 0x8ab024c 0x01 0x00 0x00 0x8ab026c 0x01 0x00 0x00 0x8ab028c 0x01 0x00 0x00 0x8ab02ac 0x01 0x00 0x00 0x8ab0210 0x01 0x00 0x00 0x8ab0230 0x01 0x00 0x00 0x8ab0250 0x01 0x00 0x00 0x8ab0270 0x01 0x00 0x00 0x8ab0290 0x01 0x00 0x00 0x8ab02b0 0x01 0x00 0x00 0x8ab0400 0x01 0x00 0x00 0x8ab0404 0x01 0x00 0x00 0x8ab0408 0x01 0x00 0x00 0x8ab0460 0x01 0x00 0x00 0x8ab0464 0x01 0x00 0x00 0x8ab04a0 0x01 0x00 0x00 0x8ab04a4 0x01 0x00 0x00 0x8ab04a8 0x01 0x00 0x00 0x8ab04ac 0x01 0x00 0x00 0x8ab04b0 0x01 0x00 0x00 0x8ab04b4 0x01 0x00 0x00 0x8ab04b8 0x01 0x00 0x00 0xaa10504 0x01 0x00 0x00 0xaa10508 0x01 0x00 0x00 0xaa10510 0x01 0x00 0x00 0xaa10520 0x01 0x00 0x00 0xaa10524 0x01 0x00 0x00 0xaa10528 0x01 0x00 0x00 0xaa1052c 0x01 0x00 0x00 0xaa10530 0x01 0x00 0x00 0xaa10534 0x01 0x00 0x00 0xaa10538 0x01 0x00 0x00 0xaa1053c 0x01 0x00 0x00 0xaa10300 0x01 0x00 0x00 0xaa10010 0x01 0x00 0x00 0xaa10020 0x01 0x00>;
			};
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x2bd>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x2be>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x2bf>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x2c0>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x2c1>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x2c2>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x2c3>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x2c4>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x19>;
			phandle = <0x2c5>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x22>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0x1ab>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				memory-region = <0x23>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
			};

			qcom,client_4 {
				compatible = "qcom,memshare-peripheral";
				memory-region = <0x5c6>;
				qcom,peripheral-size = <0x2000000>;
				qcom,reserved-size = <0x4000000>;
				qcom,client-id = <0x03>;
				qcom,allocate-boot-time;
				label = "modem";
			};
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x2c6>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x25>;
			};

			pcie-0-pipe-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x1a0>;
			};

			pcie-1-pipe-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_1_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x1a8>;
			};

			usb3-phy-wrapper-gcc-usb30-pipe-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x26>;
			};
		};

		qcom,aopcc {
			compatible = "qcom,aop-qmp-clk";
			mboxes = <0x02 0x00>;
			mbox-names = "qdss_clk";
			#clock-cells = <0x01>;
			qcom,clk-stop-bimc-log;
			phandle = <0x21>;
		};

		clock-controller@100000 {
			compatible = "qcom,yupik-gcc\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x24>;
			clocks = <0x1e 0x00 0x25 0x26>;
			clock-names = "bi_tcxo\0sleep_clk\0usb3_phy_wrapper_gcc_usb30_pipe_clk";
			protected-clocks = <0x07 0x08 0x13 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x75 0x0b 0x11 0x8e 0x8f 0x90 0x91 0x92 0x93 0x99 0x9a 0x9b 0x9c 0x9d 0xa7 0xa8 0xa9>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x28>;
			qcom,critical-devices = <0x480>;
		};

		clock-controller@ad00000 {
			compatible = "qcom,yupik-camcc\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x27>;
			vdd_cx-supply = <0x24>;
			clocks = <0x1e 0x00 0x1e 0x01 0x25 0x28 0x0c>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0cfg_ahb";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x29>;
		};

		clock-controller@af00000 {
			compatible = "qcom,yupik-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x24>;
			clocks = <0x1e 0x00 0x28 0x15 0x28 0x14>;
			clock-names = "bi_tcxo\0gcc_disp_gpll0_clk\0cfg_ahb";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2a>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,yupik-gpucc\0syscon";
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x24>;
			vdd_mx-supply = <0x27>;
			clocks = <0x1e 0x00 0x28 0x20 0x28 0x21 0x28 0x1f>;
			clock-names = "bi_tcxo\0gcc_gpu_gpll0_clk_src\0gcc_gpu_gpll0_div_clk_src\0cfg_ahb";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2b>;
		};

		clock-controller@aaf0000 {
			compatible = "qcom,yupik-videocc\0syscon";
			reg = <0xaaf0000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x24>;
			clocks = <0x1e 0x00 0x1e 0x01 0x25 0x28 0x9e>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0cfg_ahb";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2c>;
		};

		syscon@182a0000 {
			compatible = "syscon";
			reg = <0x182a0000 0x1c>;
			phandle = <0x2d>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			reg = <0x90ba000 0x54>;
			phandle = <0x2e>;
		};

		debug-clock-controller@0 {
			compatible = "qcom,yupik-debugcc";
			qcom,gcc = <0x28>;
			qcom,camcc = <0x29>;
			qcom,dispcc = <0x2a>;
			qcom,gpucc = <0x2b>;
			qcom,videocc = <0x2c>;
			qcom,apsscc = <0x2d>;
			qcom,mccc = <0x2e>;
			clocks = <0x1e 0x00>;
			clock-names = "xo_clk_src";
			#clock-cells = <0x01>;
			phandle = <0x2c7>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2";
			clocks = <0x1e 0x00 0x28 0x00>;
			clock-names = "xo\0alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			qcom,sdpm-cx-mx-1 = <0x636f08 0x04>;
			qcom,sdpm-cx-mx-2 = <0x636f0c 0x04>;
			#freq-domain-cells = <0x02>;
			phandle = <0x06>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x66>;
				};

				cpu1-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x6a>;
				};

				cpu2-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x6e>;
				};

				cpu3-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x72>;
				};

				cpu4-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x76>;
				};

				cpu5-isolate {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x7d>;
				};

				cpu6-isolate {
					qcom,cpu = <0x18>;
					#cooling-cells = <0x02>;
					phandle = <0x83>;
				};

				cpu7-isolate {
					qcom,cpu = <0x19>;
					#cooling-cells = <0x02>;
					phandle = <0x89>;
				};
			};

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu0-hotplug {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x68>;
				};

				cpu1-hotplug {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x6c>;
				};

				cpu2-hotplug {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x70>;
				};

				cpu3-hotplug {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x74>;
				};

				cpu4-hotplug {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x79>;
				};

				cpu5-hotplug {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x7f>;
				};

				cpu6-hotplug {
					qcom,cpu = <0x18>;
					#cooling-cells = <0x02>;
					phandle = <0x85>;
				};

				cpu7-hotplug {
					qcom,cpu = <0x19>;
					#cooling-cells = <0x02>;
					phandle = <0x8b>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens_vref_0p8-supply = <0x2f>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens_vref_1p8-supply = <0x30>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
			};

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				qcom,apc1-cluster {
					qcom,cpus = <0x16 0x19>;
					#cooling-cells = <0x02>;
					phandle = <0x77>;
				};
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			reg = <0x18591000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x06 0x00 0x06 0x01 0x06 0x02>;
		};

		qcom,venus@aab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0x31>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x2c 0x05 0x2c 0x09>;
			clock-names = "core\0ahb";
			qcom,proxy-clock-names = "core\0ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x09>;
			interconnect-names = "pil-venus";
			interconnects = <0x32 0x1e 0x20 0x200>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x33>;
		};

		hwkm@10c0000 {
			compatible = "qcom,hwkm";
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			reg-names = "km_master\0ice_slave";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0x1e 0x18>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x2c8>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe00>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x1e 0x00 0x28 0x78 0x28 0x7e>;
			resets = <0x34 0x00>;
			status = "ok";
			phandle = <0x40>;
			compatible = "qcom,ufs-phy-qmp-v4-yupik";
			vdda-phy-supply = <0x59>;
			vdda-pll-supply = <0x58>;
			vdda-phy-max-microamp = <0x17cdc>;
			vdda-pll-max-microamp = <0x47e0>;
		};

		qcom,wcn6750 {
			compatible = "qcom,wcn6750";
			reg = <0x17a10040 0x00 0xb0000000 0x10000 0xb2e5510 0x5c0>;
			reg-names = "msi_addr\0smmu_iova_ipa\0tcs_cmd";
			iommus = <0x1a 0x1c00 0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			qcom,wlan-msa-fixed-region = <0x35>;
			qcom,cmd_db_name = "smpb7";
			cnss-daemon-support;
			dma-coherent;
			qcom,fw-prefix;
			vdd-cx-mx-supply = <0x36>;
			qcom,vdd-cx-mx-config = <0xc92c0 0x111700 0x00 0x00 0x01>;
			vdd-1.8-xo-supply = <0x37>;
			qcom,vdd-1.8-xo-config = <0x1c9080 0x1f20c0 0x00 0x00 0x00>;
			vdd-1.3-rfa-supply = <0x38>;
			qcom,vdd-1.3-rfa-config = <0x132a40 0x16e360 0x00 0x00 0x00>;
			qcom,smem-states = <0x39 0x00>;
			qcom,smem-state-names = "wlan-smp2p-out";
			phandle = <0x2c9>;

			qcom,icnss_cdev1 {
				#cooling-cells = <0x02>;
				phandle = <0x2ca>;
			};

			qcom,icnss_cdev2 {
				#cooling-cells = <0x02>;
				phandle = <0x2cb>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x3a 0x00 0x00 0x3a 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		bt_wcn6750 {
			compatible = "qcom,wcn6750-bt";
			pinctrl-names = "default";
			pinctrl-0 = <0x3b>;
			qcom,bt-reset-gpio = <0x3c 0x55 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x3c 0x56 0x00>;
			qcom,wl-reset-gpio = <0x3c 0x54 0x00>;
			qcom,bt-vdd-io-supply = <0x3d>;
			qcom,bt-vdd-aon-supply = <0x36>;
			qcom,bt-vdd-dig-supply = <0x36>;
			qcom,bt-vdd-rfacmn-supply = <0x36>;
			qcom,bt-vdd-rfa-0p8-supply = <0x36>;
			qcom,bt-vdd-rfa1-supply = <0x37>;
			qcom,bt-vdd-rfa2-supply = <0x38>;
			qcom,bt-vdd-ipa-2p2-supply = <0x3e>;
			qcom,bt-vdd-asd-supply = <0x3f>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1e8480 0x00 0x01>;
			qcom,bt-vdd-aon-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfacmn-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa-0p8-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1c9080 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x132a40 0x16e360 0x00 0x01>;
			qcom,bt-vdd-ipa-2p2-config = <0x2191c0 0x21b8d0 0x00 0x01>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x3613c0 0x00 0x01>;
			phandle = <0x2cc>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x40>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x28 0x7a 0x28 0x09 0x28 0x79 0x28 0x86 0x28 0x7c 0x1e 0x00 0x28 0x84 0x28 0x80 0x28 0x82>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x41 0x32 0x20 0x200 0x1c 0x02 0x1d 0x22d>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x200000 0x00 0x19000 0x00 0x400000 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x400000 0x00 0x32000 0x00 0x800000 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x200000 0x00 0x19000 0x00 0x400000 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x400000 0x00 0x32000 0x64000 0x800000 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			reset-gpios = <0x3c 0xaf 0x01>;
			resets = <0x28 0x09>;
			reset-names = "rst";
			iommus = <0x1a 0x80 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			rpm-level = <0x03>;
			spm-level = <0x03>;
			status = "ok";
			phandle = <0x34>;
			vdd-hba-supply = <0x33e>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x2ee>;
			vcc-voltage-level = <0x263540 0x2d0b40>;
			vcc-low-voltage-sup;
			vcc-max-microamp = "\0\f5";
			vccq-supply = <0x2f0>;
			vccq-max-microamp = <0xdbba0>;
			vccq-min-microamp = <0x2710>;
			qcom,vddp-ref-clk-supply = <0x2f0>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			sec,wb-enable;
			sec,wb-up-threshold-block = <0xc00>;
			sec,wb-up-threshold-rqs = <0x1e>;
			sec,wb-down-threshold-block = <0x600>;
			sec,wb-down-threshold-rqs = <0x19>;
			sec,wb-disable-threshold-lt = <0x07>;
			sec,wb-on-delay-ms = <0x5c>;
			sec,wb-off-delay-ms = <0x1194>;

			qos0 {
				mask = <0xf0>;
				vote = <0x41>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x3b>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x07 0x08>;
			phandle = <0x2cd>;
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x00 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		cache-controller@9200000 {
			compatible = "qcom,yupik-llcc\0qcom,llcc-v2";
			reg = <0x9200000 0xd0000 0x9600000 0x50000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			cap-based-alloc-and-pwr-collapse;
			clocks = <0x21 0x00>;
			clock-names = "qdss_clk";
		};

		interconnect {
			compatible = "qcom,yupik-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x2ce>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x1000>;
			compatible = "qcom,yupik-cnoc2";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x1d>;
		};

		interconnect@1502000 {
			reg = <0x1502000 0x1000>;
			compatible = "qcom,yupik-cnoc3";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x1ba>;
		};

		interconnect@1580000 {
			reg = <0x1580000 0x04>;
			compatible = "qcom,yupik-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x42 0x43>;
			phandle = <0x20>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x15480>;
			compatible = "qcom,yupik-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x2cf>;
		};

		interconnect@16e0000 {
			compatible = "qcom,yupik-aggre1_noc";
			reg = <0x16e0000 0x1c080>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			clocks = <0x28 0x09 0x28 0x0a>;
			phandle = <0x41>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x2b080>;
			compatible = "qcom,yupik-aggre2_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			clocks = <0x1e 0x16>;
			phandle = <0x1f>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x1e080>;
			compatible = "qcom,yupik-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x42 0x43>;
			phandle = <0x32>;
		};

		interconnect@3c40000 {
			reg = <0x3c40000 0xf080>;
			compatible = "qcom,yupik-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x1bf>;
		};

		interconnect@90e0000 {
			reg = <0x90e0000 0x5080>;
			compatible = "qcom,yupik-dc_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0x2d0>;
		};

		interconnect@9100000 {
			reg = <0x9100000 0xe2200>;
			compatible = "qcom,yupik-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x42 0x43>;
			phandle = <0x1c>;
		};

		interconnect@a0c0000 {
			reg = <0xa0c0000 0x10000>;
			compatible = "qcom,yupik-nsp_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x42>;
			phandle = <0xc1>;
		};

		l3_cpu@18590000 {
			reg = <0x18590000 0x4000>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			#interconnect-cells = <0x01>;
			clock-names = "xo\0alternate";
			clocks = <0x1e 0x00 0x28 0x00>;
			phandle = <0x48>;
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x2d1>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x44>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1066 {
				opp-hz = <0x00 0x3f89>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x46>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
				opp-supported-hw = <0x180>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x00 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
				opp-supported-hw = <0x80>;
			};

			opp-2736 {
				opp-hz = <0x00 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-3196 {
				opp-hz = <0x00 0x2f9f>;
				opp-supported-hw = <0x100>;
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4a>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};

			opp-2 {
				opp-hz = <0x00 0x02>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x1c 0x02 0x1c 0x23d>;
			qcom,active-only;
			operating-points-v2 = <0x44>;
			phandle = <0x45>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x45>;
			qcom,count-unit = <0x10000>;
			phandle = <0x2d2>;
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "bw_hwmon";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x47>;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x9091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x47>;
			qcom,count-unit = <0x10000>;
			phandle = <0x2d3>;
		};

		qcom,snoop-l3-bw {
			compatible = "qcom,devfreq-icc-l3bw";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			qcom,bus-width = <0x20>;
			governor = "bw_hwmon";
			interconnects = <0x48 0x00 0x48 0x09>;
			phandle = <0x49>;
		};

		qcom,snoop-l3-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xe2 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x49>;
			qcom,count-unit = <0x10000>;
			phandle = <0x2d4>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x1c 0x02 0x1c 0x23d>;
			qcom,active-only;
			operating-points-v2 = <0x44>;
			phandle = <0x4b>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x1c 0x02 0x1c 0x23d>;
			qcom,active-only;
			operating-points-v2 = <0x44>;
			phandle = <0x4e>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x4c>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x4f>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x4d>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x50>;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x1c 0x02 0x1c 0x23d>;
			qcom,active-only;
			operating-points-v2 = <0x44>;
			phandle = <0x51>;
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x20 0x03 0x20 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x52>;
		};

		qcom,cpu7-cpu-l3-latfloor {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "compute";
			interconnects = <0x48 0x00 0x48 0x09>;
			phandle = <0x53>;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0x4a>;
			mboxes = <0x02 0x00>;
			phandle = <0x54>;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0x4a>;
			mboxes = <0x02 0x00>;
			phandle = <0x55>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19>;
			phandle = <0x2d5>;

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,target-dev = <0x4b>;
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x119400 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
				phandle = <0x2d6>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x4c>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x2d7>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0xe5b00 0x6b8 0x119400 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0xe5b00 0x6b8 0x119400 0x826 0x172500 0xb71 0x1b8a00 0x172b>;
				};
			};

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x4d>;
				qcom,core-dev-table = <0x119400 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
				phandle = <0x2d8>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,target-dev = <0x4e>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0xa8c00 0x11e1 0xe5b00 0x1bc6 0x12c000 0x23c3 0x193200 0x300a 0x249f00 0x379c 0x294f00 0x3f89>;
				phandle = <0x2d9>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x4f>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x2da>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0xa8c00 0x6b8 0xe5b00 0x826 0x12c000 0xf27 0x193200 0x172b 0x245400 0x1973 0x294f00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0xa8c00 0x6b8 0xe5b00 0x826 0x12c000 0xb71 0x193200 0x172b 0x1d0100 0x1973 0x245400 0x1f2c 0x294f00 0x2f9f>;
				};
			};

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,target-dev = <0x50>;
				qcom,cpulist = <0x16 0x17 0x18>;
				phandle = <0x2db>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0xa8c00 0x6b8 0x12c000 0x826 0x172500 0xb71 0x193200 0xf27 0x1d0100 0x172b 0x249f00 0x1973 0x294f00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0xa8c00 0x6b8 0x12c000 0x826 0x172500 0xb71 0x193200 0x172b 0x1d0100 0x1973 0x249f00 0x1f2c 0x294f00 0x2f9f>;
				};
			};

			qcom,cpu4-llcc-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,target-dev = <0x51>;
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,core-dev-table = <0x1d0100 0x8f0 0x294f00 0x23c3>;
				phandle = <0x2dc>;
			};

			qcom,cpu7-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,target-dev = <0x52>;
				qcom,cpulist = <0x19>;
				phandle = <0x2dd>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x245400 0x6b8 0x294f00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x245400 0x6b8 0x294f00 0x2f9f>;
				};
			};

			qcom,cpu7-l3-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x53>;
				qcom,core-dev-table = <0x1f0e00 0x11e1a300 0x294f00 0x5a688800>;
				phandle = <0x2de>;
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16 0x17 0x18 0x19>;
				qcom,target-dev = <0x54>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x493e0 0x01 0x2dc6c0 0x02>;
				phandle = <0x2df>;
			};

			qcom,cpu7-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x19>;
				qcom,target-dev = <0x55>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1f0e00 0x01 0x294f00 0x02>;
				phandle = <0x2e0>;
			};
		};

		qcom,rimps@17C00000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "qcom,rimps";
			reg = <0x17c00000 0x10 0x18590000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			phandle = <0x56>;
		};

		qcom,cpu0_grp {
			compatible = "qcom,rimps-memlat-cpugrp";
			qcom,cpulist = <0x12 0x13 0x14 0x15>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0x185098e0 0x320>;
			reg-names = "pmu-base";
			phandle = <0x2e1>;

			qcom,cpu0-rimps-l3-latmon {
				compatible = "qcom,rimps-memlat-mon-l3";
				qcom,cpulist = <0x12 0x13 0x14 0x15>;
				qcom,cachemiss-ev = <0x17>;
				reg = <0x18590100 0xa0 0x18590340 0x04>;
				reg-names = "ftbl-base\0perf-base";
				qcom,core-dev-table = <0x493e0 0x11e1a300 0xa8c00 0x21301800 0xc4e00 0x26e8f000 0xe5b00 0x2dc6c000 0x119400 0x325aa000 0x143700 0x3f83c400 0x172500 0x46f41000 0x193200 0x4dd1e000 0x1b8a00 0x5a688800>;
				phandle = <0x2e2>;
			};
		};

		qcom,cpu4_grp {
			compatible = "qcom,rimps-memlat-cpugrp";
			qcom,cpulist = <0x16 0x17 0x18>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0x185098e0 0x320>;
			reg-names = "pmu-base";
			phandle = <0x2e3>;

			qcom,cpu4-rimps-l3-latmon {
				compatible = "qcom,rimps-memlat-mon-l3";
				qcom,cpulist = <0x16 0x17 0x18>;
				qcom,cachemiss-ev = <0x17>;
				qcom,wb-ev = <0x18>;
				qcom,access-ev = <0x2b>;
				reg = <0x18590100 0xa0 0x18590340 0x04>;
				reg-names = "ftbl-base\0perf-base";
				qcom,core-dev-table = <0xe5b00 0x21301800 0x12c000 0x2dc6c000 0x193200 0x46f41000 0x1d0100 0x538ab800 0x249f00 0x5a688800>;
				phandle = <0x2e4>;
			};
		};

		qcom,cpu7_grp {
			compatible = "qcom,rimps-memlat-cpugrp";
			qcom,cpulist = <0x19>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0x185098e0 0x320>;
			reg-names = "pmu-base";
			phandle = <0x2e5>;

			qcom,cpu7-rimps-l3-latmon {
				compatible = "qcom,rimps-memlat-mon-l3";
				qcom,cpulist = <0x19>;
				qcom,cachemiss-ev = <0x17>;
				qcom,wb-ev = <0x18>;
				qcom,access-ev = <0x2b>;
				reg = <0x18590100 0xa0 0x18590340 0x04>;
				reg-names = "ftbl-base\0perf-base";
				qcom,core-dev-table = <0x101d00 0x21301800 0x143700 0x2dc6c000 0x1af400 0x46f41000 0x21b100 0x538ab800 0x294f00 0x5a688800>;
				phandle = <0x2e6>;
			};
		};

		qcom,scmi {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "arm,scmi";
			mboxes = <0x56 0x00>;
			mbox-names = "tx";
			shmem = <0x57>;
			phandle = <0x2e7>;

			protocol@80 {
				reg = <0x80>;
				#clock-cells = <0x01>;
				phandle = <0x2e8>;
			};

			protocol@81 {
				reg = <0x81>;
				#clock-cells = <0x01>;
				phandle = <0x2e9>;
			};
		};

		qcom,rimps_log@18509C00 {
			compatible = "qcom,rimps-log";
			reg = <0x18509c00 0x200 0x18509e00 0x200>;
			mboxes = <0x56 0x01>;
			phandle = <0x2ea>;
		};

		rsc@18200000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x00>;
			phandle = <0x2eb>;

			system_pm {
				compatible = "qcom,system-pm";
			};

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x42>;
			};

			qcom,rpmhclk {
				compatible = "qcom,yupik-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x1e>;
			};

			rpmh-regulator-smpb1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb1";

				regulator-pm7325-s1 {
					regulator-name = "pm7325_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1c5200>;
					regulator-max-microvolt = <0x1f20c0>;
					qcom,init-voltage = <0x1c9080>;
					phandle = <0x37>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm7325-s2-level {
					regulator-name = "pm7325_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2ec>;
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				regulator-pm7325-s7 {
					regulator-name = "pm7325_s7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x829d8>;
					regulator-max-microvolt = <0x111700>;
					qcom,init-voltage = <0xed4e0>;
					phandle = <0x36>;
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,supported-modes = <0x01 0x03>;
				qcom,mode-threshold-currents = <0x00 0x30d40>;

				regulator-pm7325-s8 {
					regulator-name = "pm7325_s8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x16e360>;
					qcom,init-voltage = <0x1368c0>;
					qcom,init-mode = <0x01>;
					phandle = <0x38>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l1 {
					regulator-name = "pm7325_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xc96a8>;
					regulator-max-microvolt = <0xe1d48>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x198>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l2 {
					regulator-name = "pm7325_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					phandle = <0x1b0>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l3 {
					regulator-name = "pm7325_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0xde2b0>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ed>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm7325-l4-level {
					regulator-name = "pm7325_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbc>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm7325-l5-level {
					regulator-name = "pm7325_l5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbb>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x58>;

				regulator-pm7325-l6 {
					regulator-name = "pm7325_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x116520>;
					regulator-max-microvolt = <0x1339e0>;
					qcom,init-voltage = <0x124f80>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x209e>;
					qcom,init-mode = <0x04>;
					phandle = <0x58>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l7 {
					regulator-name = "pm7325_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x249f00>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2d0b40>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ee>;
				};
			};

			rpmh-regulator-ldob8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l8 {
					regulator-name = "pm7325_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd4670>;
					regulator-max-microvolt = <0xecd10>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ef>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l9 {
					regulator-name = "pm7325_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f0>;
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l11 {
					regulator-name = "pm7325_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x16f300>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f1>;
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l12 {
					regulator-name = "pm7325_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb7598>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xb7598>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f2>;
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l13 {
					regulator-name = "pm7325_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x81650>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0x81650>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f3>;
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l14 {
					regulator-name = "pm7325_l14";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x107ac0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f4>;
				};
			};

			rpmh-regulator-ldob15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l15 {
					regulator-name = "pm7325_l15";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xbac48>;
					regulator-max-microvolt = <0xf9060>;
					qcom,init-voltage = <0xbac48>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f5>;
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l16 {
					regulator-name = "pm7325_l16";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f6>;
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l17 {
					regulator-name = "pm7325_l17";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f7>;
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l18 {
					regulator-name = "pm7325_l18";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2f8>;
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l19 {
					regulator-name = "pm7325_l19";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x3d>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x216ab0>;
					regulator-max-microvolt = <0x21b8d0>;
					qcom,init-voltage = <0x216ab0>;
					phandle = <0x3e>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x24>;

				regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x24>;
				};

				regulator-pm8350c-s2-level-ao {
					regulator-name = "pm8350c_s2_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2f9>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s5-level {
					regulator-name = "pm8350c_s5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xb7>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350c-s7-level {
					regulator-name = "pm8350c_s7_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xcf>;
				};
			};

			rpmh-regulator-smpc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc9";

				regulator-pm8350c-s9 {
					regulator-name = "pm8350c_s9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xf6950>;
					regulator-max-microvolt = <0x11da50>;
					qcom,init-voltage = <0x108a60>;
					phandle = <0x2fa>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x27>;

				regulator-pm8350c-s10-level {
					regulator-name = "pm8350c_s10_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x27>;
				};

				regulator-pm8350c-s10-level-ao {
					regulator-name = "pm8350c_s10_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2fb>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = "\02K";
					phandle = <0x2fc>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x1af>;
				};

				regulator-pm8350c-l1-ao {
					regulator-name = "pm8350c_l1_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x30>;
				};

				regulator-pm8350c-l1-so {
					regulator-name = "pm8350c_l1_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
					phandle = <0x2fd>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2fe>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l3 {
					regulator-name = "VDD_BTP_3P3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x325aa0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ff>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x300>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x301>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,init-mode = <0x04>;
					phandle = <0x302>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x303>;
					regulator-boot-on;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l8 {
					regulator-name = "panel_vddi";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x304>;
					regulator-boot-on;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,init-mode = <0x04>;
					phandle = <0x305>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x59>;

				regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x100590>;
					qcom,init-voltage = <0xd6d80>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x92ae>;
					qcom,init-mode = <0x04>;
					phandle = <0x59>;
				};

				regulator-pm8350c-l10-ao {
					regulator-name = "pm8350c_l10_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x100590>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					phandle = <0x2f>;
				};

				regulator-pm8350c-l10-so {
					regulator-name = "pm8350c_l10_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x100590>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
					phandle = <0x306>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-mode = <0x04>;
					phandle = <0x3f>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x307>;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l13 {
					regulator-name = "panel_vci";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x308>;
					regulator-boot-on;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x309>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xf9060>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x30a>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-max-microvolt = <0x1cd6d0>;
					qcom,init-voltage = <0x1b1980>;
					qcom,init-mode = <0x04>;
					phandle = <0x30b>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x30c>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\aS";
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = "\0\aS";
					qcom,init-mode = <0x04>;
					phandle = <0x30d>;
				};
			};
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00>;
			phandle = <0x30e>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x43>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x00>;
			};
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupts-extended = <0x22 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			phandle = <0x30f>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x60b>;

				pon_pbs@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800>;
					qcom,system-reset;
					qcom,store-hard-reset-reason;
				};

				pon_hlos@1300 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos\0pon_pbs";
					interrupts = <0x00 0x13 0x07 0x03 0x00 0x13 0x06 0x03>;
					interrupt-names = "kpdpwr\0resin";
					qcom,kpdpwr-sw-debounce;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x571>;

					pmk8350_ref_gnd {
						reg = <0x00>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_vref_1p25 {
						reg = <0x01>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_die_temp {
						reg = <0x03>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_ref_gnd {
						reg = <0x400>;
						label = "pmr735a_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_vref_1p25 {
						reg = <0x401>;
						label = "pmr735a_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_die_temp {
						reg = <0x403>;
						label = "pmr735a_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_ref_gnd {
						reg = <0x100>;
						label = "pm7325_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_vref_1p25 {
						reg = <0x101>;
						label = "pm7325_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_die_temp {
						reg = <0x103>;
						label = "pm7325_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_vph_pwr {
						reg = <0x18e>;
						label = "pm7325_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm7325_quiet_therm {
						reg = <0x144>;
						label = "pm7325_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_cam_flash_therm {
						reg = <0x145>;
						label = "pm7325_cam_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7325_wide_rfc_therm {
						reg = <0x147>;
						label = "pm7325_wide_rfc_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					ap_therm {
						reg = <0x146>;
						label = "ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					pa_therm {
						reg = <0x148>;
						label = "pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					wf_therm {
						reg = <0x14c>;
						label = "wf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					bat_thm {
						label = "bat_thm";
						reg = <0x14b>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};

					chg_thm {
						label = "chg_thm";
						reg = <0x14a>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "threshold";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x571 0x144 0x571 0x145 0x571 0x146 0x571 0x147 0x571 0x44>;
					phandle = <0x580>;

					pm7325_quiet_therm {
						reg = <0x144>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pm7325_cam_flash_therm {
						reg = <0x145>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pm7325_wide_rfc_therm {
						reg = <0x147>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x60c>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x585>;
					};
				};

				sdam@7200 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7200>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x60d>;

					pon_reason@69 {
						reg = <0x69 0x01>;
						phandle = <0x586>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x60e>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x60f>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x610>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x579>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x57a>;
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x611>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x612>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x613>;
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x614>;
				};
			};

			qcom,pm7325@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x01 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x571 0x103>;
					io-channel-names = "thermal";
					phandle = <0x578>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm7325-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5b0>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x5af>;
						};
					};

					gpio4_adc_default {
						pins = "gpio4";
						function = "normal";
						bias-high-impedance;
						phandle = <0x577>;
					};

					gpio1_adc_default {
						pins = "gpio1";
						function = "normal";
						bias-high-impedance;
						phandle = <0x576>;
					};

					bat_thm {

						bat_thm_default {
							pins = "gpio3";
							function = "normal";
							bias-high-impedance;
							phandle = <0x572>;
						};
					};

					chg_thm {

						chg_thm_default {
							pins = "gpio2";
							function = "normal";
							bias-high-impedance;
							phandle = <0x573>;
						};
					};
				};
			};

			qcom,pm8350c@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x02 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x57d>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350c-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x57c>;

					pm8008i_reset {

						pm8008i_active {
							phandle = <0x581>;
						};
					};

					pm8008j_reset {

						pm8008j_active {
							phandle = <0x583>;
						};
					};
				};

				pwms@e800 {
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					nvmem = <0x579 0x57a>;
					nvmem-names = "lpg_chan_sdam\0lut_sdam";
					qcom,lut-sdam-base = <0x45>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					qcom,tick-duration-us = <0x1f40>;
					phandle = <0x57b>;

					lpg@1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x48>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x56>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x64>;
					};
				};

				pwms@eb00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x01>;
					phandle = <0x618>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;
					phandle = <0x619>;

					red {
						label = "red";
						pwms = <0x57b 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x57b 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x57b 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x02 0x47 0x00 0x00 0x02 0x47 0x01 0x00 0x02 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x57e>;
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x02 0xee 0x00 0x01 0x02 0xee 0x03 0x01 0x02 0xee 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					qcom,hw-strobe-gpios = <0x57c 0x01 0x00>;
					status = "ok";
					phandle = <0x61a>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x61b>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x61c>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x61d>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <0x03>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x61e>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x61f>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x620>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x621>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <0x03>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x622>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x09>;
						qcom,symmetry-en;
						phandle = <0x623>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x06>;
						qcom,symmetry-en;
						phandle = <0x624>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0x0f>;
						qcom,symmetry-en;
						phandle = <0x625>;
					};
				};
			};

			qcom,pmr735a@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x04 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x571 0x403>;
					io-channel-names = "thermal";
					phandle = <0x57f>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735a-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x629>;
				};
			};
		};

		qcom,spmi-debug@6b12000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b12000 0x60 0x7820b0 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x21 0x00>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x310>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm7325-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "adsp";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x1ac>;
				#cooling-cells = <0x02>;
				qcom,thermal-mitigation = <0x2dc6c0 0x16e360 0xf4240 0x7a120>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";

				port {

					endpoint {
						remote-endpoint = <0x5a>;
						phandle = <0x1ae>;
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				phandle = <0x195>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				compatible = "qcom,spmi-glink-debug";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "ok";
				phandle = <0x311>;

				spmi@0 {
					reg = <0x00>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						reg = <0x03 0x00>;
						qcom,can-sleep;
					};
				};

				spmi@1 {
					reg = <0x01>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,smb1394-debug@b {
						compatible = "qcom,spmi-pmic";
						reg = <0x0b 0x00>;
						qcom,can-sleep;
					};

					qcom,smb1394-debug@c {
						compatible = "qcom,spmi-pmic";
						reg = <0x0c 0x00>;
						qcom,can-sleep;
					};
				};
			};
		};

		thermal-zones {
			phandle = <0x312>;

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x17>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x0f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x10>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x11>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x1a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x1b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x1c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x08>;

				trips {

					mdmss1-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x5d>;
					};

					mdmss1-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x5f>;
					};

					mdmss1-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x60>;
					};
				};

				cooling-maps {

					mdmss1_cdev0 {
						trip = <0x5d>;
						cooling-device = <0x5e 0x01 0x01>;
					};

					mdmss1_cdev1 {
						trip = <0x5f>;
						cooling-device = <0x5e 0x02 0x02>;
					};

					mdmss1_cdev2 {
						trip = <0x60>;
						cooling-device = <0x5e 0x03 0x03>;
					};
				};
			};

			mdmss-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x09>;

				trips {

					mdmss2-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x61>;
					};

					mdmss2-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x62>;
					};

					mdmss2-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x63>;
					};
				};

				cooling-maps {

					mdmss2_cdev0 {
						trip = <0x61>;
						cooling-device = <0x5e 0x01 0x01>;
					};

					mdmss2_cdev1 {
						trip = <0x62>;
						cooling-device = <0x5e 0x02 0x02>;
					};

					mdmss2_cdev2 {
						trip = <0x63>;
						cooling-device = <0x5e 0x03 0x03>;
					};
				};
			};

			msm-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x1e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x01>;
				thermal-governor = "step_wise";

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x65>;
					};

					cpu00-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x67>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x65>;
						cooling-device = <0x66 0x01 0x01>;
					};

					cpu00_cdev2 {
						trip = <0x67>;
						cooling-device = <0x68 0x01 0x01>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x02>;
				thermal-governor = "step_wise";

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x69>;
					};

					cpu01-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x6b>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x69>;
						cooling-device = <0x6a 0x01 0x01>;
					};

					cpu01_cdev2 {
						trip = <0x6b>;
						cooling-device = <0x6c 0x01 0x01>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x03>;
				thermal-governor = "step_wise";

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6d>;
					};

					cpu02-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x6f>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x6d>;
						cooling-device = <0x6e 0x01 0x01>;
					};

					cpu02_cdev2 {
						trip = <0x6f>;
						cooling-device = <0x70 0x01 0x01>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x04>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x71>;
					};

					cpu03-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x73>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x71>;
						cooling-device = <0x72 0x01 0x01>;
					};

					cpu03_cdev2 {
						trip = <0x73>;
						cooling-device = <0x74 0x01 0x01>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x07>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x75>;
					};

					cpu10-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x78>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x75>;
						cooling-device = <0x76 0x01 0x01>;
					};

					cpu10_cdev1 {
						trip = <0x75>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu10_cdev2 {
						trip = <0x78>;
						cooling-device = <0x79 0x01 0x01>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x08>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x7a>;
					};

					cpu11-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7b>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x7a>;
						cooling-device = <0x76 0x01 0x01>;
					};

					cpu11_cdev1 {
						trip = <0x7a>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu11_cdev2 {
						trip = <0x7b>;
						cooling-device = <0x79 0x01 0x01>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x09>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x7c>;
					};

					cpu12-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7e>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x7c>;
						cooling-device = <0x7d 0x01 0x01>;
					};

					cpu12_cdev1 {
						trip = <0x7c>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu12_cdev2 {
						trip = <0x7e>;
						cooling-device = <0x7f 0x01 0x01>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x0a>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x80>;
					};

					cpu13-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x81>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x80>;
						cooling-device = <0x7d 0x01 0x01>;
					};

					cpu13_cdev1 {
						trip = <0x80>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu13_cdev2 {
						trip = <0x81>;
						cooling-device = <0x7f 0x01 0x01>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x0b>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x82>;
					};

					cpu14-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x84>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x82>;
						cooling-device = <0x83 0x01 0x01>;
					};

					cpu14_cdev1 {
						trip = <0x82>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu14_cdev2 {
						trip = <0x84>;
						cooling-device = <0x85 0x01 0x01>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x0c>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x86>;
					};

					cpu15-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x87>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x86>;
						cooling-device = <0x83 0x01 0x01>;
					};

					cpu15_cdev1 {
						trip = <0x86>;
						cooling-device = <0x77 0xfffffffe 0xfffffffe>;
					};

					cpu15_cdev2 {
						trip = <0x87>;
						cooling-device = <0x85 0x01 0x01>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x0d>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x88>;
					};

					cpu16-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8a>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x88>;
						cooling-device = <0x89 0x01 0x01>;
					};

					cpu16_cdev2 {
						trip = <0x8a>;
						cooling-device = <0x8b 0x01 0x01>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x64 0x0e>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x8c>;
					};

					cpu17-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8d>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x8c>;
						cooling-device = <0x89 0x01 0x01>;
					};

					cpu17_cdev2 {
						trip = <0x8d>;
						cooling-device = <0x8b 0x01 0x01>;
					};
				};
			};

			gpuss-0-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x01>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x8e>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x8e>;
						cooling-device = <0x8f 0xffffffff 0xffffffff>;
					};
				};
			};

			gpuss-1-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x02>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x90>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x90>;
						cooling-device = <0x8f 0xffffffff 0xffffffff>;
					};
				};
			};

			nspss-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x03>;

				trips {

					nspss0-trip {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x91>;
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x91>;
						cooling-device = <0x92 0x04 0x04>;
					};

					gpu_cdev {
						trip = <0x91>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					modem_pa_cdev {
						trip = <0x91>;
						cooling-device = <0x93 0x03 0x03>;
					};
				};
			};

			nspss-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x04>;

				trips {

					nspss1-trip {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x94>;
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x94>;
						cooling-device = <0x92 0x04 0x04>;
					};

					gpu_cdev {
						trip = <0x94>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					modem_pa_cdev {
						trip = <0x94>;
						cooling-device = <0x93 0x03 0x03>;
					};
				};
			};

			video-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x05>;

				trips {

					video-trip {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x95>;
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x95>;
						cooling-device = <0x92 0x04 0x04>;
					};

					gpu_cdev {
						trip = <0x95>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					modem_pa_cdev {
						trip = <0x95>;
						cooling-device = <0x93 0x03 0x03>;
					};
				};
			};

			mdmss-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x07>;

				trips {

					mdmss0-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x96>;
					};

					mdmss0-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x97>;
					};

					mdmss0-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x98>;
					};
				};

				cooling-maps {

					mdmss0_cdev0 {
						trip = <0x96>;
						cooling-device = <0x5e 0x01 0x01>;
					};

					mdmss0_cdev1 {
						trip = <0x97>;
						cooling-device = <0x5e 0x02 0x02>;
					};

					mdmss0_cdev2 {
						trip = <0x98>;
						cooling-device = <0x5e 0x03 0x03>;
					};
				};
			};

			mdmss-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x0a>;

				trips {

					mdmss3-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x99>;
					};

					mdmss3-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x9a>;
					};

					mdmss3-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x9b>;
					};
				};

				cooling-maps {

					mdmss3_cdev0 {
						trip = <0x99>;
						cooling-device = <0x5e 0x01 0x01>;
					};

					mdmss3_cdev1 {
						trip = <0x9a>;
						cooling-device = <0x5e 0x02 0x02>;
					};

					mdmss3_cdev2 {
						trip = <0x9b>;
						cooling-device = <0x5e 0x03 0x03>;
					};
				};
			};

			camera-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5c 0x0b>;

				trips {

					camera-trip {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x9c>;
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x9c>;
						cooling-device = <0x92 0x04 0x04>;
					};

					gpu_cdev {
						trip = <0x9c>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					modem_pa_cdev {
						trip = <0x9c>;
						cooling-device = <0x93 0x03 0x03>;
					};
				};
			};

			mx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x9d>;
				thermal-governor = "step_wise";
				status = "disabled";

				trips {

					mx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9e>;
					};

					mx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9f>;
					};

					mx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0xa0>;
					};
				};

				cooling-maps {

					mx_pe_cdev_cpu4 {
						trip = <0x9e>;
						cooling-device = <0x76 0x00 0x00>;
					};

					mx_pe_cdev_cpu5 {
						trip = <0x9e>;
						cooling-device = <0x7d 0x00 0x00>;
					};

					mx_pe_cdev_cpu6 {
						trip = <0x9e>;
						cooling-device = <0x83 0x00 0x00>;
					};

					mx_pe_cdev_cpu7 {
						trip = <0x9e>;
						cooling-device = <0x89 0x00 0x00>;
					};

					mx_pe_cdev_cdsp {
						trip = <0x9e>;
						cooling-device = <0x92 0x00 0x00>;
					};

					mx_pe_cdev_gpu {
						trip = <0x9f>;
						cooling-device = <0x8f 0x00 0x00>;
					};

					mx_pe_cdev_modem {
						trip = <0xa0>;
						cooling-device = <0x5e 0x00 0x00>;
					};
				};
			};

			cx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa1>;
				thermal-governor = "step_wise";
				status = "disabled";

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0xa2>;
					};

					cx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0xa3>;
					};

					cx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0xa4>;
					};

					cx-pe-config4 {
						temperature = <0x04>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0xa5>;
					};
				};

				cooling-maps {

					cx_pe_cdev_1 {
						trip = <0xa2>;
						cooling-device = <0x92 0x00 0x00>;
					};

					cx_pe_cdev_2 {
						trip = <0xa3>;
						cooling-device = <0x92 0x00 0x00>;
					};

					cx_pe_cdev_3 {
						trip = <0xa4>;
						cooling-device = <0x92 0x00 0x00>;
					};

					cx_pe_cdev_4 {
						trip = <0xa5>;
						cooling-device = <0x5e 0x00 0x00>;
					};

					cx_pe_cdev_5 {
						trip = <0xa5>;
						cooling-device = <0x8f 0x00 0x00>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x0c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			pm7325_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x578>;
				phandle = <0x615>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x59f>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x616>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x617>;
					};
				};

				cooling-maps {

					pm7325_gpu {
						trip = <0x59f>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					pm7325_cpu4 {
						trip = <0x59f>;
						cooling-device = <0x76 0x01 0x01>;
					};

					pm7325_cpu5 {
						trip = <0x59f>;
						cooling-device = <0x7d 0x01 0x01>;
					};

					pm7325_cpu6 {
						trip = <0x59f>;
						cooling-device = <0x83 0x01 0x01>;
					};

					pm7325_cpu7 {
						trip = <0x59f>;
						cooling-device = <0x89 0x01 0x01>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57d>;
				phandle = <0x626>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5a0>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x627>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x628>;
					};
				};

				cooling-maps {

					pm8350c_gpu {
						trip = <0x5a0>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					pm8350c_mdm {
						trip = <0x5a0>;
						cooling-device = <0x5e 0xfffffffe 0xfffffffe>;
					};

					pm8350c_nsp {
						trip = <0x5a0>;
						cooling-device = <0x92 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57e 0x05>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x59c>;
					};
				};

				cooling-maps {

					vph_cpu4 {
						trip = <0x59c>;
						cooling-device = <0x76 0x01 0x01>;
					};

					vph_cpu5 {
						trip = <0x59c>;
						cooling-device = <0x7d 0x01 0x01>;
					};

					vph_cpu6 {
						trip = <0x59c>;
						cooling-device = <0x83 0x01 0x01>;
					};

					vph_cpu7 {
						trip = <0x59c>;
						cooling-device = <0x89 0x01 0x01>;
					};

					vph_cdsp0 {
						trip = <0x59c>;
						cooling-device = <0x92 0x02 0x02>;
					};

					vph_modem0 {
						trip = <0x59c>;
						cooling-device = <0x93 0x02 0x02>;
					};

					vph_modem1 {
						trip = <0x59c>;
						cooling-device = <0x5e 0x01 0x01>;
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57e 0x06>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x59d>;
					};
				};

				cooling-maps {

					vph_gpu {
						trip = <0x59d>;
						cooling-device = <0x8f 0xfffffffe 0xfffffffe>;
					};

					vph_cdsp1 {
						trip = <0x59d>;
						cooling-device = <0x92 0x04 0x04>;
					};

					vph_modem2 {
						trip = <0x59d>;
						cooling-device = <0x5e 0x03 0x03>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57e 0x07>;
				disable-thermal-zone;

				trips {

					c-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x59e>;
					};
				};

				cooling-maps {

					vph_cdsp2 {
						trip = <0x59e>;
						cooling-device = <0x92 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57f>;
				phandle = <0x62a>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5a1>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x62b>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x62c>;
					};
				};

				cooling-maps {

					pmr735a_pa {
						trip = <0x5a1>;
						cooling-device = <0x31a 0xfffffffe 0xfffffffe>;
					};

					pmr735a_pa_fr1 {
						trip = <0x5a1>;
						cooling-device = <0x31b 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw0 {
						trip = <0x5a1>;
						cooling-device = <0x322 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw1 {
						trip = <0x5a1>;
						cooling-device = <0x323 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw2 {
						trip = <0x5a1>;
						cooling-device = <0x324 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw3 {
						trip = <0x5a1>;
						cooling-device = <0x325 0xfffffffe 0xfffffffe>;
					};
				};
			};

			quiet-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x580 0x144>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x580 0x145>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x580 0x146>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rear-cam-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x580 0x147>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x580 0x44>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x313>;

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x93>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x02>;
					phandle = <0x314>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x315>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x02>;
					phandle = <0x316>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x02>;
					phandle = <0x317>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x02>;
					phandle = <0x318>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x02>;
					phandle = <0x319>;
				};

				modem_pa_dsc {
					qcom,qmi-dev-name = "pa_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31a>;
				};

				modem_pa_fr1_dsc {
					qcom,qmi-dev-name = "pa_fr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31b>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x5e>;
				};

				modem_skin_lte_dsc {
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31c>;
				};

				modem_skin_nr_dsc {
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31d>;
				};

				modem_mmw_skin0_dsc {
					qcom,qmi-dev-name = "mmw_skin0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31e>;
				};

				modem_mmw_skin1_dsc {
					qcom,qmi-dev-name = "mmw_skin1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x31f>;
				};

				modem_mmw_skin2_dsc {
					qcom,qmi-dev-name = "mmw_skin2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x320>;
				};

				modem_mmw_skin3_dsc {
					qcom,qmi-dev-name = "mmw_skin3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x321>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x02>;
					phandle = <0x322>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x02>;
					phandle = <0x323>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x02>;
					phandle = <0x324>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x02>;
					phandle = <0x325>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x02>;
					phandle = <0x326>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x02>;
					phandle = <0x327>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x328>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0x329>;
				};

				modem_bw_backoff {
					qcom,qmi-dev-name = "modem_bw_backoff";
					#cooling-cells = <0x02>;
					phandle = <0x32a>;
				};

				modem_wlan_bw {
					qcom,qmi-dev-name = "wlan_bw";
					#cooling-cells = <0x02>;
					phandle = <0x32b>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x92>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x32c>;
				};
			};
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0xa6>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0xa6 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0xa8>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0xa7>;
			hwlocks = <0xa8 0x03>;
			phandle = <0x32d>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0xa9>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0xa9 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xbf>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xbe>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x299>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x29a>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xaa>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xab>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0xaa 0x00>;
			interrupt-parent = <0xab>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-nsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0xa9>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0xa9 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc3>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xc2>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x29b>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x29c>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0xa9>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0xa9 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xba>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xb9>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc9>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xca>;
			};
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0xa9>;
			interrupts = <0x18 0x02 0x01>;
			mboxes = <0xa9 0x18 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0d>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xb2>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xb1>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x3a>;
			};

			qcom,smp2p-wlan-1-out {
				qcom,entry-name = "wlan";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x39>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0xa9 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0xa9>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xae>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xac 0xad>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0xa9 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0xa9>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0xac>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,non-wake-svc = <0x51 0x190>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xae 0xaf 0xad>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0xa9 0x06 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0xa9>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0xaf>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xac 0xad>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x32e>;
					};
				};
			};

			wpss {
				qcom,remote-pid = <0x0d>;
				transport = "smem";
				mboxes = <0xa9 0x18 0x00>;
				mbox-names = "wpss_smem";
				interrupt-parent = <0xa9>;
				interrupts = <0x18 0x00 0x01>;
				label = "wpss";
				qcom,glink-label = "wpss";
				phandle = <0xad>;

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,wpss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xae 0xac 0xaf>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
			};
		};

		qcom,wpss@8a00000 {
			compatible = "qcom,pil-tz-generic";
			clocks = <0x1e 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x24>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x27>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,firmware-name = "wpss";
			memory-region = <0xb0>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,minidump-id = <0x04>;
			qcom,ssctl-instance-id = <0x19>;
			qcom,pas-id = <0x06>;
			qcom,smem-id = <0x272>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,ignore-ssr-failure;
			interrupts-extended = <0x01 0x00 0x24b 0x04 0xb1 0x00 0x00 0xb1 0x02 0x00 0xb1 0x01 0x00 0xb1 0x03 0x00 0xb1 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0xb2 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "wpss-pil";
			phandle = <0x32f>;
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			mboxes = <0xa9 0x00 0x00>;
			mbox-names = "aop_qmp";
			interrupt-parent = <0xa9>;
			interrupts = <0x00 0x00 0x01>;
			reg = <0xc300000 0x400>;
			reg-names = "msgram";
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x02>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom-mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x1f 0x25 0x20 0x200>;
		};

		sdhci@7C4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000 0x7d0000 0x9000>;
			reg-names = "hc_mem\0cqhci_mem\0cqhci_ice\0cqhci_ice_hwkm";
			iommus = <0x1a 0xc0 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
			qcom,iommu-geometry = <0x40000000 0x20000000>;
			interrupts = <0x00 0x28c 0x04 0x00 0x290 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			clocks = <0x28 0x6b 0x28 0x6a 0x28 0x6d>;
			clock-names = "core\0iface\0ice_core";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			interconnects = <0x41 0x2f 0x20 0x200 0x1c 0x02 0x1d 0x227>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x3e8 0x900b0 0x7d0 0x1842f0 0xc350 0x900b0 0x7530 0x1842f0 0x13880 0x900b0 0x9c40 0x1842f0 0x186a0 0x900b0 0xc350 0x1842f0 0x249f0 0x1f6ee0 0x13880 0x624440 0x3fd3e 0x1f6ee0 0x493e0 0x624440 0x146cc2 0x3e8000 0x146cc2 0x8bec50>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x2c010800 0x80040868>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			cap-mmc-hw-reset;
			bus-width = <0x08>;
			non-removable;
			supports-cqe;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			resets = <0x28 0x06>;
			reset-names = "core_reset";
			status = "disabled";
			phandle = <0x330>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x3b7>;
			pinctrl-1 = <0x3b8>;
			vdd-supply = <0x2ee>;
			qcom,vdd-voltage-level = <0x2d0b40 0x2d0b40>;
			qcom,vdd-current-level = <0x00 0x8b290>;
			vdd-io-supply = <0x3d>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0x00 0x4f588>;

			qos0 {
				mask = <0x0f>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x43>;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			iommus = <0x1a 0x100 0x00>;
			dma-coherent;
			qcom,iommu-dma = "bypass";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			clocks = <0x28 0x70 0x28 0x6f>;
			clock-names = "core\0iface";
			bus-width = <0x04>;
			interconnects = <0x41 0x30 0x20 0x200 0x1c 0x02 0x1d 0x228>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x07>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x3e8 0x900b0 0x7d0 0x1842f0 0xc350 0x900b0 0x7530 0x1842f0 0x13880 0x900b0 0x9c40 0x1842f0 0x186a0 0x900b0 0xc350 0x1842f0 0x3fd3e 0x1f6ee0 0x493e0 0x624440 0x146cc2 0x3e8000 0x146cc2 0x8bec50>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,dll-hsr-list = <0x7642c 0x00 0x10 0x2c010800 0x80040868>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			status = "ok";
			phandle = <0x331>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x3b9>;
			pinctrl-1 = <0x3ba>;
			vdd-supply = <0x305>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x00 0xc3500>;
			vdd-io-supply = <0x302>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			qcom,vdd-io-current-level = <0x00 0x55f0>;
			cd-gpios = <0x3c 0x5b 0x01>;

			qos0 {
				mask = <0x0f>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x43>;
			};
		};

		qcom,trustedvm@d0800000 {
			compatible = "qcom,pil-tz-generic";
			status = "disabled";
			qcom,pas-id = <0x1c>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0xb3>;
		};

		qcom,guestvm_loader {
			compatible = "qcom,guestvm-loader";
			image_to_be_loaded = "trustedvm";
		};

		qcom,svm_neuron_block {
			compatible = "qcom,neuron-service";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@0 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x00>;
				class = "message-queue";
				direction = "receive";
				max-size = <0x00 0x10000>;
				shared-buffer = <0xb4>;
				qcom,primary;
				haven-label = <0x01>;
				peer-name = <0x02>;
			};

			channel@1 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x01>;
				class = "message-queue";
				direction = "send";
				max-size = <0x00 0x10000>;
				shared-buffer = <0xb5>;
				qcom,primary;
				haven-label = <0x02>;
				peer-name = <0x02>;
			};
		};

		qrtr-haven {
			compatible = "qcom,qrtr-haven";
			qcom,master;
			haven-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0xb6>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			vdd_cx-supply = <0x24>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mss-supply = <0xb7>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			clocks = <0x1e 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x04>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a5>;
			qcom,sysmon-id = <0x00>;
			qcom,minidump-id = <0x03>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,firmware-name = "modem";
			memory-region = <0xb8>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interconnects = <0x20 0x03 0x20 0x200>;
			interrupts-extended = <0x01 0x00 0x108 0x04 0xb9 0x00 0x00 0xb9 0x02 0x00 0xb9 0x01 0x00 0xb9 0x03 0x00 0xb9 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0xba 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x332>;
		};

		qcom,lpass@3700000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x3700000 0x100>;
			vdd_cx-supply = <0xbb>;
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			vdd_mx-supply = <0xbc>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x1e 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0xbd>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x22 0x06 0x04 0xbe 0x00 0x00 0xbe 0x02 0x00 0xbe 0x01 0x00 0xbe 0x03 0x00 0xbe 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0xbf 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,turing@a300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xa300000 0x100000>;
			vdd_cx-supply = <0x24>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x27>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x1e 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0xc0>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interconnects = <0xc1 0x28 0x20 0x200>;
			interrupts-extended = <0x01 0x00 0x242 0x04 0xc2 0x00 0x00 0xc2 0x02 0x00 0xc2 0x01 0x00 0xc2 0x03 0x00 0xc2 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0xc3 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,vm-nav-path;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xc4>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c400_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x134>;
			};

			c500_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x135>;
			};

			c600_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x136>;
			};

			c700_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x137>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x32100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x24>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x25>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x44>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x45>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x3a0>;
				qcom,dump-id = <0x47>;
			};

			l2_cache400 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x120100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			gemnoc {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0x162>;
			};

			mhm_scan {
				qcom,dump-size = <0x20000>;
				qcom,dump-id = <0x161>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			llcc_1_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
				phandle = <0x333>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x141>;
				phandle = <0x334>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};
		};

		qfprom@780000 {
			compatible = "qcom,qfprom";
			reg = <0x780000 0x7000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x335>;

			gpu_speed_bin@1e9 {
				reg = <0x1e9 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x29e>;
			};

			gpu_gaming_bin@1f5 {
				reg = <0x1f5 0x01>;
				bits = <0x05 0x01>;
				phandle = <0x29f>;
			};

			gpu_model_bin@1e9 {
				reg = <0x1e9 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x2a0>;
			};

			feat_conf_m7@6020 {
				reg = <0x6020 0x04>;
				phandle = <0xc5>;
			};

			feat_conf_m9@6028 {
				reg = <0x6028 0x04>;
				phandle = <0xc6>;
			};

			adsp_variant@6020 {
				reg = <0x6022 0x01>;
				bits = <0x02 0x04>;
				phandle = <0x336>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0xc5 0xc6>;
			nvmem-cell-names = "feat_conf_m7\0feat_conf_m9";
			phandle = <0x337>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xc7>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,secure-domains = <0x0f>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			phandle = <0x338>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a1 0x420 0x1a 0x1181 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a2 0x420 0x1a 0x1182 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a3 0x420 0x1a 0x1183 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a4 0x420 0x1a 0x1184 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a5 0x420 0x1a 0x1185 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a6 0x420 0x1a 0x1186 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a7 0x420 0x1a 0x1187 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11a8 0x420 0x1a 0x1188 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x1a 0x11a9 0x420 0x1a 0x1189 0x420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1a 0x1803 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1a 0x1804 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1a 0x1805 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
				shared-cb = <0x05>;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11ab 0x420 0x1a 0x118b 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11ac 0x420 0x1a 0x118c 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11ad 0x420 0x1a 0x118d 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1a 0x11ae 0x420 0x1a 0x118e 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "yupik_ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xc8>;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x02 0x00>;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x14>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,eth-bridging-not-supported;
			qcom,bw-monitor-supported;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,use-gsi-ipa-fw = "yupik_ipa_fws";
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gpi-event-rp-ddr;
			clock-names = "core_clk";
			clocks = <0x1e 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x1f 0x26 0x1c 0x23d 0x20 0x03 0x20 0x200 0x1c 0x02 0x1d 0x211>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x00 0x12110>;
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x00 0x249f0>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x00 0x61a80>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,scaling-exceptions;
			phandle = <0x339>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xc9 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xca 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x1a 0x480 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				dma-coherent;
				qcom,iommu-dma = "fastmap";
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x33a>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x1a 0x481 0x00>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				phandle = <0x33b>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x1a 0x482 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x33c>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x1a 0x483 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x33d>;
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x19f>;
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			reg = <0x18d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x1a7>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,retain-regs;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x33e>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			reg = <0x10f004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,retain-regs;
			status = "ok";
			phandle = <0x1aa>;
		};

		qcom,gdsc@19e004 {
			compatible = "qcom,gdsc";
			reg = <0x19e004 0x04>;
			regulator-name = "gcc_usb30_sec_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x1b1>;
		};

		qcom,gdsc@17d05c {
			compatible = "qcom,gdsc";
			reg = <0x17d05c 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x1be>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			reg = <0x17d050 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x1bb>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			reg = <0x17d058 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x1bc>;
		};

		qcom,gdsc@17d078 {
			compatible = "qcom,gdsc";
			reg = <0x17d078 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x33f>;
		};

		qcom,gdsc@17d07c {
			compatible = "qcom,gdsc";
			reg = <0x17d07c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x340>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			reg = <0x17d054 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x1c0>;
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			reg = <0x17d06c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x341>;
		};

		qcom,gdsc@17d060 {
			compatible = "qcom,gdsc";
			reg = <0x17d060 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x1bd>;
		};

		qcom,gdsc@ad0c120 {
			compatible = "qcom,gdsc";
			reg = <0xad0c194 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x27b>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			qcom,support-hw-trigger;
			phandle = <0x289>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x285>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x286>;
		};

		qcom,gdsc@ad0b070 {
			compatible = "qcom,gdsc";
			reg = <0xad0b070 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x287>;
		};

		qcom,gdsc@ad08004 {
			compatible = "qcom,gdsc";
			reg = <0xad08004 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x0c>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			qcom,support-hw-trigger;
			phandle = <0x288>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			reg = <0xaf01004 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <0xcb>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x14>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			qcom,support-hw-trigger;
			phandle = <0xcb>;
		};

		syscon@3d9158c {
			compatible = "syscon";
			reg = <0x3d9158c 0x04>;
			phandle = <0xce>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x04>;
			phandle = <0xcc>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x04>;
			phandle = <0xcd>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x04>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctrl-addr = <0xcc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x1f>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x1b9>;
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x04>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0xcd>;
			domain-addr = <0xce>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x1f>;
			clock-names = "ahb_clk";
			parent-supply = <0xcf>;
			qcom,skip-disable-before-sw-enable;
			phandle = <0x2a1>;
		};

		qcom,gdsc@abf0d18 {
			compatible = "qcom,gdsc";
			reg = <0xaaf3004 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x9e>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			qcom,support-hw-trigger;
			phandle = <0x1a9>;
		};

		qcom,gdsc@abf0bf8 {
			compatible = "qcom,gdsc";
			reg = <0xabf0bf8 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x342>;
		};

		qcom,gdsc@abf0d98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0d98 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x343>;
		};

		qcom,gdsc@abf0c98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0c98 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x344>;
		};

		qcom,gdsc@aaf2004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf2004 0x04>;
			regulator-name = "video_cc_mvsc_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x28 0x9e>;
			clock-names = "ahb_clk";
			parent-supply = <0x24>;
			phandle = <0x31>;
		};

		replicator@6046000 {
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x345>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xd0>;
						phandle = <0xd3>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd1>;
						phandle = <0xdd>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x346>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0xda>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd3>;
						phandle = <0xd0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0xd5>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x347>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xd5>;
						phandle = <0xd4>;
					};
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-csr = <0xd6>;
			coresight-ctis = <0xd7 0xd8>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x01>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x348>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xd9>;
						phandle = <0xe5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0xd2>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x1a 0x4a0 0x00 0x1a 0x4c0 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			dma-coherent;
			qcom,sw-usb;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0xdb 0xd8>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x03>;
			coresight-csr = <0xdc>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x349>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xd1>;
					};
				};
			};
		};

		tpdm@6b46000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x34a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xde>;
						phandle = <0xe1>;
					};
				};
			};
		};

		funnel@6b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x34b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xe2>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0x18e>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xe1>;
						phandle = <0xde>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x34c>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0xdf>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xe3>;
						phandle = <0xe6>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xe4>;
						phandle = <0xf1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0xd9>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x34d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe6>;
						phandle = <0xe3>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe7>;
						phandle = <0xec>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xe8>;
						phandle = <0xed>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xe9>;
						phandle = <0xee>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0xef>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xeb>;
						phandle = <0xf0>;
					};
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x34e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xec>;
						phandle = <0xe7>;
					};
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x34f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0xe8>;
					};
				};
			};
		};

		tpdm@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x350>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xee>;
						phandle = <0xe9>;
					};
				};
			};
		};

		tpdm@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x351>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xef>;
						phandle = <0xea>;
					};
				};
			};
		};

		tpdm@6b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0d000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x352>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf0>;
						phandle = <0xeb>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x353>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf1>;
						phandle = <0xe4>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf2>;
						phandle = <0xf5>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xf3>;
						phandle = <0xfc>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x354>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf4>;
						phandle = <0xf8>;
					};
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0xdc>;
		};

		csr@6b0f000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0xd6>;
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x355>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf5>;
						phandle = <0xf2>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf6>;
						phandle = <0x15d>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0xf9>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0xf4>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x356>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0xf7>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0x15e>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0x171>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x357>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0xf3>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0x149>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0x138>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0x100>;
					};
				};
			};
		};

		funnel@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c38000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct5";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x358>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xff>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0x103>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0x123>;
					};
				};
			};
		};

		tpda@6c37000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6c37000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dlct_5";
			qcom,tpda-atid = <0x4e>;
			qcom,cmb-elem-size = <0x0b 0x40 0x0c 0x40 0x0f 0x20 0x15 0x20 0x16 0x40 0x1c 0x40>;
			qcom,dsb-elem-size = <0x04 0x20 0x05 0x20 0x08 0x20 0x0e 0x20 0x13 0x20 0x1b 0x20>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x359>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0x101>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0x110>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x113>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0x114>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x117>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x119>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x11f>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x121>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x130>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x12c>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x12e>;
					};
				};

				port@18 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x136>;
					};
				};

				port@19 {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x137>;
					};
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x104>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x112>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x111>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x105>;
					};
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x106>;
					};
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x118>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x11a>;
					};
				};
			};
		};

		tpdm@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x11b>;
					};
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct-1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x35f>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x117>;
						source = <0x118>;
						phandle = <0x107>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x108>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x115>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x116>;
					};
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x120>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x124>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x128>;
					};
				};
			};
		};

		tpdm@69810000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			phandle = <0x122>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x125>;
					};
				};
			};
		};

		funnel@6985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x360>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11f>;
						source = <0x120>;
						phandle = <0x109>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x121>;
						source = <0x122>;
						phandle = <0x10a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x102>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x11c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x11e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x127>;
					};
				};
			};
		};

		funnel@6986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x361>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x126>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x11d>;
					};
				};
			};
		};

		tpdm@6e10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch01";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x362>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x135>;
					};
				};
			};
		};

		tpdm@6e00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x12d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x132>;
					};
				};
			};
		};

		tpdm@6e01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x12f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x133>;
					};
				};
			};
		};

		funnel@6e05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x363>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12c>;
						source = <0x12d>;
						phandle = <0x10c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x12e>;
						source = <0x12f>;
						phandle = <0x10d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x10b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x134>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x12a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x12b>;
					};
				};
			};
		};

		funnel@6e12000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-ch01";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x364>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x131>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x129>;
					};
				};
			};
		};

		tpdm@6c30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c30000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x365>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x10e>;
					};
				};
			};
		};

		tpdm@6c31000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c31000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x366>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x10f>;
					};
				};
			};
		};

		funnel@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x367>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0xfe>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x144>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x13c>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x13f>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x13a>;
					};
				};
			};
		};

		funnel@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem-q6";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x368>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x140>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x143>;
					};
				};
			};
		};

		funnel@680d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem-q6_dup";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x369>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x13b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x13d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x142>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x36a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x141>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x13e>;
					};
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x36b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x139>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x147>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x148>;
					};
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x36c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x145>;
					};
				};
			};
		};

		tpdm@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x36d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x146>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x36e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0xfd>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x154>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x185>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x36f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x155>;
					};
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x370>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x156>;
					};
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x371>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x157>;
					};
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x372>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x158>;
					};
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x373>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x159>;
					};
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x374>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x15a>;
					};
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x18>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x375>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x15b>;
					};
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x19>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x376>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x15c>;
					};
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x377>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x14a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x14c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x14d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x14e>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x14f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x150>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x151>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x152>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x153>;
					};
				};
			};
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0xdc>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			phandle = <0x378>;

			port {

				endpoint {
					remote-endpoint = <0x15d>;
					phandle = <0xf6>;
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			qcom,dsb-elem-size = <0x0a 0x20 0x15 0x20 0x19 0x20 0x1a 0x40 0x1f 0x20>;
			qcom,cmb-elem-size = <0x05 0x20 0x06 0x20 0x17 0x20 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1d 0x20 0x1f 0x40>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x379>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0xfa>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x172>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x174>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x161>;
						phandle = <0x176>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x16f>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x17d>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x17e>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x17f>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x180>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x167>;
						phandle = <0x181>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x182>;
					};
				};

				port@1d {
					reg = <0x1d>;

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x183>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x184>;
					};
				};
			};
		};

		tpdm@6c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c70000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-wpss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x170>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x16d>;
					};
				};
			};
		};

		wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <0x03>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x16e>;
					};
				};
			};
		};

		funnel@6c73000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c73000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x16b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x16c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16f>;
						source = <0x170>;
						phandle = <0x162>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0xfb>;
					};
				};
			};
		};

		funnel@6c2e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c2e000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlet";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37b>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x172>;
						source = <0x173>;
						phandle = <0x15f>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x174>;
						source = <0x175>;
						phandle = <0x160>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x161>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x17a>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x17b>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x17c>;
					};
				};
			};
		};

		tpdm@684e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x684e000 0x1000>;
			reg-names = "tpdm-base";
			qcom,cmb-msr-skip;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x173>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x177>;
					};
				};
			};
		};

		tpdm@6859000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6859000 0x1000>;
			reg-names = "tpdm-base";
			qcom,cmb-msr-skip;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-4";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x175>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x178>;
					};
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-east";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x179>;
					};
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x163>;
					};
				};
			};
		};

		tpdm@6841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x164>;
					};
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x37f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x165>;
					};
				};
			};
		};

		tpdm@682c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x682c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x380>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x166>;
					};
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x381>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x167>;
					};
				};
			};
		};

		tpdm@600f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x600f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x382>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x168>;
					};
				};
			};
		};

		tpdm@684f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x684f000 0x1000>;
			reg-names = "tpdm-base";
			qcom,cmb-msr-skip;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x383>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x169>;
					};
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x384>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x16a>;
					};
				};
			};
		};

		tpda@7863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x03 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x40>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x385>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x14b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x18a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x18b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x18c>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x18d>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x386>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x186>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x387>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x187>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x388>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x188>;
					};
				};
			};
		};

		tpdm@7861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x389>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x189>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0xe0>;
					};
				};
			};
		};

		tgu@6b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38a>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38b>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38c>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38d>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0xdb>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38e>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x38f>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x390>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x391>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x392>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x393>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x394>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x395>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x396>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x397>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x398>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x399>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39a>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39b>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39c>;
		};

		cti@6e11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39d>;
		};

		cti@6e02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39e>;
		};

		cti@6e0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39f>;
		};

		cti@6e0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a0>;
		};

		cti@6e0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a1>;
		};

		cti@6961000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6961000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a2>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a3>;
		};

		cti@6b41000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b41000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti_lpass_lpi_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a4>;
		};

		cti@6b4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b4b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a5>;
		};

		cti@6c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a6>;
		};

		cti@680b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x680b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti_mss_q6_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a7>;
		};

		cti@6813000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6813000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-mss_vq6_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a8>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-sierra_a6_cti";
			status = "disabled";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a9>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0xd7>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3aa>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0xd8>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ab>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ac>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x12>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ad>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x13>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ae>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x14>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3af>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x15>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b0>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x16>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b1>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x17>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b2>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x18>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b3>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x19>;
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b4>;
		};

		cti@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7862000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_dl_cti0";
			clocks = <0x21 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b5>;
		};

		pinctrl@f000000 {
			compatible = "qcom,yupik-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x22>;
			phandle = <0x3c>;
			wakeup-disabled-gpios = <0x00 0x03 0x04 0x08 0x0b 0x0c 0x0f 0x10 0x14 0x15 0x17 0x18 0x19 0x1c 0x20 0x22 0x23 0x24 0x28 0x29 0x2b 0x2c 0x2d 0x2f 0x30 0x33 0x34 0x37 0x38 0x3b 0x3c 0x3d 0x3f 0x44 0x48 0x4b 0x4d 0x4e 0x4f 0x50 0x52 0x53 0x5a 0x5d 0x5f 0x68 0x70 0x74 0x79 0x7b 0x7f 0x81 0x82 0x83 0x88 0x8d 0x8e 0x96 0x97 0x99 0x9b 0x9c 0x9d 0x9f 0xa1 0xa3 0xa6 0xac 0xae>;

			qupv3_se0_i2c_pins {
				phandle = <0x3b6>;

				qupv3_se0_i2c_active {
					phandle = <0x1c5>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup00";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1c6>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sdc1_on {
				phandle = <0x3b7>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_off {
				phandle = <0x3b8>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_on {
				phandle = <0x3b9>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio91";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x3ba>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio91";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x3bb>;

				qupv3_se0_spi_active {
					phandle = <0x1c8>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup00";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1c9>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x3bc>;

				qupv3_se1_i2c_active {
					phandle = <0x1ca>;

					mux {
						pins = "gpio4\0gpio5";
						function = "qup01";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1cb>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x3bd>;

				qupv3_se1_spi_active {
					phandle = <0x1cc>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup01";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1cd>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x3be>;

				qupv3_se2_i2c_active {
					phandle = <0x1ce>;

					mux {
						pins = "gpio8\0gpio9";
						function = "qup02";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x1cf>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x3bf>;

				qupv3_se2_spi_active {
					phandle = <0x1d0>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "qup02";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x1d1>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x3c0>;

				qupv3_se3_i2c_active {
					phandle = <0x1d2>;

					mux {
						pins = "gpio12\0gpio13";
						function = "qup03";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x1d3>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x3c1>;

				qupv3_se3_spi_active {
					phandle = <0x1d4>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "qup03";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x1d5>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3c2>;

				qupv3_se4_i2c_active {
					phandle = <0x1d6>;

					mux {
						pins = "gpio16\0gpio17";
						function = "qup04";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1d7>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x3c3>;

				qupv3_se4_spi_active {
					phandle = <0x1d8>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "qup04";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1d9>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_2uart_pins {
				phandle = <0x3c4>;

				qupv3_se5_2uart_active {
					phandle = <0x1c2>;

					mux {
						pins = "gpio22\0gpio23";
						function = "qup05";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_2uart_sleep {
					phandle = <0x1c3>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3c5>;

				qupv3_se6_i2c_active {
					phandle = <0x1da>;

					mux {
						pins = "gpio24\0gpio25";
						function = "qup06";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1db>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3c6>;

				qupv3_se6_spi_active {
					phandle = <0x1dc>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "qup06";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1dd>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_4uart_pins {
				phandle = <0x3c7>;

				qupv3_se7_default_cts {
					phandle = <0x1de>;

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_default_rtsrx {
					phandle = <0x1df>;

					mux {
						pins = "gpio29\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio29\0gpio31";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_default_tx {
					phandle = <0x1e0>;

					mux {
						pins = "gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_ctsrx {
					phandle = <0x1e1>;

					mux {
						pins = "gpio28\0gpio31";
						function = "qup07";
					};

					config {
						pins = "gpio28\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_rts {
					phandle = <0x1e2>;

					mux {
						pins = "gpio29";
						function = "qup07";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_tx {
					phandle = <0x1e3>;

					mux {
						pins = "gpio30";
						function = "qup07";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3c8>;

				qupv3_se8_i2c_active {
					phandle = <0x1e4>;

					mux {
						pins = "gpio32\0gpio33";
						function = "qup10";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x1e5>;

					mux {
						pins = "gpio32\0gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3c9>;

				qupv3_se8_spi_active {
					phandle = <0x3ca>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "qup10";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x3cb>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3cc>;

				qupv3_se9_i2c_active {
					phandle = <0x1e8>;

					mux {
						pins = "gpio36\0gpio37";
						function = "qup11";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x1e9>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x3cd>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_int_suspend {
					phandle = <0x3ce>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_enable_active {
					phandle = <0x3cf>;

					mux {
						pins = "gpio38\0gpio40\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio40\0gpio39";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_enable_suspend {
					phandle = <0x3d0>;

					mux {
						pins = "gpio38\0gpio40\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio40\0gpio39";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x3d1>;

				qupv3_se9_spi_active {
					phandle = <0x1ea>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "qup11";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1eb>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3d2>;

				qupv3_se10_i2c_active {
					phandle = <0x1ef>;

					mux {
						pins = "gpio40\0gpio41";
						function = "qup12";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x1f0>;

					mux {
						pins = "gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3d3>;

				qupv3_se10_spi_active {
					phandle = <0x1f1>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x1f2>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_2uart_pins {
				phandle = <0x3d4>;

				qupv3_se10_default_txrx {
					phandle = <0x1ec>;

					mux {
						pins = "gpio42\0gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_active {
					phandle = <0x1ed>;

					mux {
						pins = "gpio42\0gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_2uart_sleep {
					phandle = <0x1ee>;

					mux {
						pins = "gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio31";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3d5>;

				qupv3_se11_i2c_active {
					phandle = <0x1f3>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x1f4>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3d6>;

				qupv3_se11_spi_active {
					phandle = <0x1f5>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "qup13";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x1f6>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x3d7>;

				qupv3_se12_i2c_active {
					phandle = <0x1f7>;

					mux {
						pins = "gpio48\0gpio49";
						function = "qup14";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x1f8>;

					mux {
						pins = "gpio48\0gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x3d8>;

				qupv3_se12_spi_active {
					phandle = <0x1f9>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "qup14";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x1fa>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x3d9>;

				qupv3_se13_i2c_active {
					phandle = <0x1fb>;

					mux {
						pins = "gpio52\0gpio53";
						function = "qup15";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x1fc>;

					mux {
						pins = "gpio52\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x3da>;

				qupv3_se13_spi_active {
					phandle = <0x1fd>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "qup15";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x1fe>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x3db>;

				qupv3_se14_i2c_active {
					phandle = <0x1ff>;

					mux {
						pins = "gpio56\0gpio57";
						function = "qup16";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x200>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x3dc>;

				qupv3_se14_spi_active {
					phandle = <0x201>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "qup16";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x202>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			bt_en_sleep {
				phandle = <0x3b>;

				mux {
					pins = "gpio85";
					function = "gpio";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			qupv3_se14_2uart_pins {
				phandle = <0x3dd>;

				qupv3_se14_default_txrx {
					phandle = <0x3de>;

					mux {
						pins = "gpio58\0gpio59";
						function = "qup16";
					};

					config {
						pins = "gpio58\0gpio59";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se14_2uart_active {
					phandle = <0x3df>;

					mux {
						pins = "gpio58\0gpio59";
						function = "qup16";
					};

					config {
						pins = "gpio58\0gpio59";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se14_2uart_sleep {
					phandle = <0x3e0>;

					mux {
						pins = "gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio58\0gpio59";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x3e1>;

				qupv3_se15_i2c_active {
					phandle = <0x203>;

					mux {
						pins = "gpio60\0gpio61";
						function = "qup17";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x204>;

					mux {
						pins = "gpio60\0gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x3e2>;

				qupv3_se15_spi_active {
					phandle = <0x205>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "qup17";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x206>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x19b>;

					mux {
						pins = "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x19c>;

					mux {
						pins = "gpio88";
						function = "pcie0_clkreqn";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x19d>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x19e>;

					mux {
						pins = "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_perst_default {
					phandle = <0x1a3>;

					mux {
						pins = "gpio2";
						function = "gpio";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_clkreq_default {
					phandle = <0x1a4>;

					mux {
						pins = "gpio79";
						function = "pcie1_clkreqn";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_wake_default {
					phandle = <0x1a5>;

					mux {
						pins = "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_ep_default {
					phandle = <0x3e3>;

					mux {
						pins = "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x10>;
						output-high;
						bias-disable;
					};
				};

				pcie1_clkreq_sleep {
					phandle = <0x1a6>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x3e4>;

				mux {
					pins = "gpio64";
					function = "cam_mclk";
				};

				config {
					pins = "gpio64";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x3e5>;

				mux {
					pins = "gpio64";
					function = "cam_mclk";
				};

				config {
					pins = "gpio64";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x3e6>;

				mux {
					pins = "gpio65";
					function = "cam_mclk";
				};

				config {
					pins = "gpio65";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x3e7>;

				mux {
					pins = "gpio65";
					function = "cam_mclk";
				};

				config {
					pins = "gpio65";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x3e8>;

				mux {
					pins = "gpio66";
					function = "cam_mclk";
				};

				config {
					pins = "gpio66";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x3e9>;

				mux {
					pins = "gpio66";
					function = "cam_mclk";
				};

				config {
					pins = "gpio66";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x3ea>;

				mux {
					pins = "gpio67";
					function = "cam_mclk";
				};

				config {
					pins = "gpio67";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x3eb>;

				mux {
					pins = "gpio67";
					function = "cam_mclk";
				};

				config {
					pins = "gpio67";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x3ec>;

				mux {
					pins = "gpio68";
					function = "cam_mclk";
				};

				config {
					pins = "gpio68";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x3ed>;

				mux {
					pins = "gpio68";
					function = "cam_mclk";
				};

				config {
					pins = "gpio68";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x3ee>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x3ef>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x3f0>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x3f1>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd93xx_reset_active {
				phandle = <0x3f2>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd93xx_reset_sleep {
				phandle = <0x3f3>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x5dd>;

				mux {
					pins = "gpio20";
					function = "gpio";
				};

				config {
					pins = "gpio20";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x5e0>;

				mux {
					pins = "gpio20";
					function = "gpio";
				};

				config {
					pins = "gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x5e5>;

				mux {
					pins = "gpio21";
					function = "gpio";
				};

				config {
					pins = "gpio21";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x5e8>;

				mux {
					pins = "gpio21";
					function = "gpio";
				};

				config {
					pins = "gpio21";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x5ec>;

				mux {
					pins = "gpio77";
					function = "gpio";
				};

				config {
					pins = "gpio77";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x5ef>;

				mux {
					pins = "gpio77";
					function = "gpio";
				};

				config {
					pins = "gpio77";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x5f5>;

				mux {
					pins = "gpio79";
					function = "gpio";
				};

				config {
					pins = "gpio79";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x5f7>;

				mux {
					pins = "gpio79";
					function = "gpio";
				};

				config {
					pins = "gpio79";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x5fa>;

				mux {
					pins = "gpio78";
					function = "gpio";
				};

				config {
					pins = "gpio78";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x5fc>;

				mux {
					pins = "gpio78";
					function = "gpio";
				};

				config {
					pins = "gpio78";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_mux {
				phandle = <0x3fe>;

				mux {
					pins = "gpio1";
					function = "gpio";
				};

				config {
					pins = "gpio1";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_mux {
				phandle = <0x3ff>;

				mux {
					pins = "gpio1";
					function = "gpio";
				};

				config {
					pins = "gpio1";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x27c>;

				mux {
					pins = "gpio69\0gpio70";
					function = "cci_i2c";
				};

				config {
					pins = "gpio69\0gpio70";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x27e>;

				mux {
					pins = "gpio69\0gpio70";
					function = "cci_i2c";
				};

				config {
					pins = "gpio69\0gpio70";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x27d>;

				mux {
					pins = "gpio71\0gpio72";
					function = "cci_i2c";
				};

				config {
					pins = "gpio71\0gpio72";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x27f>;

				mux {
					pins = "gpio71\0gpio72";
					function = "cci_i2c";
				};

				config {
					pins = "gpio71\0gpio72";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x280>;

				mux {
					pins = "gpio73\0gpio74";
					function = "cci_i2c";
				};

				config {
					pins = "gpio73\0gpio74";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x282>;

				mux {
					pins = "gpio73\0gpio74";
					function = "cci_i2c";
				};

				config {
					pins = "gpio73\0gpio74";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci3_active {
				phandle = <0x281>;

				mux {
					pins = "gpio75\0gpio76";
					function = "cci_i2c";
				};

				config {
					pins = "gpio75\0gpio76";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci3_suspend {
				phandle = <0x283>;

				mux {
					pins = "gpio75\0gpio76";
					function = "cci_i2c";
				};

				config {
					pins = "gpio75\0gpio76";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x400>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x401>;

					mux {
						pins = "gpio97";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x402>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x403>;

					mux {
						pins = "gpio100";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x404>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x405>;

					mux {
						pins = "gpio98";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x406>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x407>;

					mux {
						pins = "gpio99";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_sleep {
					phandle = <0x408>;

					mux {
						pins = "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_clk_active {
					phandle = <0x409>;

					mux {
						pins = "gpio106";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x40a>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x40b>;

					mux {
						pins = "gpio108";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x40c>;

					mux {
						pins = "gpio107";
						function = "gpio";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x40d>;

					mux {
						pins = "gpio107";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x40e>;

					mux {
						pins = "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x40f>;

					mux {
						pins = "gpio105";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep {
					phandle = <0x410>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x411>;

					mux {
						pins = "gpio101";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x412>;

					mux {
						pins = "gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x413>;

					mux {
						pins = "gpio103";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x414>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x415>;

					mux {
						pins = "gpio102";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x416>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x417>;

					mux {
						pins = "gpio104";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x418>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x419>;

					mux {
						pins = "gpio97";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x41a>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x41b>;

					mux {
						pins = "gpio100";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x41c>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x41d>;

					mux {
						pins = "gpio98";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x41e>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x41f>;

					mux {
						pins = "gpio99";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_sleep {
					phandle = <0x420>;

					mux {
						pins = "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_sck_active {
					phandle = <0x421>;

					mux {
						pins = "gpio106";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x422>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_ws_active {
					phandle = <0x423>;

					mux {
						pins = "gpio108";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x424>;

					mux {
						pins = "gpio107";
						function = "gpio";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x425>;

					mux {
						pins = "gpio107";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x426>;

					mux {
						pins = "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x427>;

					mux {
						pins = "gpio105";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x428>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x429>;

					mux {
						pins = "gpio101";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x42a>;

					mux {
						pins = "gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active {
					phandle = <0x42b>;

					mux {
						pins = "gpio103";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x42c>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x42d>;

					mux {
						pins = "gpio102";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x42e>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x42f>;

					mux {
						pins = "gpio104";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x430>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x431>;

					mux {
						pins = "gpio96";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x432>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x433>;

					mux {
						pins = "gpio97";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x434>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x435>;

					mux {
						pins = "gpio100";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x436>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x437>;

					mux {
						pins = "gpio98";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x438>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x439>;

					mux {
						pins = "gpio99";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x43a>;

					mux {
						pins = "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x43b>;

					mux {
						pins = "gpio105";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_sleep {
					phandle = <0x43c>;

					mux {
						pins = "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sck_active {
					phandle = <0x43d>;

					mux {
						pins = "gpio106";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_sleep {
					phandle = <0x43e>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_ws_active {
					phandle = <0x43f>;

					mux {
						pins = "gpio108";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x440>;

					mux {
						pins = "gpio107";
						function = "gpio";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x441>;

					mux {
						pins = "gpio107";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio107";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x442>;

					mux {
						pins = "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x443>;

					mux {
						pins = "gpio105";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep {
					phandle = <0x444>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active {
					phandle = <0x445>;

					mux {
						pins = "gpio101";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x446>;

					mux {
						pins = "gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x447>;

					mux {
						pins = "gpio103";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x448>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x449>;

					mux {
						pins = "gpio102";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x44a>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x44b>;

					mux {
						pins = "gpio104";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x44c>;

				sde_dsi_active {
					phandle = <0x44d>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x44e>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {
				phandle = <0x44f>;

				sde_te_active {
					phandle = <0x450>;

					mux {
						pins = "gpio80";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x451>;

					mux {
						pins = "gpio80";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x452>;

				usb3phy_portselect_default {
					phandle = <0x453>;

					mux {
						pins = "gpio140";
						function = "usb_phy";
					};

					config {
						pins = "gpio140";
						bias-disable;
						drive-strength = <0x02>;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x454>;

					mux {
						pins = "gpio105\0gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio105\0gpio81";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x455>;

					mux {
						pins = "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x456>;

					mux {
						pins = "gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x457>;

					mux {
						pins = "gpio105\0gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio105\0gpio81";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x458>;

					mux {
						pins = "gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio84";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x459>;

					mux {
						pins = "gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio84";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			if_pmic_irq {
				phandle = <0x5b4>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			usbpd_irq {
				phandle = <0x5b5>;

				mux {
					pins = "gpio140";
					function = "gpio";
				};

				config {
					pins = "gpio140";
					drive-strength = <0x08>;
					input-enable;
					bias-disable;
				};
			};

			hall_irq {
				phandle = <0x574>;

				mux {
					pins = "gpio101";
					function = "gpio";
				};

				config {
					pins = "gpio101";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
					bias-pull-up;
				};
			};

			ldo_gpio1 {
				phandle = <0x575>;

				mux {
					pins = "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio42";
					output-high;
					bias-disable;
				};
			};

			et7xx_rst {
				phandle = <0x5b6>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			panel_yd01_te_active {
				phandle = <0x5a6>;

				mux {
					pins = "gpio80";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio80";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_yd01_te_suspend {
				phandle = <0x5aa>;

				mux {
					pins = "gpio80";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio80";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_yd01_reset_active {
				phandle = <0x5a5>;

				mux {
					pins = "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio44";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			panel_yd01_reset_suspend {
				phandle = <0x5a9>;

				mux {
					pins = "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio44";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_yd01_ubcon_active {
				phandle = <0x5a7>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_yd01_ubcon_suspend {
				phandle = <0x5ab>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_yd01_esd_1_active {
				phandle = <0x5a8>;

				mux {
					pins = "gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio3";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_yd01_esd_1_suspend {
				phandle = <0x5ac>;

				mux {
					pins = "gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio3";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			stm_attn_irq {
				phandle = <0x5b8>;

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					input-enable;
					bias-disable;
				};
			};

			stm_attn_input {
				phandle = <0x5b9>;

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					input-enable;
					bias-pull-down;
				};
			};

			nfc_i2c_scl_sleep {
				phandle = <0x5ba>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					drive-strength = <0x06>;
					input-enable;
					bias-disable;
				};
			};

			nfc_i2c_sda_sleep {
				phandle = <0x5bb>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					drive-strength = <0x06>;
					input-enable;
					bias-disable;
				};
			};

			nfc_clk_req_gpio {
				phandle = <0x5bd>;

				mux {
					pins = "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio39";
					drive-strength = <0x06>;
					input-enable;
					bias-pull-down;
				};
			};

			nfc_irq_gpio {
				phandle = <0x5be>;

				mux {
					pins = "gpio41";
					function = "gpio";
				};

				config {
					pins = "gpio41";
					drive-strength = <0x06>;
					input-enable;
					bias-pull-down;
				};
			};

			nfc_ven_gpio {
				phandle = <0x5bf>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					drive-strength = <0x06>;
					output-high;
					bias-disable;
				};
			};

			nfc_firm_gpio {
				phandle = <0x5c0>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive-strength = <0x06>;
					output-low;
					bias-disable;
				};
			};

			qupv3_se5_2hsuart_pins {

				qupv3_se5_2hsuart_tx_active {
					phandle = <0x5c1>;

					mux {
						pins = "gpio22";
						function = "qup05";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_2hsuart_rx_active {
					phandle = <0x5c2>;

					mux {
						pins = "gpio23";
						function = "qup05";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_2hsuart_tx_sleep {
					phandle = <0x5c3>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				qupv3_se5_2hsuart_rx_sleep {
					phandle = <0x5c4>;

					mux {
						pins = "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			tas25xx_gpio_default {
				phandle = <0x5cb>;

				mux {
					pins = "gpio55\0gpio63";
					function = "gpio";
				};

				config {
					pins = "gpio55\0gpio63";
					bias-disable;
				};
			};

			grip_i2c {

				grip_i2c_active {
					phandle = <0x5ff>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			grip_int_active {
				phandle = <0x600>;

				mux {
					pins = "gpio7";
					function = "gpio";
				};

				config {
					pins = "gpio7";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_active_mclk0 {
				phandle = <0x5dc>;

				mux {
					pins = "gpio64";
					function = "cam_mclk";
				};

				config {
					pins = "gpio64";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_suspend_mclk0 {
				phandle = <0x5df>;

				mux {
					pins = "gpio64";
					function = "cam_mclk";
				};

				config {
					pins = "gpio64";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_active_mclk1 {
				phandle = <0x5e4>;

				mux {
					pins = "gpio65";
					function = "cam_mclk";
				};

				config {
					pins = "gpio65";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_suspend_mclk1 {
				phandle = <0x5e7>;

				mux {
					pins = "gpio65";
					function = "cam_mclk";
				};

				config {
					pins = "gpio65";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_active_mclk2 {
				phandle = <0x5eb>;

				mux {
					pins = "gpio66";
					function = "cam_mclk";
				};

				config {
					pins = "gpio66";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_suspend_mclk2 {
				phandle = <0x5ee>;

				mux {
					pins = "gpio66";
					function = "cam_mclk";
				};

				config {
					pins = "gpio66";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_active_mclk3 {
				phandle = <0x5f4>;

				mux {
					pins = "gpio68";
					function = "cam_mclk";
				};

				config {
					pins = "gpio68";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_suspend_mclk3 {
				phandle = <0x5f6>;

				mux {
					pins = "gpio68";
					function = "cam_mclk";
				};

				config {
					pins = "gpio68";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_active_mclk4 {
				phandle = <0x5f9>;

				mux {
					pins = "gpio67";
					function = "cam_mclk";
				};

				config {
					pins = "gpio67";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_suspend_mclk4 {
				phandle = <0x5fb>;

				mux {
					pins = "gpio67";
					function = "cam_mclk";
				};

				config {
					pins = "gpio67";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_active_vana0 {
				phandle = <0x5d0>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_vana0 {
				phandle = <0x5d1>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_vana1 {
				phandle = <0x5e6>;

				mux {
					pins = "gpio14";
					function = "gpio";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_vana1 {
				phandle = <0x5e9>;

				mux {
					pins = "gpio14";
					function = "gpio";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_vana2 {
				phandle = <0x5ed>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x02>;
					output-high;
				};
			};

			cam_sensor_suspend_vana2 {
				phandle = <0x5f0>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			mcu_active {
				phandle = <0x5fd>;

				mux {
					pins = "gpio46\0gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio46\0gpio45";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			mcu_suspend {
				phandle = <0x5fe>;

				mux {
					pins = "gpio46\0gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio46\0gpio45";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_flash_active {
				phandle = <0x5de>;

				mux {
					pins = "gpio96\0gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio96\0gpio97";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_flash_suspend {
				phandle = <0x5e1>;

				mux {
					pins = "gpio96\0gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio96\0gpio97";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-wfi";
					entry-latency-us = <0x294>;
					exit-latency-us = <0x258>;
					min-residency-us = <0x4ec>;
					arm,psci-suspend-param = <0x10>;
					qcom,psci-mode = <0x01>;
					phandle = <0x45a>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-pc";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					min-residency-us = <0x17e6>;
					arm,psci-suspend-param = <0x40>;
					qcom,psci-mode = <0x04>;
					qcom,is-reset;
					qcom,min-child-idx = <0x02>;
					phandle = <0x45b>;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					compatible = "arm,idle-state";
					idle-state-name = "cx-ret";
					entry-latency-us = <0xcbf>;
					exit-latency-us = <0x11d2>;
					min-residency-us = <0x2113>;
					arm,psci-suspend-param = <0x1340>;
					qcom,psci-mode = <0x134>;
					qcom,is-reset;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x02>;
					phandle = <0x45c>;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x03>;
					compatible = "arm,idle-state";
					idle-state-name = "llcc-off";
					entry-latency-us = <0xe36>;
					exit-latency-us = <0x19a2>;
					min-residency-us = <0x2662>;
					arm,psci-suspend-param = <0xb340>;
					qcom,psci-mode = <0xb34>;
					qcom,is-reset;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x02>;
					phandle = <0x45d>;
				};

				qcom,pm-cpu@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x12 0x13 0x14 0x15>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x3d>;
						exit-latency-us = <0x3c>;
						min-residency-us = <0x79>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x45e>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						compatible = "arm,idle-state";
						idle-state-name = "pc";
						entry-latency-us = <0x225>;
						exit-latency-us = <0x385>;
						min-residency-us = <0x6ee>;
						arm,psci-suspend-param = <0x40000003>;
						qcom,psci-cpu-mode = <0x03>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x04>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x393>;
						min-residency-us = <0xfa1>;
						arm,psci-suspend-param = <0x40000004>;
						qcom,psci-cpu-mode = <0x04>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x05>;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x16 0x17 0x18 0x19>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x37>;
						exit-latency-us = <0x42>;
						min-residency-us = <0x79>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x45f>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						compatible = "arm,idle-state";
						idle-state-name = "pc";
						entry-latency-us = <0x20b>;
						exit-latency-us = <0x4dc>;
						min-residency-us = <0x89f>;
						arm,psci-suspend-param = <0x40000003>;
						qcom,psci-cpu-mode = <0x03>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x0c>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x20e>;
						exit-latency-us = <0x73e>;
						min-residency-us = <0x15b3>;
						arm,psci-suspend-param = <0x40000004>;
						qcom,psci-cpu-mode = <0x04>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x0d>;
					};
				};
			};
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		ddr-stats@c300000 {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			mboxes = <0x02 0x00>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0xa9 0x08 0x02 0x04>;
			mboxes = <0xa9 0x08 0x02>;
			phandle = <0x460>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0xa9 0x06 0x03 0x04>;
			mboxes = <0xa9 0x06 0x03>;
			phandle = <0x461>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0xa9 0x03 0x03 0x04>;
			mboxes = <0xa9 0x03 0x03>;
			phandle = <0x462>;
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0x88e7000 0x84>;
			regulator-name = "refgen";
			proxy-supply = <0x18f>;
			qcom,proxy-consumer-enable;
			regulator-enable-ramp-delay = <0x05>;
			phandle = <0x18f>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			clock-rate = <0x00 0x00 0x00 0x1e331eab 0x124f800 0x1e331eab 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x243d5800 0x124f800 0x243d5800 0x243d5800>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000>;
			qcom,sde-ctl-size = <0x1e8>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x45000 0x47000 0x48000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0none\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0cwb\0none\0none";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-intf-off = <0x35000 0x36000 0x3a000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-type = "dp\0dsi\0dp";
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x00>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01>;
			qcom,sde-merge-3d-off = <0x50000 0x50000>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-enc = <0x100>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-ctl = <0xf00>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-native422-supp = <0x01>;
			qcom,sde-dsc-linewidth = <0x800>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x01 0x05 0x09>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x04 0x01 0x02 0x03>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x00 0x00 0x04 0x03>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x419ce0 0x419ce0 0x419ce0 0x419ce0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x419ce0 0x419ce0 0x419ce0 0x419ce0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2ac 0x08 0x2b4 0x08 0x2c4 0x08>;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x960>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-scaling-linewidth = <0xa00>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1000>;
			qcom,sde-mixer-blendstages = <0x09>;
			qcom,sde-highest-bank-bit = <0x08 0x02 0x07 0x01>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-max-bw-low-kbps = <0x47b760>;
			qcom,sde-max-bw-high-kbps = <0x864700>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x04>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x00 0x00 0xffff 0xffff>;
			qcom,sde-safe-lut = <0xff00 0xff00 0xffff 0x01 0xff00 0xff00>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x66666666 0x66666540>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x901 0xd01>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			clocks = <0x28 0x16 0x28 0x17 0x2a 0x01 0x2a 0x1b 0x2a 0x25 0x2a 0x1d 0x2a 0x21>;
			clock-names = "gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			interconnects = <0x32 0x27 0x20 0x200 0x1c 0x02 0x1d 0x20d>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-reg-bus";
			qcom,sde-has-idle-pc;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-dspp-ltm-off = <0x15300>;
			phandle = <0x190>;
			#cooling-cells = <0x02>;
			connectors = <0x469 0x46a 0x5ad 0x5ae 0x468 0x197>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60001>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_144_video {
				qcom,mdss-dsi-panel-name = "nt36672e fhd plus 144Hz video panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0src_byte_clk0\0src_pixel_clk0\0shadow_byte_clk0\0shadow_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x3c 0x30>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x30>;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x38d2d480 0x386dcf78 0x38a05200>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x5b3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 29 01 00 00 00 00 03 c2 1b a0 29 01 00 00 00 00 02 e9 01 29 01 00 00 00 00 02 ff 20 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 66 29 01 00 00 00 00 02 06 40 29 01 00 00 00 00 02 07 38 29 01 00 00 00 00 02 1b 01 29 01 00 00 00 00 02 2d 00 29 01 00 00 00 00 02 2f 83 29 01 00 00 00 00 02 69 91 29 01 00 00 00 00 02 95 d1 29 01 00 00 00 00 02 96 d1 29 01 00 00 00 00 02 f2 64 29 01 00 00 00 00 02 f4 64 29 01 00 00 00 00 02 f6 64 29 01 00 00 00 00 02 f8 64 29 01 00 00 00 00 02 ff 23 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 00 00 29 01 00 00 00 00 02 04 05 29 01 00 00 00 00 02 05 2d 29 01 00 00 00 00 02 06 01 29 01 00 00 00 00 02 07 60 29 01 00 00 00 00 02 08 01 29 01 00 00 00 00 02 09 c7 29 01 00 00 00 00 02 11 01 29 01 00 00 00 00 02 12 95 29 01 00 00 00 00 02 15 68 29 01 00 00 00 00 02 16 0b 29 01 00 00 00 00 02 a0 00 29 01 00 00 00 00 02 30 ff 29 01 00 00 00 00 02 31 f0 29 01 00 00 00 00 02 32 eb 29 01 00 00 00 00 02 33 e5 29 01 00 00 00 00 02 34 dd 29 01 00 00 00 00 02 35 da 29 01 00 00 00 00 02 36 d5 29 01 00 00 00 00 02 37 d0 29 01 00 00 00 00 02 38 ce 29 01 00 00 00 00 02 39 cd 29 01 00 00 00 00 02 3a cd 29 01 00 00 00 00 02 3b cd 29 01 00 00 00 00 02 3d cb 29 01 00 00 00 00 02 3f cb 29 01 00 00 00 00 02 40 c6 29 01 00 00 00 00 02 41 bf 29 01 00 00 00 00 02 45 ff 29 01 00 00 00 00 02 46 f0 29 01 00 00 00 00 02 47 e8 29 01 00 00 00 00 02 48 ce 29 01 00 00 00 00 02 49 bc 29 01 00 00 00 00 02 4a b8 29 01 00 00 00 00 02 4b b5 29 01 00 00 00 00 02 4c b0 29 01 00 00 00 00 02 4d a8 29 01 00 00 00 00 02 4e a0 29 01 00 00 00 00 02 4f 9b 29 01 00 00 00 00 02 50 98 29 01 00 00 00 00 02 51 98 29 01 00 00 00 00 02 52 88 29 01 00 00 00 00 02 53 80 29 01 00 00 00 00 02 54 7f 29 01 00 00 00 00 02 58 ff 29 01 00 00 00 00 02 59 f6 29 01 00 00 00 00 02 5a ed 29 01 00 00 00 00 02 5b e6 29 01 00 00 00 00 02 5c df 29 01 00 00 00 00 02 5d d8 29 01 00 00 00 00 02 5e d3 29 01 00 00 00 00 02 5f ce 29 01 00 00 00 00 02 60 c9 29 01 00 00 00 00 02 61 c4 29 01 00 00 00 00 02 62 c1 29 01 00 00 00 00 02 63 be 29 01 00 00 00 00 02 64 bb 29 01 00 00 00 00 02 65 b8 29 01 00 00 00 00 02 66 b6 29 01 00 00 00 00 02 67 b5 29 01 00 00 00 00 02 ff 24 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 0f 29 01 00 00 00 00 02 03 0c 29 01 00 00 00 00 02 05 1d 29 01 00 00 00 00 02 08 2f 29 01 00 00 00 00 02 09 2e 29 01 00 00 00 00 02 0a 2d 29 01 00 00 00 00 02 0b 2c 29 01 00 00 00 00 02 11 17 29 01 00 00 00 00 02 12 13 29 01 00 00 00 00 02 13 15 29 01 00 00 00 00 02 15 14 29 01 00 00 00 00 02 16 16 29 01 00 00 00 00 02 17 18 29 01 00 00 00 00 02 1b 01 29 01 00 00 00 00 02 1d 1d 29 01 00 00 00 00 02 20 2f 29 01 00 00 00 00 02 21 2e 29 01 00 00 00 00 02 22 2d 29 01 00 00 00 00 02 23 2c 29 01 00 00 00 00 02 29 17 29 01 00 00 00 00 02 2a 13 29 01 00 00 00 00 02 2b 15 29 01 00 00 00 00 02 2f 14 29 01 00 00 00 00 02 30 16 29 01 00 00 00 00 02 31 18 29 01 00 00 00 00 02 32 04 29 01 00 00 00 00 02 34 10 29 01 00 00 00 00 02 35 19 29 01 00 00 00 00 02 36 19 29 01 00 00 00 00 02 4d 11 29 01 00 00 00 00 02 4e 2b 29 01 00 00 00 00 02 4f 2b 29 01 00 00 00 00 02 53 2b 29 01 00 00 00 00 02 71 30 29 01 00 00 00 00 02 79 11 29 01 00 00 00 00 02 7a 82 29 01 00 00 00 00 02 7b 8b 29 01 00 00 00 00 02 7d 04 29 01 00 00 00 00 02 80 04 29 01 00 00 00 00 02 81 04 29 01 00 00 00 00 02 82 13 29 01 00 00 00 00 02 84 31 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 02 86 00 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 02 90 13 29 01 00 00 00 00 02 92 31 29 01 00 00 00 00 02 93 00 29 01 00 00 00 00 02 94 00 29 01 00 00 00 00 02 95 00 29 01 00 00 00 00 02 9c f4 29 01 00 00 00 00 02 9d 01 29 01 00 00 00 00 02 a0 0b 29 01 00 00 00 00 02 a2 0b 29 01 00 00 00 00 02 a3 02 29 01 00 00 00 00 02 a4 04 29 01 00 00 00 00 02 a5 04 29 01 00 00 00 00 02 c6 c0 29 01 00 00 00 00 02 c9 00 29 01 00 00 00 00 02 d9 80 29 01 00 00 00 00 02 e9 02 29 01 00 00 00 00 02 ff 25 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 19 e4 29 01 00 00 00 00 02 21 00 29 01 00 00 00 00 02 66 d8 29 01 00 00 00 00 02 68 50 29 01 00 00 00 00 02 69 10 29 01 00 00 00 00 02 6b 00 29 01 00 00 00 00 02 6d 0d 29 01 00 00 00 00 02 6e 48 29 01 00 00 00 00 02 72 41 29 01 00 00 00 00 02 73 4a 29 01 00 00 00 00 02 74 d0 29 01 00 00 00 00 02 77 62 29 01 00 00 00 00 02 79 81 29 01 00 00 00 00 02 7d 03 29 01 00 00 00 00 02 7e 15 29 01 00 00 00 00 02 7f 00 29 01 00 00 00 00 02 84 4d 29 01 00 00 00 00 02 cf 00 29 01 00 00 00 00 02 d6 80 29 01 00 00 00 00 02 d7 80 29 01 00 00 00 00 02 ef 20 29 01 00 00 00 00 02 f0 84 29 01 00 00 00 00 02 ff 26 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 80 05 29 01 00 00 00 00 02 81 0b 29 01 00 00 00 00 02 83 01 29 01 00 00 00 00 02 84 03 29 01 00 00 00 00 02 85 01 29 01 00 00 00 00 02 86 03 29 01 00 00 00 00 02 87 01 29 01 00 00 00 00 02 88 06 29 01 00 00 00 00 02 8a 1a 29 01 00 00 00 00 02 8b 11 29 01 00 00 00 00 02 8c 24 29 01 00 00 00 00 02 8e 42 29 01 00 00 00 00 02 8f 11 29 01 00 00 00 00 02 90 11 29 01 00 00 00 00 02 91 11 29 01 00 00 00 00 02 9a 80 29 01 00 00 00 00 02 9b 04 29 01 00 00 00 00 02 9c 00 29 01 00 00 00 00 02 9d 00 29 01 00 00 00 00 02 9e 00 29 01 00 00 00 00 02 ff 27 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 68 29 01 00 00 00 00 02 20 81 29 01 00 00 00 00 02 21 30 29 01 00 00 00 00 02 25 81 29 01 00 00 00 00 02 26 67 29 01 00 00 00 00 02 6e 00 29 01 00 00 00 00 02 6f 00 29 01 00 00 00 00 02 70 00 29 01 00 00 00 00 02 71 00 29 01 00 00 00 00 02 72 00 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 02 76 00 29 01 00 00 00 00 02 77 00 29 01 00 00 00 00 02 7d 09 29 01 00 00 00 00 02 7e 67 29 01 00 00 00 00 02 80 23 29 01 00 00 00 00 02 82 09 29 01 00 00 00 00 02 83 67 29 01 00 00 00 00 02 88 01 29 01 00 00 00 00 02 89 10 29 01 00 00 00 00 02 a5 10 29 01 00 00 00 00 02 a6 23 29 01 00 00 00 00 02 a7 01 29 01 00 00 00 00 02 b6 40 29 01 00 00 00 00 02 ff 2a 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 00 91 29 01 00 00 00 00 02 03 20 29 01 00 00 00 00 02 04 78 29 01 00 00 00 00 02 07 60 29 01 00 00 00 00 02 0a 70 29 01 00 00 00 00 02 0c 04 29 01 00 00 00 00 02 0d 40 29 01 00 00 00 00 02 0f 01 29 01 00 00 00 00 02 11 e0 29 01 00 00 00 00 02 15 0f 29 01 00 00 00 00 02 16 03 29 01 00 00 00 00 02 19 0e 29 01 00 00 00 00 02 1a d7 29 01 00 00 00 00 02 1b 14 29 01 00 00 00 00 02 1d 2e 29 01 00 00 00 00 02 1e 33 29 01 00 00 00 00 02 1f 33 29 01 00 00 00 00 02 20 33 29 01 00 00 00 00 02 28 fd 29 01 00 00 00 00 02 29 0d 29 01 00 00 00 00 02 2a b7 29 01 00 00 00 00 02 2d 09 29 01 00 00 00 00 02 2f 02 29 01 00 00 00 00 02 30 47 29 01 00 00 00 00 02 33 d8 29 01 00 00 00 00 02 34 ff 29 01 00 00 00 00 02 35 40 29 01 00 00 00 00 02 36 b8 29 01 00 00 00 00 02 37 f9 29 01 00 00 00 00 02 38 45 29 01 00 00 00 00 02 39 b3 29 01 00 00 00 00 02 3a 47 29 01 00 00 00 00 02 4a f0 29 01 00 00 00 00 02 ff 20 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 e2 00 e9 00 f6 01 01 01 0c 01 15 01 20 01 28 29 01 00 00 00 00 11 b1 01 33 01 51 01 6e 01 9a 01 c0 01 fd 02 34 02 35 29 01 00 00 00 00 11 b2 02 6b 02 a9 02 d1 03 04 03 25 03 51 03 5f 03 6d 29 01 00 00 00 00 0f b3 03 7d 03 90 03 a7 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b4 00 aa 00 b3 00 c4 00 d4 00 e2 00 f0 00 fc 01 08 29 01 00 00 00 00 11 b5 01 12 01 39 01 58 01 8c 01 b5 01 f7 02 30 02 31 29 01 00 00 00 00 11 b6 02 68 02 a6 02 ce 03 01 03 23 03 4e 03 5c 03 6a 29 01 00 00 00 00 0f b7 03 7b 03 8e 03 a5 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b8 00 00 00 20 00 47 00 65 00 85 00 99 00 ad 00 c0 29 01 00 00 00 00 11 b9 00 d2 01 06 01 30 01 70 01 9f 01 e8 02 25 02 26 29 01 00 00 00 00 11 ba 02 5f 02 9f 02 c7 02 fd 03 20 03 52 03 63 03 67 29 01 00 00 00 00 0f bb 03 78 03 8b 03 a3 03 b9 03 d4 03 d8 00 00 29 01 00 00 00 00 02 ff 21 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 e2 00 e9 00 f6 01 01 01 0c 01 15 01 20 01 28 29 01 00 00 00 00 11 b1 01 33 01 51 01 6e 01 9a 01 c0 01 fd 02 34 02 35 29 01 00 00 00 00 11 b2 02 6b 02 a9 02 d1 03 04 03 25 03 51 03 5f 03 6d 29 01 00 00 00 00 0f b3 03 7d 03 90 03 a7 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b4 00 aa 00 b3 00 c4 00 d4 00 e2 00 f0 00 fc 01 08 29 01 00 00 00 00 11 b5 01 12 01 39 01 58 01 8c 01 b5 01 f7 02 30 02 31 29 01 00 00 00 00 11 b6 02 68 02 a6 02 ce 03 01 03 23 03 4e 03 5c 03 6a 29 01 00 00 00 00 0f b7 03 7b 03 8e 03 a5 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b8 00 00 00 20 00 47 00 65 00 85 00 99 00 ad 00 c0 29 01 00 00 00 00 11 b9 00 d2 01 06 01 30 01 70 01 9f 01 e8 02 25 02 26 29 01 00 00 00 00 11 ba 02 5f 02 9f 02 c7 02 fd 03 20 03 52 03 63 03 67 29 01 00 00 00 00 0f bb 03 78 03 8b 03 a3 03 b9 03 d4 03 d8 00 00 29 01 00 00 00 00 02 ff c0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 9c 11 29 01 00 00 00 00 02 9d 11 29 01 00 00 00 00 02 ff f0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 5a 00 29 01 00 00 00 00 02 9f 0c 29 01 00 00 00 00 02 ff d0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 53 22 29 01 00 00 00 00 02 54 02 29 01 00 00 00 00 02 ff e0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 35 82 29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 01 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 24 23 08 08 08 02 04 00 1c 18];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_120_video {
				qcom,mdss-dsi-panel-name = "nt36672e fhd plus 120Hz Video panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0src_byte_clk0\0src_pixel_clk0\0shadow_byte_clk0\0shadow_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x78 0x3c 0x30>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x30>;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x35b92b40 0x35468f28 0x357fdd38>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x5b2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b0 00 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 66 15 01 00 00 00 00 02 06 40 15 01 00 00 00 00 02 07 38 15 01 00 00 00 00 02 2f 83 15 01 00 00 00 00 02 69 91 15 01 00 00 00 00 02 95 d1 15 01 00 00 00 00 02 96 d1 15 01 00 00 00 00 02 f2 64 15 01 00 00 00 00 02 f4 64 15 01 00 00 00 00 02 f6 64 15 01 00 00 00 00 02 f8 64 15 01 00 00 00 00 02 89 1c 15 01 00 00 00 00 02 8a 1c 15 01 00 00 00 00 02 8b 1c 15 01 00 00 00 00 02 8c 1c 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 0f 15 01 00 00 00 00 02 03 0c 15 01 00 00 00 00 02 05 1d 15 01 00 00 00 00 02 08 2f 15 01 00 00 00 00 02 09 2e 15 01 00 00 00 00 02 0a 2d 15 01 00 00 00 00 02 0b 2c 15 01 00 00 00 00 02 11 17 15 01 00 00 00 00 02 12 13 15 01 00 00 00 00 02 13 15 15 01 00 00 00 00 02 15 14 15 01 00 00 00 00 02 16 16 15 01 00 00 00 00 02 17 18 15 01 00 00 00 00 02 1b 01 15 01 00 00 00 00 02 1d 1d 15 01 00 00 00 00 02 20 2f 15 01 00 00 00 00 02 21 2e 15 01 00 00 00 00 02 22 2d 15 01 00 00 00 00 02 23 2c 15 01 00 00 00 00 02 29 17 15 01 00 00 00 00 02 2a 13 15 01 00 00 00 00 02 2b 15 15 01 00 00 00 00 02 2f 14 15 01 00 00 00 00 02 30 16 15 01 00 00 00 00 02 31 18 15 01 00 00 00 00 02 32 04 15 01 00 00 00 00 02 34 10 15 01 00 00 00 00 02 35 1f 15 01 00 00 00 00 02 36 1f 15 01 00 00 00 00 02 4d 14 15 01 00 00 00 00 02 4e 36 15 01 00 00 00 00 02 4f 36 15 01 00 00 00 00 02 53 36 15 01 00 00 00 00 02 71 30 15 01 00 00 00 00 02 79 11 15 01 00 00 00 00 02 7a 82 15 01 00 00 00 00 02 7b 8f 15 01 00 00 00 00 02 7d 04 15 01 00 00 00 00 02 80 04 15 01 00 00 00 00 02 81 04 15 01 00 00 00 00 02 82 13 15 01 00 00 00 00 02 84 31 15 01 00 00 00 00 02 85 00 15 01 00 00 00 00 02 86 00 15 01 00 00 00 00 02 87 00 15 01 00 00 00 00 02 90 13 15 01 00 00 00 00 02 92 31 15 01 00 00 00 00 02 93 00 15 01 00 00 00 00 02 94 00 15 01 00 00 00 00 02 95 00 15 01 00 00 00 00 02 9c f4 15 01 00 00 00 00 02 9d 01 15 01 00 00 00 00 02 a0 0f 15 01 00 00 00 00 02 a2 0f 15 01 00 00 00 00 02 a3 02 15 01 00 00 00 00 02 a4 04 15 01 00 00 00 00 02 a5 04 15 01 00 00 00 00 02 c4 40 15 01 00 00 00 00 02 c6 c0 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 d9 80 15 01 00 00 00 00 02 e9 02 15 01 00 00 00 00 02 ff 25 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 19 e4 15 01 00 00 00 00 02 21 40 15 01 00 00 00 00 02 66 d8 15 01 00 00 00 00 02 68 50 15 01 00 00 00 00 02 69 10 15 01 00 00 00 00 02 6b 00 15 01 00 00 00 00 02 6d 0d 15 01 00 00 00 00 02 6e 48 15 01 00 00 00 00 02 72 41 15 01 00 00 00 00 02 73 4a 15 01 00 00 00 00 02 74 d0 15 01 00 00 00 00 02 77 62 15 01 00 00 00 00 02 79 81 15 01 00 00 00 00 02 7d 03 15 01 00 00 00 00 02 7e 15 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 84 4d 15 01 00 00 00 00 02 cf 80 15 01 00 00 00 00 02 d6 80 15 01 00 00 00 00 02 d7 80 15 01 00 00 00 00 02 ef 20 15 01 00 00 00 00 02 f0 84 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 80 05 15 01 00 00 00 00 02 81 0f 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 03 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 03 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 05 15 01 00 00 00 00 02 8a 1a 15 01 00 00 00 00 02 8b 11 15 01 00 00 00 00 02 8c 24 15 01 00 00 00 00 02 8e 42 15 01 00 00 00 00 02 8f 11 15 01 00 00 00 00 02 90 11 15 01 00 00 00 00 02 91 11 15 01 00 00 00 00 02 9a 80 15 01 00 00 00 00 02 9b 04 15 01 00 00 00 00 02 9c 00 15 01 00 00 00 00 02 9d 00 15 01 00 00 00 00 02 9e 00 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 68 15 01 00 00 00 00 02 20 81 15 01 00 00 00 00 02 21 6a 15 01 00 00 00 00 02 25 81 15 01 00 00 00 00 02 26 94 15 01 00 00 00 00 02 6e 00 15 01 00 00 00 00 02 6f 00 15 01 00 00 00 00 02 70 00 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 00 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 00 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 7d 09 15 01 00 00 00 00 02 7e 67 15 01 00 00 00 00 02 80 23 15 01 00 00 00 00 02 82 09 15 01 00 00 00 00 02 83 67 15 01 00 00 00 00 02 88 01 15 01 00 00 00 00 02 89 10 15 01 00 00 00 00 02 a5 10 15 01 00 00 00 00 02 a6 23 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 b6 40 15 01 00 00 00 00 02 ff 2a 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 03 20 15 01 00 00 00 00 02 07 50 15 01 00 00 00 00 02 0a 70 15 01 00 00 00 00 02 0c 04 15 01 00 00 00 00 02 0d 40 15 01 00 00 00 00 02 0f 01 15 01 00 00 00 00 02 11 e0 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 a4 15 01 00 00 00 00 02 19 0f 15 01 00 00 00 00 02 1a 78 15 01 00 00 00 00 02 1b 23 15 01 00 00 00 00 02 1d 36 15 01 00 00 00 00 02 1e 3e 15 01 00 00 00 00 02 1f 3e 15 01 00 00 00 00 02 20 3e 15 01 00 00 00 00 02 28 fd 15 01 00 00 00 00 02 29 12 15 01 00 00 00 00 02 2a e1 15 01 00 00 00 00 02 2d 0a 15 01 00 00 00 00 02 30 49 15 01 00 00 00 00 02 33 96 15 01 00 00 00 00 02 34 ff 15 01 00 00 00 00 02 35 40 15 01 00 00 00 00 02 36 de 15 01 00 00 00 00 02 37 f9 15 01 00 00 00 00 02 38 45 15 01 00 00 00 00 02 39 d9 15 01 00 00 00 00 02 3a 49 15 01 00 00 00 00 02 4a f0 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 46 00 63 00 81 00 96 00 ab 00 bd 39 01 00 00 00 00 11 b1 00 cf 01 03 01 2f 01 6e 01 9d 01 e7 02 22 02 24 39 01 00 00 00 00 11 b2 02 5d 02 9b 02 c4 02 f9 03 1b 03 48 03 56 03 65 39 01 00 00 00 00 0f b3 03 75 03 87 03 9b 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 19 00 4b 00 69 00 87 00 9c 00 b2 00 c3 39 01 00 00 00 00 11 b5 00 d5 01 0b 01 35 01 73 01 a3 01 ec 02 27 02 29 39 01 00 00 00 00 11 b6 02 60 02 9f 02 c7 02 fb 03 1d 03 4c 03 5a 03 69 39 01 00 00 00 00 0f b7 03 7a 03 8c 03 a0 03 b5 03 cb 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 19 00 4d 00 6a 00 87 00 9c 00 b1 00 c2 39 01 00 00 00 00 11 b9 00 d3 01 08 01 32 01 70 01 9f 01 e8 02 23 02 25 39 01 00 00 00 00 11 ba 02 5c 02 9b 02 c3 02 f8 03 1a 03 4c 03 5b 03 6b 39 01 00 00 00 00 0f bb 03 7d 03 92 03 a7 03 bb 03 ce 03 d7 00 00 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 46 00 63 00 81 00 96 00 ab 00 bd 39 01 00 00 00 00 11 b1 00 cf 01 03 01 2f 01 6e 01 9d 01 e7 02 22 02 24 39 01 00 00 00 00 11 b2 02 5d 02 9b 02 c4 02 f9 03 1b 03 48 03 56 03 65 39 01 00 00 00 00 0f b3 03 75 03 87 03 9b 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 19 00 4b 00 69 00 87 00 9c 00 b2 00 c3 39 01 00 00 00 00 11 b5 00 d5 01 0b 01 35 01 73 01 a3 01 ec 02 27 02 29 39 01 00 00 00 00 11 b6 02 60 02 9f 02 c7 02 fb 03 1d 03 4c 03 5a 03 69 39 01 00 00 00 00 0f b7 03 7a 03 8c 03 a0 03 b5 03 cb 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 19 00 4d 00 6a 00 87 00 9c 00 b1 00 c2 39 01 00 00 00 00 11 b9 00 d3 01 08 01 32 01 70 01 9f 01 e8 02 23 02 25 39 01 00 00 00 00 11 ba 02 5c 02 9b 02 c3 02 f8 03 1a 03 4c 03 5b 03 6b 39 01 00 00 00 00 0f bb 03 7d 03 92 03 a7 03 bb 03 ce 03 d7 00 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 08 24 22 08 08 08 02 04 00 1b 18];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_90hz_video {
				qcom,mdss-dsi-panel-name = "nt36672e 90Hz fhd plus video mode panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x648>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-h-back-porch = <0x44>;
						qcom,mdss-dsi-h-pulse-width = <0x0a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 66 39 01 00 00 00 00 02 06 40 39 01 00 00 00 00 02 07 38 39 01 00 00 00 00 02 18 66 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 5c 90 39 01 00 00 00 00 02 5e aa 39 01 00 00 00 00 02 69 91 39 01 00 00 00 00 02 89 0d 39 01 00 00 00 00 02 8a 0d 39 01 00 00 00 00 02 8d 0d 39 01 00 00 00 00 02 8e 0d 39 01 00 00 00 00 02 8f 0d 39 01 00 00 00 00 02 91 0d 39 01 00 00 00 00 02 95 d1 39 01 00 00 00 00 02 96 d1 39 01 00 00 00 00 02 f2 65 39 01 00 00 00 00 02 f3 64 39 01 00 00 00 00 02 f4 65 39 01 00 00 00 00 02 f5 64 39 01 00 00 00 00 02 f6 65 39 01 00 00 00 00 02 f7 64 39 01 00 00 00 00 02 f8 65 39 01 00 00 00 00 02 f9 64 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 0f 39 01 00 00 00 00 02 03 0c 39 01 00 00 00 00 02 05 1d 39 01 00 00 00 00 02 08 2f 39 01 00 00 00 00 02 09 2e 39 01 00 00 00 00 02 0a 2d 39 01 00 00 00 00 02 0b 2c 39 01 00 00 00 00 02 11 17 39 01 00 00 00 00 02 12 13 39 01 00 00 00 00 02 13 15 39 01 00 00 00 00 02 15 14 39 01 00 00 00 00 02 16 16 39 01 00 00 00 00 02 17 18 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 1d 1d 39 01 00 00 00 00 02 20 2f 39 01 00 00 00 00 02 21 2e 39 01 00 00 00 00 02 22 2d 39 01 00 00 00 00 02 23 2c 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a 13 39 01 00 00 00 00 02 2b 15 39 01 00 00 00 00 02 2f 14 39 01 00 00 00 00 02 30 16 39 01 00 00 00 00 02 31 18 39 01 00 00 00 00 02 32 04 39 01 00 00 00 00 02 34 10 39 01 00 00 00 00 02 35 1f 39 01 00 00 00 00 02 36 1f 39 01 00 00 00 00 02 4d 19 39 01 00 00 00 00 02 4e 45 39 01 00 00 00 00 02 4f 45 39 01 00 00 00 00 02 53 45 39 01 00 00 00 00 02 71 30 39 01 00 00 00 00 02 79 11 39 01 00 00 00 00 02 7a 82 39 01 00 00 00 00 02 7b 94 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 82 13 39 01 00 00 00 00 02 84 31 39 01 00 00 00 00 02 85 00 39 01 00 00 00 00 02 86 00 39 01 00 00 00 00 02 87 00 39 01 00 00 00 00 02 90 13 39 01 00 00 00 00 02 92 31 39 01 00 00 00 00 02 93 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 95 00 39 01 00 00 00 00 02 9c f4 39 01 00 00 00 00 02 9d 01 39 01 00 00 00 00 02 a0 14 39 01 00 00 00 00 02 a2 14 39 01 00 00 00 00 02 a3 02 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c4 40 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 d9 80 39 01 00 00 00 00 02 e9 02 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 0f 1b 39 01 00 00 00 00 02 19 e4 39 01 00 00 00 00 02 21 40 39 01 00 00 00 00 02 66 d8 39 01 00 00 00 00 02 68 50 39 01 00 00 00 00 02 69 10 39 01 00 00 00 00 02 6b 00 39 01 00 00 00 00 02 6d 0d 39 01 00 00 00 00 02 6e 48 39 01 00 00 00 00 02 72 41 39 01 00 00 00 00 02 73 4a 39 01 00 00 00 00 02 74 d0 39 01 00 00 00 00 02 77 62 39 01 00 00 00 00 02 79 7f 39 01 00 00 00 00 02 7d 40 39 01 00 00 00 00 02 7f 00 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 84 0d 39 01 00 00 00 00 02 cf 80 39 01 00 00 00 00 02 d6 80 39 01 00 00 00 00 02 d7 80 39 01 00 00 00 00 02 ef 20 39 01 00 00 00 00 02 f0 84 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 15 04 39 01 00 00 00 00 02 81 14 39 01 00 00 00 00 02 83 02 39 01 00 00 00 00 02 84 03 39 01 00 00 00 00 02 85 01 39 01 00 00 00 00 02 86 03 39 01 00 00 00 00 02 87 01 39 01 00 00 00 00 02 88 06 39 01 00 00 00 00 02 8a 1a 39 01 00 00 00 00 02 8b 11 39 01 00 00 00 00 02 8c 24 39 01 00 00 00 00 02 8e 42 39 01 00 00 00 00 02 8f 11 39 01 00 00 00 00 02 90 11 39 01 00 00 00 00 02 91 11 39 01 00 00 00 00 02 9a 81 39 01 00 00 00 00 02 9b 03 39 01 00 00 00 00 02 9c 00 39 01 00 00 00 00 02 9d 00 39 01 00 00 00 00 02 9e 00 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 68 39 01 00 00 00 00 02 20 81 39 01 00 00 00 00 02 21 ea 39 01 00 00 00 00 02 25 82 39 01 00 00 00 00 02 26 1f 39 01 00 00 00 00 02 6e 00 39 01 00 00 00 00 02 6f 00 39 01 00 00 00 00 02 70 00 39 01 00 00 00 00 02 71 00 39 01 00 00 00 00 02 72 00 39 01 00 00 00 00 02 75 00 39 01 00 00 00 00 02 76 00 39 01 00 00 00 00 02 77 00 39 01 00 00 00 00 02 7d 09 39 01 00 00 00 00 02 7e 67 39 01 00 00 00 00 02 80 23 39 01 00 00 00 00 02 82 09 39 01 00 00 00 00 02 83 67 39 01 00 00 00 00 02 88 01 39 01 00 00 00 00 02 89 10 39 01 00 00 00 00 02 a5 10 39 01 00 00 00 00 02 a6 23 39 01 00 00 00 00 02 a7 01 39 01 00 00 00 00 02 b6 40 39 01 00 00 00 00 02 e3 02 39 01 00 00 00 00 02 e4 e0 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 e6 70 39 01 00 00 00 00 02 e9 03 39 01 00 00 00 00 02 ea 2f 39 01 00 00 00 00 02 eb 01 39 01 00 00 00 00 02 ec 98 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 91 39 01 00 00 00 00 02 03 20 39 01 00 00 00 00 02 07 5a 39 01 00 00 00 00 02 0a 70 39 01 00 00 00 00 02 0d 40 39 01 00 00 00 00 02 0e 02 39 01 00 00 00 00 02 11 f0 39 01 00 00 00 00 02 15 0f 39 01 00 00 00 00 02 16 65 39 01 00 00 00 00 02 19 0f 39 01 00 00 00 00 02 1a 39 39 01 00 00 00 00 02 1b 14 39 01 00 00 00 00 02 1d 36 39 01 00 00 00 00 02 1e 4f 39 01 00 00 00 00 02 1f 4f 39 01 00 00 00 00 02 20 4f 39 01 00 00 00 00 02 28 e4 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a f5 39 01 00 00 00 00 02 2d 06 39 01 00 00 00 00 02 2f 04 39 01 00 00 00 00 02 30 54 39 01 00 00 00 00 02 33 04 39 01 00 00 00 00 02 34 e6 39 01 00 00 00 00 02 35 32 39 01 00 00 00 00 02 36 02 39 01 00 00 00 00 02 37 e1 39 01 00 00 00 00 02 38 36 39 01 00 00 00 00 02 39 fe 39 01 00 00 00 00 02 3a 14 39 01 00 00 00 00 02 46 40 39 01 00 00 00 00 02 47 02 39 01 00 00 00 00 02 4a f0 39 01 00 00 00 00 02 4e 0f 39 01 00 00 00 00 02 4f 65 39 01 00 00 00 00 02 52 0f 39 01 00 00 00 00 02 53 39 39 01 00 00 00 00 02 54 14 39 01 00 00 00 00 02 56 36 39 01 00 00 00 00 02 57 7e 39 01 00 00 00 00 02 58 7e 39 01 00 00 00 00 02 59 7e 39 01 00 00 00 00 02 60 80 39 01 00 00 00 00 02 61 c9 39 01 00 00 00 00 02 62 03 39 01 00 00 00 00 02 63 fb 39 01 00 00 00 00 02 64 03 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 66 01 39 01 00 00 00 00 02 67 04 39 01 00 00 00 00 02 68 91 39 01 00 00 00 00 02 6a 19 39 01 00 00 00 00 02 6b cb 39 01 00 00 00 00 02 6c 20 39 01 00 00 00 00 02 6d e5 39 01 00 00 00 00 02 6e c8 39 01 00 00 00 00 02 6f 22 39 01 00 00 00 00 02 70 e3 39 01 00 00 00 00 02 71 04 39 01 00 00 00 00 02 7a 07 39 01 00 00 00 00 02 7b 40 39 01 00 00 00 00 02 7d 01 39 01 00 00 00 00 02 7f 2c 39 01 00 00 00 00 02 83 0f 39 01 00 00 00 00 02 84 65 39 01 00 00 00 00 02 87 0f 39 01 00 00 00 00 02 88 39 39 01 00 00 00 00 02 89 14 39 01 00 00 00 00 02 8b 36 39 01 00 00 00 00 02 8c 39 39 01 00 00 00 00 02 8d 39 39 01 00 00 00 00 02 8e 39 39 01 00 00 00 00 02 95 80 39 01 00 00 00 00 02 96 fd 39 01 00 00 00 00 02 97 14 39 01 00 00 00 00 02 98 b3 39 01 00 00 00 00 02 99 01 39 01 00 00 00 00 02 9a 08 39 01 00 00 00 00 02 9b 02 39 01 00 00 00 00 02 9c 4c 39 01 00 00 00 00 02 9d bc 39 01 00 00 00 00 02 9f ac 39 01 00 00 00 00 02 a0 ff 39 01 00 00 00 00 02 a2 44 39 01 00 00 00 00 02 a3 78 39 01 00 00 00 00 02 a4 f8 39 01 00 00 00 00 02 a5 4a 39 01 00 00 00 00 02 a6 72 39 01 00 00 00 00 02 a7 4c 39 01 00 00 00 00 02 ff 2c 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 02 39 01 00 00 00 00 02 01 02 39 01 00 00 00 00 02 02 02 39 01 00 00 00 00 02 03 16 39 01 00 00 00 00 02 04 16 39 01 00 00 00 00 02 05 16 39 01 00 00 00 00 02 0d 1f 39 01 00 00 00 00 02 0e 1f 39 01 00 00 00 00 02 16 1b 39 01 00 00 00 00 02 17 4b 39 01 00 00 00 00 02 18 4b 39 01 00 00 00 00 02 19 4b 39 01 00 00 00 00 02 2a 03 39 01 00 00 00 00 02 4d 16 39 01 00 00 00 00 02 4e 02 39 01 00 00 00 00 02 4f 2f 39 01 00 00 00 00 02 53 02 39 01 00 00 00 00 02 54 02 39 01 00 00 00 00 02 55 02 39 01 00 00 00 00 02 56 0e 39 01 00 00 00 00 02 58 0e 39 01 00 00 00 00 02 59 0e 39 01 00 00 00 00 02 61 1f 39 01 00 00 00 00 02 62 1f 39 01 00 00 00 00 02 6a 14 39 01 00 00 00 00 02 6b 34 39 01 00 00 00 00 02 6c 34 39 01 00 00 00 00 02 6d 34 39 01 00 00 00 00 02 7e 03 39 01 00 00 00 00 02 9d 0e 39 01 00 00 00 00 02 9e 02 39 01 00 00 00 00 02 9f 02 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 15 00 3f 00 5f 00 7e 00 97 00 af 00 c3 39 01 00 00 00 00 11 b1 00 d7 01 0a 01 32 01 6f 01 9e 01 e5 02 1d 02 1e 39 01 00 00 00 00 11 b2 02 56 02 94 02 bc 02 f1 03 13 03 41 03 4f 03 5f 39 01 00 00 00 00 0f b3 03 71 03 84 03 99 03 b0 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 17 00 46 00 69 00 8c 00 a5 00 be 00 d1 39 01 00 00 00 00 11 b5 00 e4 01 18 01 40 01 7c 01 aa 01 f0 02 27 02 28 39 01 00 00 00 00 11 b6 02 5e 02 9b 02 c3 02 f6 03 18 03 45 03 54 03 63 39 01 00 00 00 00 0f b7 03 75 03 87 03 9c 03 b2 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 18 00 49 00 6b 00 8e 00 a8 00 c1 00 d3 39 01 00 00 00 00 11 b9 00 e5 01 18 01 3f 01 7b 01 a8 01 ec 02 24 02 26 39 01 00 00 00 00 11 ba 02 5a 02 97 02 c0 02 f4 03 15 03 43 03 51 03 61 39 01 00 00 00 00 0f bb 03 72 03 85 03 9a 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 02 c6 00 39 01 00 00 00 00 02 c7 00 39 01 00 00 00 00 02 c8 00 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 ca 00 39 01 00 00 00 00 02 cb 00 39 01 00 00 00 00 02 cc 00 39 01 00 00 00 00 02 cd 00 39 01 00 00 00 00 02 ce 00 39 01 00 00 00 00 02 cf 00 39 01 00 00 00 00 02 d0 00 39 01 00 00 00 00 02 d1 00 39 01 00 00 00 00 02 d2 00 39 01 00 00 00 00 02 d3 00 39 01 00 00 00 00 02 d4 00 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 d7 00 39 01 00 00 00 00 02 d8 00 39 01 00 00 00 00 02 d9 00 39 01 00 00 00 00 02 da 00 39 01 00 00 00 00 02 db 00 39 01 00 00 00 00 02 dc 00 39 01 00 00 00 00 02 dd 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 df 00 39 01 00 00 00 00 02 e0 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e2 00 39 01 00 00 00 00 02 e3 00 39 01 00 00 00 00 02 e4 00 39 01 00 00 00 00 02 e5 00 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 e7 00 39 01 00 00 00 00 02 e8 00 39 01 00 00 00 00 02 e9 00 39 01 00 00 00 00 02 ff 21 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 15 00 3f 00 5f 00 7e 00 97 00 af 00 c3 39 01 00 00 00 00 11 b1 00 d7 01 0a 01 32 01 6f 01 9e 01 e5 02 1d 02 1e 39 01 00 00 00 00 11 b2 02 56 02 94 02 bc 02 f1 03 13 03 41 03 4f 03 5f 39 01 00 00 00 00 0f b3 03 71 03 84 03 99 03 b0 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 17 00 46 00 69 00 8c 00 a5 00 be 00 d1 39 01 00 00 00 00 11 b5 00 e4 01 18 01 40 01 7c 01 aa 01 f0 02 27 02 28 39 01 00 00 00 00 11 b6 02 5e 02 9b 02 c3 02 f6 03 18 03 45 03 54 03 63 39 01 00 00 00 00 0f b7 03 75 03 87 03 9c 03 b2 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 18 00 49 00 6b 00 8e 00 a8 00 c1 00 d3 39 01 00 00 00 00 11 b9 00 e5 01 18 01 3f 01 7b 01 a8 01 ec 02 24 02 26 39 01 00 00 00 00 11 ba 02 5a 02 97 02 c0 02 f4 03 15 03 43 03 51 03 61 39 01 00 00 00 00 0f bb 03 72 03 85 03 9a 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 35 82 39 01 00 00 00 00 02 85 32 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 1c 01 39 01 00 00 00 00 02 33 01 39 01 00 00 00 00 02 5a 00 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 53 22 39 01 00 00 00 00 02 54 02 39 01 00 00 00 00 02 ff c0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 9c 11 39 01 00 00 00 00 02 9d 11 39 01 00 00 00 00 02 ff 2b 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b7 0a 39 01 00 00 00 00 02 b8 1c 39 01 00 00 00 00 02 c0 01 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 35 01 39 01 00 00 00 00 02 51 ff 39 01 00 00 00 00 02 53 0c 39 01 00 00 00 00 02 55 00 05 01 00 00 78 00 01 11 05 01 00 00 28 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 21 20 06 06 07 02 04 00 16 16];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_60_video {
				qcom,mdss-dsi-panel-name = "nt36672e 60 Hz fhd plus video mode panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x5b1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-h-back-porch = <0x38>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x2e>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 66 39 01 00 00 00 00 02 06 40 39 01 00 00 00 00 02 07 38 39 01 00 00 00 00 02 2f 83 39 01 00 00 00 00 02 69 91 39 01 00 00 00 00 02 95 d1 39 01 00 00 00 00 02 96 d1 39 01 00 00 00 00 02 f2 64 39 01 00 00 00 00 02 f3 54 39 01 00 00 00 00 02 f4 64 39 01 00 00 00 00 02 f5 54 39 01 00 00 00 00 02 f6 64 39 01 00 00 00 00 02 f7 54 39 01 00 00 00 00 02 f8 64 39 01 00 00 00 00 02 f9 54 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 0f 39 01 00 00 00 00 02 03 0c 39 01 00 00 00 00 02 05 1d 39 01 00 00 00 00 02 08 2f 39 01 00 00 00 00 02 09 2e 39 01 00 00 00 00 02 0a 2d 39 01 00 00 00 00 02 0b 2c 39 01 00 00 00 00 02 11 17 39 01 00 00 00 00 02 12 13 39 01 00 00 00 00 02 13 15 39 01 00 00 00 00 02 15 14 39 01 00 00 00 00 02 16 16 39 01 00 00 00 00 02 17 18 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 1d 1d 39 01 00 00 00 00 02 20 2f 39 01 00 00 00 00 02 21 2e 39 01 00 00 00 00 02 22 2d 39 01 00 00 00 00 02 23 2c 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a 13 39 01 00 00 00 00 02 2b 15 39 01 00 00 00 00 02 2f 14 39 01 00 00 00 00 02 30 16 39 01 00 00 00 00 02 31 18 39 01 00 00 00 00 02 32 04 39 01 00 00 00 00 02 34 10 39 01 00 00 00 00 02 35 1f 39 01 00 00 00 00 02 36 1f 39 01 00 00 00 00 02 4d 14 39 01 00 00 00 00 02 4e 36 39 01 00 00 00 00 02 4f 36 39 01 00 00 00 00 02 53 36 39 01 00 00 00 00 02 71 30 39 01 00 00 00 00 02 79 11 39 01 00 00 00 00 02 7a 82 39 01 00 00 00 00 02 7b 8f 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 82 13 39 01 00 00 00 00 02 84 31 39 01 00 00 00 00 02 85 00 39 01 00 00 00 00 02 86 00 39 01 00 00 00 00 02 87 00 39 01 00 00 00 00 02 90 13 39 01 00 00 00 00 02 92 31 39 01 00 00 00 00 02 93 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 95 00 39 01 00 00 00 00 02 9c f4 39 01 00 00 00 00 02 9d 01 39 01 00 00 00 00 02 a0 0f 39 01 00 00 00 00 02 a2 0f 39 01 00 00 00 00 02 a3 02 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 d9 80 39 01 00 00 00 00 02 e9 02 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 18 22 39 01 00 00 00 00 02 19 e4 39 01 00 00 00 00 02 21 40 39 01 00 00 00 00 02 66 d8 39 01 00 00 00 00 02 68 50 39 01 00 00 00 00 02 69 10 39 01 00 00 00 00 02 6b 00 39 01 00 00 00 00 02 6d 0d 39 01 00 00 00 00 02 6e 48 39 01 00 00 00 00 02 72 41 39 01 00 00 00 00 02 73 4a 39 01 00 00 00 00 02 74 d0 39 01 00 00 00 00 02 77 62 39 01 00 00 00 00 02 79 7e 39 01 00 00 00 00 02 7d 03 39 01 00 00 00 00 02 7e 15 39 01 00 00 00 00 02 7f 00 39 01 00 00 00 00 02 84 4d 39 01 00 00 00 00 02 cf 80 39 01 00 00 00 00 02 d6 80 39 01 00 00 00 00 02 d7 80 39 01 00 00 00 00 02 ef 20 39 01 00 00 00 00 02 f0 84 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 81 0f 39 01 00 00 00 00 02 83 01 39 01 00 00 00 00 02 84 03 39 01 00 00 00 00 02 85 01 39 01 00 00 00 00 02 86 03 39 01 00 00 00 00 02 87 01 39 01 00 00 00 00 02 88 05 39 01 00 00 00 00 02 8a 1a 39 01 00 00 00 00 02 8b 11 39 01 00 00 00 00 02 8c 24 39 01 00 00 00 00 02 8e 42 39 01 00 00 00 00 02 8f 11 39 01 00 00 00 00 02 90 11 39 01 00 00 00 00 02 91 11 39 01 00 00 00 00 02 9a 80 39 01 00 00 00 00 02 9b 04 39 01 00 00 00 00 02 9c 00 39 01 00 00 00 00 02 9d 00 39 01 00 00 00 00 02 9e 00 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 68 39 01 00 00 00 00 02 20 81 39 01 00 00 00 00 02 21 6a 39 01 00 00 00 00 02 25 81 39 01 00 00 00 00 02 26 94 39 01 00 00 00 00 02 6e 00 39 01 00 00 00 00 02 6f 00 39 01 00 00 00 00 02 70 00 39 01 00 00 00 00 02 71 00 39 01 00 00 00 00 02 72 00 39 01 00 00 00 00 02 75 00 39 01 00 00 00 00 02 76 00 39 01 00 00 00 00 02 77 00 39 01 00 00 00 00 02 7d 09 39 01 00 00 00 00 02 7e 67 39 01 00 00 00 00 02 80 23 39 01 00 00 00 00 02 82 09 39 01 00 00 00 00 02 83 67 39 01 00 00 00 00 02 88 01 39 01 00 00 00 00 02 89 10 39 01 00 00 00 00 02 a5 10 39 01 00 00 00 00 02 a6 23 39 01 00 00 00 00 02 a7 01 39 01 00 00 00 00 02 b6 40 39 01 00 00 00 00 02 e5 02 39 01 00 00 00 00 02 e6 d3 39 01 00 00 00 00 02 eb 03 39 01 00 00 00 00 02 ec 28 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 91 39 01 00 00 00 00 02 03 20 39 01 00 00 00 00 02 07 50 39 01 00 00 00 00 02 0a 70 39 01 00 00 00 00 02 0c 04 39 01 00 00 00 00 02 0d 40 39 01 00 00 00 00 02 0f 01 39 01 00 00 00 00 02 11 e0 39 01 00 00 00 00 02 15 0f 39 01 00 00 00 00 02 16 a4 39 01 00 00 00 00 02 19 0f 39 01 00 00 00 00 02 1a 78 39 01 00 00 00 00 02 1b 23 39 01 00 00 00 00 02 1d 36 39 01 00 00 00 00 02 1e 3e 39 01 00 00 00 00 02 1f 3e 39 01 00 00 00 00 02 20 3e 39 01 00 00 00 00 02 28 fd 39 01 00 00 00 00 02 29 12 39 01 00 00 00 00 02 2a e1 39 01 00 00 00 00 02 2d 0a 39 01 00 00 00 00 02 30 49 39 01 00 00 00 00 02 33 96 39 01 00 00 00 00 02 34 ff 39 01 00 00 00 00 02 35 40 39 01 00 00 00 00 02 36 de 39 01 00 00 00 00 02 37 f9 39 01 00 00 00 00 02 38 45 39 01 00 00 00 00 02 39 d9 39 01 00 00 00 00 02 3a 49 39 01 00 00 00 00 02 4a f0 39 01 00 00 00 00 02 7a 09 39 01 00 00 00 00 02 7b 40 39 01 00 00 00 00 02 7f f0 39 01 00 00 00 00 02 83 0f 39 01 00 00 00 00 02 84 a4 39 01 00 00 00 00 02 87 0f 39 01 00 00 00 00 02 88 78 39 01 00 00 00 00 02 89 23 39 01 00 00 00 00 02 8b 36 39 01 00 00 00 00 02 8c 7d 39 01 00 00 00 00 02 8d 7d 39 01 00 00 00 00 02 8e 7d 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 21 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 2c 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 61 1f 39 01 00 00 00 00 02 62 1f 39 01 00 00 00 00 02 7e 03 39 01 00 00 00 00 02 6a 14 39 01 00 00 00 00 02 6b 36 39 01 00 00 00 00 02 6c 36 39 01 00 00 00 00 02 6d 36 39 01 00 00 00 00 02 53 04 39 01 00 00 00 00 02 54 04 39 01 00 00 00 00 02 55 04 39 01 00 00 00 00 02 56 0f 39 01 00 00 00 00 02 58 0f 39 01 00 00 00 00 02 59 0f 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 55 01 05 01 00 00 78 00 01 11 05 01 00 00 64 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 09 0a 26 25 09 0a 09 02 04 00 1f 19];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_cphy_144hz_video {
				qcom,mdss-dsi-panel-name = "nt36672e 144Hz fhd plus video mode cphy panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x649>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-h-back-porch = <0x50>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x36>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2b00039 0x1000000 0x2c003 0x39010000 0x11c1 0x89280008 0xaa020e 0x2b0007 0xdb70cb7 0x39010000 0x3c2 0x1ba03901 0x00 0x2e90139 0x1000000 0x2ff20 0x39010000 0x2fb 0x1390100 0x02 0x1663901 0x00 0x2064039 0x1000000 0x20738 0x39010000 0x218 0x77390100 0x02 0x69913901 0x00 0x295d139 0x1000000 0x296d1 0x39010000 0x2f2 0x65390100 0x02 0xf3743901 0x00 0x2f46539 0x1000000 0x2f574 0x39010000 0x2f6 0x65390100 0x02 0xf7743901 0x00 0x2f86539 0x1000000 0x2f974 0x39010000 0x289 0x15390100 0x02 0x8a153901 0x00 0x28d1539 0x1000000 0x28e15 0x39010000 0x28f 0x15390100 0x02 0x91153901 0x00 0x2ff2439 0x1000000 0x2fb01 0x39010000 0x201 0xf390100 0x02 0x30c3901 0x00 0x2051d39 0x1000000 0x2082f 0x39010000 0x209 0x2e390100 0x02 0xa2d3901 0x00 0x20b2c39 0x1000000 0x21117 0x39010000 0x212 0x13390100 0x02 0x13153901 0x00 0x2151439 0x1000000 0x21616 0x39010000 0x217 0x18390100 0x02 0x1b013901 0x00 0x21d1d39 0x1000000 0x2202f 0x39010000 0x221 0x2e390100 0x02 0x222d3901 0x00 0x2232c39 0x1000000 0x22917 0x39010000 0x22a 0x13390100 0x02 0x2b153901 0x00 0x22f1439 0x1000000 0x23016 0x39010000 0x231 0x18390100 0x02 0x32043901 0x00 0x2341039 0x1000000 0x2351f 0x39010000 0x236 0x1f390100 0x02 0x4d1b3901 0x00 0x24e4b39 0x1000000 0x24f4b 0x39010000 0x253 0x4b390100 0x02 0x71303901 0x00 0x2791139 0x1000000 0x27a82 0x39010000 0x27b 0x96390100 0x02 0x7d043901 0x00 0x2800439 0x1000000 0x28104 0x39010000 0x282 0x13390100 0x02 0x84313901 0x00 0x2850039 0x1000000 0x28600 0x39010000 0x287 0x390100 0x02 0x90133901 0x00 0x2923139 0x1000000 0x29300 0x39010000 0x294 0x390100 0x02 0x95003901 0x00 0x29cf439 0x1000000 0x29d01 0x39010000 0x2a0 0x16390100 0x02 0xa2163901 0x00 0x2a30239 0x1000000 0x2a404 0x39010000 0x2a5 0x4390100 0x02 0xc6c03901 0x00 0x2c90039 0x1000000 0x2d980 0x39010000 0x2e9 0x2390100 0x02 0xff253901 0x00 0x2fb0139 0x1000000 0x21822 0x39010000 0x219 0xe4390100 0x02 0x21403901 0x00 0x266d839 0x1000000 0x26850 0x39010000 0x269 0x10390100 0x02 0x6b003901 0x00 0x26d0d39 0x1000000 0x26e48 0x39010000 0x272 0x41390100 0x02 0x734a3901 0x00 0x274d039 0x1000000 0x27762 0x39010000 0x279 0x81390100 0x02 0x7d403901 0x00 0x27e1d39 0x1000000 0x27f00 0x39010000 0x280 0x4390100 0x02 0x840d3901 0x00 0x2cf8039 0x1000000 0x2d680 0x39010000 0x2d7 0x80390100 0x02 0xef203901 0x00 0x2f08439 0x1000000 0x2ff26 0x39010000 0x2fb 0x1390100 0x02 0x15043901 0x00 0x2811639 0x1000000 0x28303 0x39010000 0x284 0x3390100 0x02 0x85013901 0x00 0x2860339 0x1000000 0x28701 0x39010000 0x28a 0x1a390100 0x02 0x8b113901 0x00 0x28c2439 0x1000000 0x28e42 0x39010000 0x28f 0x11390100 0x02 0x90113901 0x00 0x2911139 0x1000000 0x29a81 0x39010000 0x29b 0x3390100 0x02 0x9c003901 0x00 0x29d0039 0x1000000 0x29e00 0x39010000 0x2ff 0x27390100 0x02 0xfb013901 0x00 0x2016039 0x1000000 0x22081 0x39010000 0x221 0xea390100 0x02 0x25823901 0x00 0x2263f39 0x1000000 0x26e00 0x39010000 0x26f 0x390100 0x02 0x70003901 0x00 0x2710039 0x1000000 0x27200 0x39010000 0x275 0x390100 0x02 0x76003901 0x00 0x2770039 0x1000000 0x27d09 0x39010000 0x27e 0x5f390100 0x02 0x80233901 0x00 0x2820939 0x1000000 0x2835f 0x39010000 0x288 0x1390100 0x02 0x89103901 0x00 0x2a51039 0x1000000 0x2a623 0x39010000 0x2a7 0x1390100 0x02 0xb6403901 0x00 0x2e30239 0x1000000 0x2e4e0 0x39010000 0x2e5 0x1390100 0x02 0xe6333901 0x00 0x2e90339 0x1000000 0x2ea5e 0x39010000 0x2eb 0x1390100 0x02 0xec673901 0x00 0x2ff2a39 0x1000000 0x2fb01 0x39010000 0x200 0x91390100 0x02 0x3203901 0x00 0x2047339 0x1000000 0x20764 0x39010000 0x20a 0x60390100 0x02 0xc063901 0x00 0x20d4039 0x1000000 0x20e02 0x39010000 0x20f 0x1390100 0x02 0x11583901 0x00 0x2150e39 0x1000000 0x21679 0x39010000 0x219 0xd390100 0x02 0x1af23901 0x00 0x21b1439 0x1000000 0x21d36 0x39010000 0x21e 0x55390100 0x02 0x1f553901 0x00 0x2205539 0x1000000 0x2280a 0x39010000 0x229 0xb390100 0x02 0x2a4b3901 0x00 0x22b0539 0x1000000 0x22d08 0x39010000 0x22f 0x1390100 0x02 0x30473901 0x00 0x2312339 0x1000000 0x23325 0x39010000 0x234 0xff390100 0x02 0x352c3901 0x00 0x2367539 0x1000000 0x237fb 0x39010000 0x238 0x2e390100 0x02 0x39733901 0x00 0x23a4739 0x1000000 0x24640 0x39010000 0x247 0x2390100 0x02 0x4af03901 0x00 0x24e0e39 0x1000000 0x24f8b 0x39010000 0x252 0xe390100 0x02 0x53043901 0x00 0x2541439 0x1000000 0x25636 0x39010000 0x257 0x80390100 0x02 0x58803901 0x00 0x2598039 0x1000000 0x26080 0x39010000 0x261 0xa390100 0x02 0x62033901 0x00 0x263ed39 0x1000000 0x26505 0x39010000 0x266 0x1390100 0x02 0x67043901 0x00 0x2684d39 0x1000000 0x26a0a 0x39010000 0x26b 0xc9390100 0x02 0x6c1f3901 0x00 0x26de339 0x1000000 0x26ec6 0x39010000 0x26f 0x20390100 0x02 0x70e23901 0x00 0x2710439 0x1000000 0x27a04 0x39010000 0x27b 0x40390100 0x02 0x7c013901 0x00 0x27d0139 0x1000000 0x27fe0 0x39010000 0x283 0xf390100 0x02 0x84c53901 0x00 0x2870f39 0x1000000 0x28842 0x39010000 0x289 0x14390100 0x02 0x8b363901 0x00 0x28c3339 0x1000000 0x28d33 0x39010000 0x28e 0x33390100 0x02 0x95803901 0x00 0x296fd39 0x1000000 0x29719 0x39010000 0x298 0x4a390100 0x02 0x99073901 0x00 0x29a0b39 0x1000000 0x29b03 0x39010000 0x29c 0x8b390100 0x02 0x9dff3901 0x00 0x29f8b39 0x1000000 0x2a0ff 0x39010000 0x2a2 0x4e390100 0x02 0xa3013901 0x00 0x2a4f839 0x1000000 0x2a552 0x39010000 0x2a6 0xfd390100 0x02 0xa74b3901 0x00 0x2ff2c39 0x1000000 0x2fb01 0x39010000 0x200 0x2390100 0x02 0x1023901 0x00 0x2020239 0x1000000 0x20316 0x39010000 0x204 0x16390100 0x02 0x5163901 0x00 0x20d1f39 0x1000000 0x20e1f 0x39010000 0x216 0x1b390100 0x02 0x174b3901 0x00 0x2184b39 0x1000000 0x2194b 0x39010000 0x22a 0x3390100 0x02 0x4d163901 0x00 0x24e0339 0x1000000 0x25302 0x39010000 0x254 0x2390100 0x02 0x55023901 0x00 0x2560b39 0x1000000 0x2580b 0x39010000 0x259 0xb390100 0x02 0x61193901 0x00 0x2621939 0x1000000 0x26a10 0x39010000 0x26b 0x2a390100 0x02 0x6c2a3901 0x00 0x26d2a39 0x1000000 0x27e03 0x39010000 0x29d 0xb390100 0x02 0x9e043901 0x00 0x2ff2039 0x1000000 0x2fb01 0x39010000 0x11b0 0xe200e9 0xf60101 0x10c0115 0x1200128 0x39010000 0x11b1 0x1330151 0x16e019a 0x1c001fd 0x2340235 0x39010000 0x11b2 0x26b02a9 0x2d10304 0x3250351 0x35f036d 0x39010000 0xfb3 0x37d0390 0x3a703bb 0x3d403d8 0x3901 0x00 0x11b400aa 0xb300c4 0xd400e2 0xf000fc 0x1083901 0x00 0x11b50112 0x1390158 0x18c01b5 0x1f70230 0x2313901 0x00 0x11b60268 0x2a602ce 0x3010323 0x34e035c 0x36a3901 0x00 0xfb7037b 0x38e03a5 0x3bb03d4 0x3d80000 0x39010000 0x11b8 0x20 0x470065 0x850099 0xad00c0 0x39010000 0x11b9 0xd20106 0x1300170 0x19f01e8 0x2250226 0x39010000 0x11ba 0x25f029f 0x2c702fd 0x3200352 0x3630367 0x39010000 0xfbb 0x378038b 0x3a303b9 0x3d403d8 0x3901 0x00 0x2ff2139 0x1000000 0x2fb01 0x39010000 0x11b0 0xe200e9 0xf60101 0x10c0115 0x1200128 0x39010000 0x11b1 0x1330151 0x16e019a 0x1c001fd 0x2340235 0x39010000 0x11b2 0x26b02a9 0x2d10304 0x3250351 0x35f036d 0x39010000 0xfb3 0x37d0390 0x3a703bb 0x3d403d8 0x3901 0x00 0x11b400aa 0xb300c4 0xd400e2 0xf000fc 0x1083901 0x00 0x11b50112 0x1390158 0x18c01b5 0x1f70230 0x2313901 0x00 0x11b60268 0x2a602ce 0x3010323 0x34e035c 0x36a3901 0x00 0xfb7037b 0x38e03a5 0x3bb03d4 0x3d80000 0x39010000 0x11b8 0x20 0x470065 0x850099 0xad00c0 0x39010000 0x11b9 0xd20106 0x1300170 0x19f01e8 0x2250226 0x39010000 0x11ba 0x25f029f 0x2c702fd 0x3200352 0x3630367 0x39010000 0xfbb 0x378038b 0x3a303b9 0x3d403d8 0x3901 0x00 0x2ffe039 0x1000000 0x2fb01 0x39010000 0x235 0x82390100 0x02 0xfff03901 0x00 0x2fb0139 0x1000000 0x25a00 0x39010000 0x2d2 0x52390100 0x02 0x9f123901 0x00 0x2ffd039 0x1000000 0x2fb01 0x39010000 0x253 0x22390100 0x02 0x54023901 0x00 0x2ffc039 0x1000000 0x2fb01 0x39010000 0x29c 0x11390100 0x02 0x9d113901 0x00 0x2ff1039 0x1000000 0x2fb01 0x39010000 0x235 0x1390100 0x02 0x51ff3901 0x00 0x2530c39 0x1000000 0x25500 0x5010000 0x78000111 0x5010000 0x32000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 22 1f 06 19 07 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_60hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x23cd3c00 0x23a70bc0 0x2380db80>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x64a>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 d1 0b 39 01 00 00 00 00 0c c2 09 24 0c 00 00 10 04 a0 00 09 40 39 01 00 00 00 00 2c c4 00 00 00 00 00 00 00 00 0d 00 00 05 00 00 00 36 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 95 39 01 00 00 00 00 1a d7 00 b9 40 00 40 00 00 e0 0e 00 40 00 00 00 00 00 00 19 40 00 00 00 00 e0 0e 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3c 00 3c 00 3c 00 3c 00 3c 05 00 00 00 00 00 00 00 00 00 0e 00 0e 00 00 00 00 00 00 00 00 00 00 00 00 00 0e 00 36 00 0e 00 30 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 21 00 ff d4 0e 00 00 00 00 00 20 00 53 18 20 00 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 3b 08 04 9a 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 03 51 0f ff 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1d 13 03 19 02 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x64b>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x80390100 0x02 0xe6003901 0x00 0x2b00439 0x1000000 0x3b420 0x1c390100 0x0d 0xb66c0006 0x23af131a 0x504fa05 0x20390100 0x0c 0xc209240c 0x1000 0x940 0x39010000 0x1ad7 0xb94000 0x400000e0 0xe004000 0x00 0x194000 0xe0 0xe390100 0x86 0xcf640b00 0x2200cd03 0x3304000b 0x77010101 0x2020303 0x4040404 0x5000000 0x3b003b01 0x64016401 0x64016401 0x64016403 0xff03ff03 0xff000000 0x3b003b01 0x64016401 0x64016401 0x64016403 0xff03ff03 0xff016201 0x62016201 0x62016201 0x62016201 0x62016201 0x62016201 0x62191919 0x19191919 0x19191919 0x19000000 0x43004301 0x98019806 0x6106610f 0xf60ff60f 0xf60ff60f 0xf6193901 0x00 0x9d10500 0x21022419 0x242d3901 0x00 0x3eb8b8b 0x39010000 0x2f7 0x1390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x64c>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1d 13 03 19 02 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x64d>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5a3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x64e>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0x00 0x00 0x3000 0x6c390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 21 1f 06 19 07 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1d 13 03 19 02 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x64f>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,panel-supply-entries = <0x5a2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				phandle = <0x650>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				phandle = <0x654>;

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 08 24 22 22 08 08 02 04 00 1b 18];
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_S6E3FC3_AMS646YD01_LO_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FC3_AMS646YD01_LO_FHD";
				label = "ss_dsi_panel_S6E3FC3_AMS646YD01_LO_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x1e6>;
				qcom,mdss-brightness-max-level = <0x1e6>;
				qcom,mdss-brightness-default-level = <0xff>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-t-clk-pre = <0x3e>;
				qcom,mdss-dsi-t-clk-post = <0x10>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x96>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMS646YD01";
				samsung,support_gamma_mode2;
				samsung,skip_read_on_pre;
				samsung,elvss_interpolation_temperature = <0xfffffff0>;
				samsung,support_lpm;
				samsung,support_gpara;
				samsung,pointing_gpara;
				samsung,two_byte_gpara;
				samsung,rsc_4_frame_idle;
				samsung,support_factory_panel_swap;
				samsung,support-optical-fingerprint;
				samsung,support_vrr_based_bl;
				samsung,esd-irq-trigger1 = "falling";
				ss,self_display = <0x5b7>;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 00 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,smooth_dimming_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 91 63 29 00 00 00 00 00 02 63 20 29 01 00 00 11 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_normal_tx_cmds_revI = <0x29000000 0x4b0 0x916329 0x00 0x26360 0x29000000 0x4b0 0x2036329 0x00 0x363f1 0x7290000 0x02 0x53202900 0x00 0x35103ff 0x29000000 0x2b5 0x14290000 0x04 0xb0020363 0x29000000 0x363 0xf0002900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_normal_tx_cmds_revG = <0x29000000 0x391 0x2012900 0x00 0x2532029 0x00 0x35103 0xff290000 0x02 0xb5142900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 90 29 00 00 00 00 00 02 90 1c 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 00 76 63 29 00 00 00 00 00 04 63 00 00 00];
				samsung,gamma_mode2_hbm_tx_cmds_revI = <0x29000000 0x4b0 0x916329 0x00 0x26320 0x29000000 0x4b0 0x2036329 0x00 0x363f1 0x290000 0x02 0x53e02900 0x00 0x35103ff 0x29000000 0x2b5 0x14290000 0x04 0xb0020363 0x29000000 0x363 0xf0072900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_hbm_tx_cmds_revG = <0x29000000 0x391 0x2002900 0x00 0x253e029 0x00 0x35103 0xff290000 0x02 0xb5142900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 90 29 00 00 00 00 00 02 90 14 29 00 00 00 00 00 02 53 e0 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 00 76 63 29 00 00 00 00 00 04 63 00 00 00];
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 02 29 00 00 00 00 00 02 f7 0f];
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 03 b3 65 29 00 00 00 00 00 14 65 55 00 b0 51 66 98 15 55 55 55 08 f1 c6 48 40 00 20 10 09 29 00 00 00 00 00 02 55 03];
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00 00];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 00 0b];
				samsung,cell_id_rx_cmds_revA = [06 01 00 00 00 00 01 92 10 00 02];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x03 0x05 0x03 0x04 0x04 0x04 0x07 0x04 0x05 0x05 0x05 0x08 0x05 0x06 0x06 0x06 0x0a 0x05 0x07 0x07 0x07 0x0c 0x06 0x08 0x08 0x08 0x0d 0x07 0x09 0x09 0x09 0x0f 0x07 0x0a 0x0a 0x0a 0x11 0x08 0x0b 0x0b 0x0b 0x13 0x09 0x0c 0x0c 0x0c 0x15 0x0a 0x0d 0x0d 0x0d 0x18 0x0b 0x0e 0x0e 0x0e 0x1a 0x0c 0x0f 0x0f 0x0f 0x1c 0x0d 0x10 0x10 0x10 0x1e 0x0d 0x11 0x11 0x11 0x20 0x0e 0x12 0x12 0x12 0x23 0x0f 0x13 0x13 0x13 0x25 0x10 0x14 0x14 0x14 0x28 0x11 0x15 0x15 0x15 0x2a 0x12 0x16 0x16 0x16 0x2d 0x13 0x17 0x17 0x17 0x2f 0x14 0x18 0x18 0x18 0x32 0x15 0x19 0x19 0x19 0x34 0x16 0x1a 0x1a 0x1a 0x37 0x17 0x1b 0x1b 0x1b 0x3a 0x19 0x1c 0x1c 0x1c 0x3c 0x1a 0x1d 0x1d 0x1d 0x3f 0x1b 0x1e 0x1e 0x1e 0x42 0x1c 0x1f 0x1f 0x1f 0x45 0x1d 0x20 0x20 0x20 0x47 0x1e 0x21 0x21 0x21 0x4a 0x1f 0x22 0x22 0x22 0x4d 0x20 0x23 0x23 0x23 0x50 0x22 0x24 0x24 0x24 0x53 0x23 0x25 0x25 0x25 0x56 0x24 0x26 0x26 0x26 0x59 0x25 0x27 0x27 0x27 0x5c 0x26 0x28 0x28 0x28 0x5f 0x28 0x29 0x29 0x29 0x62 0x29 0x2a 0x2a 0x2a 0x65 0x2a 0x2b 0x2b 0x2b 0x68 0x2b 0x2c 0x2c 0x2c 0x6b 0x2d 0x2d 0x2d 0x2d 0x6e 0x2e 0x2e 0x2e 0x2e 0x71 0x2f 0x2f 0x2f 0x2f 0x74 0x30 0x30 0x30 0x30 0x77 0x32 0x31 0x31 0x31 0x7b 0x33 0x32 0x32 0x32 0x7e 0x34 0x33 0x33 0x33 0x81 0x36 0x34 0x34 0x34 0x84 0x37 0x35 0x35 0x35 0x88 0x38 0x36 0x36 0x36 0x8b 0x3a 0x37 0x37 0x37 0x8e 0x3b 0x38 0x38 0x38 0x92 0x3c 0x39 0x39 0x39 0x95 0x3e 0x3a 0x3a 0x3a 0x98 0x3f 0x3b 0x3b 0x3b 0x9c 0x40 0x3c 0x3c 0x3c 0x9f 0x42 0x3d 0x3d 0x3d 0xa2 0x43 0x3e 0x3e 0x3e 0xa6 0x44 0x3f 0x3f 0x3f 0xa9 0x46 0x40 0x40 0x40 0xad 0x47 0x41 0x41 0x41 0xb0 0x49 0x42 0x42 0x42 0xb4 0x4a 0x43 0x43 0x43 0xb7 0x4c 0x44 0x44 0x44 0xbb 0x4d 0x45 0x45 0x45 0xbe 0x4e 0x46 0x46 0x46 0xc2 0x50 0x47 0x47 0x47 0xc5 0x51 0x48 0x48 0x48 0xc9 0x53 0x49 0x49 0x49 0xcd 0x54 0x4a 0x4a 0x4a 0xd0 0x56 0x4b 0x4b 0x4b 0xd4 0x57 0x4c 0x4c 0x4c 0xd7 0x59 0x4d 0x4d 0x4d 0xdb 0x5a 0x4e 0x4e 0x4e 0xdf 0x5c 0x4f 0x4f 0x4f 0xe3 0x5d 0x50 0x50 0x50 0xe6 0x5f 0x51 0x51 0x51 0xea 0x60 0x52 0x52 0x52 0xee 0x62 0x53 0x53 0x53 0xf1 0x63 0x54 0x54 0x54 0xf5 0x65 0x55 0x55 0x55 0xf9 0x66 0x56 0x56 0x56 0xfd 0x68 0x57 0x57 0x57 0x101 0x69 0x58 0x58 0x58 0x104 0x6b 0x59 0x59 0x59 0x108 0x6c 0x5a 0x5a 0x5a 0x10c 0x6e 0x5b 0x5b 0x5b 0x110 0x70 0x5c 0x5c 0x5c 0x114 0x71 0x5d 0x5d 0x5d 0x118 0x73 0x5e 0x5e 0x5e 0x11b 0x74 0x5f 0x5f 0x5f 0x11f 0x76 0x60 0x60 0x60 0x123 0x77 0x61 0x61 0x61 0x127 0x79 0x62 0x62 0x62 0x12b 0x7b 0x63 0x63 0x63 0x12f 0x7c 0x64 0x64 0x64 0x133 0x7e 0x65 0x65 0x65 0x137 0x7f 0x66 0x66 0x66 0x13b 0x81 0x67 0x67 0x67 0x13f 0x83 0x68 0x68 0x68 0x143 0x84 0x69 0x69 0x69 0x147 0x86 0x6a 0x6a 0x6a 0x14b 0x88 0x6b 0x6b 0x6b 0x14f 0x89 0x6c 0x6c 0x6c 0x153 0x8b 0x6d 0x6d 0x6d 0x157 0x8c 0x6e 0x6e 0x6e 0x15b 0x8e 0x6f 0x6f 0x6f 0x15f 0x90 0x70 0x70 0x70 0x163 0x91 0x71 0x71 0x71 0x168 0x93 0x72 0x72 0x72 0x16c 0x95 0x73 0x73 0x73 0x170 0x96 0x74 0x74 0x74 0x174 0x98 0x75 0x75 0x75 0x178 0x9a 0x76 0x76 0x76 0x17c 0x9c 0x77 0x77 0x77 0x180 0x9d 0x78 0x78 0x78 0x185 0x9f 0x79 0x79 0x79 0x189 0xa1 0x7a 0x7a 0x7a 0x18d 0xa2 0x7b 0x7b 0x7b 0x191 0xa4 0x7c 0x7c 0x7c 0x195 0xa6 0x7d 0x7d 0x7d 0x19a 0xa7 0x7e 0x7e 0x7e 0x19e 0xa9 0x7f 0x7f 0x7f 0x1a2 0xab 0x80 0x80 0x80 0x1a6 0xad 0x81 0x81 0x81 0x1ab 0xae 0x82 0x82 0x82 0x1af 0xb0 0x83 0x83 0x83 0x1b3 0xb2 0x84 0x84 0x84 0x1b8 0xb4 0x85 0x85 0x85 0x1bc 0xb5 0x86 0x86 0x86 0x1c0 0xb7 0x87 0x87 0x87 0x1c5 0xb9 0x88 0x88 0x88 0x1c9 0xbb 0x89 0x89 0x89 0x1cd 0xbc 0x8a 0x8a 0x8a 0x1d1 0xbe 0x8b 0x8b 0x8b 0x1d6 0xc0 0x8c 0x8c 0x8c 0x1da 0xc2 0x8d 0x8d 0x8d 0x1de 0xc3 0x8e 0x8e 0x8e 0x1e3 0xc5 0x8f 0x8f 0x8f 0x1e7 0xc7 0x90 0x90 0x90 0x1eb 0xc9 0x91 0x91 0x91 0x1f0 0xcb 0x92 0x92 0x92 0x1f4 0xcc 0x93 0x93 0x93 0x1f8 0xce 0x94 0x94 0x94 0x1fd 0xd0 0x95 0x95 0x95 0x201 0xd2 0x96 0x96 0x96 0x206 0xd4 0x97 0x97 0x97 0x20a 0xd6 0x98 0x98 0x98 0x20e 0xd7 0x99 0x99 0x99 0x213 0xd9 0x9a 0x9a 0x9a 0x217 0xdb 0x9b 0x9b 0x9b 0x21c 0xdd 0x9c 0x9c 0x9c 0x220 0xdf 0x9d 0x9d 0x9d 0x225 0xe1 0x9e 0x9e 0x9e 0x229 0xe2 0x9f 0x9f 0x9f 0x22e 0xe4 0xa0 0xa0 0xa0 0x232 0xe6 0xa1 0xa1 0xa1 0x237 0xe8 0xa2 0xa2 0xa2 0x23b 0xea 0xa3 0xa3 0xa3 0x240 0xec 0xa4 0xa4 0xa4 0x244 0xed 0xa5 0xa5 0xa5 0x249 0xef 0xa6 0xa6 0xa6 0x24d 0xf1 0xa7 0xa7 0xa7 0x252 0xf3 0xa8 0xa8 0xa8 0x256 0xf5 0xa9 0xa9 0xa9 0x25b 0xf7 0xaa 0xaa 0xaa 0x260 0xf9 0xab 0xab 0xab 0x264 0xfb 0xac 0xac 0xac 0x269 0xfd 0xad 0xad 0xad 0x26d 0xfe 0xae 0xae 0xae 0x272 0x100 0xaf 0xaf 0xaf 0x277 0x102 0xb0 0xb0 0xb0 0x27b 0x104 0xb1 0xb1 0xb1 0x280 0x106 0xb2 0xb2 0xb2 0x284 0x108 0xb3 0xb3 0xb3 0x289 0x10a 0xb4 0xb4 0xb4 0x28e 0x10c 0xb5 0xb5 0xb5 0x292 0x10e 0xb6 0xb6 0xb6 0x297 0x110 0xb7 0xb7 0xb7 0x29c 0x112 0xb8 0xb8 0xb8 0x2a0 0x113 0xb9 0xb9 0xb9 0x2a5 0x115 0xba 0xba 0xba 0x2aa 0x117 0xbb 0xbb 0xbb 0x2ae 0x119 0xbc 0xbc 0xbc 0x2b3 0x11b 0xbd 0xbd 0xbd 0x2b8 0x11d 0xbe 0xbe 0xbe 0x2bd 0x11f 0xbf 0xbf 0xbf 0x2c1 0x121 0xc0 0xc0 0xc0 0x2c6 0x123 0xc1 0xc1 0xc1 0x2cb 0x125 0xc2 0xc2 0xc2 0x2d0 0x127 0xc3 0xc3 0xc3 0x2d4 0x129 0xc4 0xc4 0xc4 0x2d9 0x12b 0xc5 0xc5 0xc5 0x2de 0x12d 0xc6 0xc6 0xc6 0x2e3 0x12f 0xc7 0xc7 0xc7 0x2e8 0x131 0xc8 0xc8 0xc8 0x2ec 0x133 0xc9 0xc9 0xc9 0x2f1 0x135 0xca 0xca 0xca 0x2f6 0x137 0xcb 0xcb 0xcb 0x2fb 0x139 0xcc 0xcc 0xcc 0x300 0x13b 0xcd 0xcd 0xcd 0x304 0x13d 0xce 0xce 0xce 0x309 0x13f 0xcf 0xcf 0xcf 0x30e 0x141 0xd0 0xd0 0xd0 0x313 0x143 0xd1 0xd1 0xd1 0x318 0x145 0xd2 0xd2 0xd2 0x31d 0x147 0xd3 0xd3 0xd3 0x322 0x149 0xd4 0xd4 0xd4 0x327 0x14b 0xd5 0xd5 0xd5 0x32b 0x14d 0xd6 0xd6 0xd6 0x330 0x14f 0xd7 0xd7 0xd7 0x335 0x151 0xd8 0xd8 0xd8 0x33a 0x153 0xd9 0xd9 0xd9 0x33f 0x155 0xda 0xda 0xda 0x344 0x157 0xdb 0xdb 0xdb 0x349 0x159 0xdc 0xdc 0xdc 0x34e 0x15b 0xdd 0xdd 0xdd 0x353 0x15d 0xde 0xde 0xde 0x358 0x15f 0xdf 0xdf 0xdf 0x35d 0x161 0xe0 0xe0 0xe0 0x362 0x163 0xe1 0xe1 0xe1 0x367 0x165 0xe2 0xe2 0xe2 0x36c 0x167 0xe3 0xe3 0xe3 0x371 0x169 0xe4 0xe4 0xe4 0x376 0x16b 0xe5 0xe5 0xe5 0x37b 0x16d 0xe6 0xe6 0xe6 0x380 0x170 0xe7 0xe7 0xe7 0x385 0x172 0xe8 0xe8 0xe8 0x38a 0x174 0xe9 0xe9 0xe9 0x38f 0x176 0xea 0xea 0xea 0x394 0x178 0xeb 0xeb 0xeb 0x399 0x17a 0xec 0xec 0xec 0x39e 0x17c 0xed 0xed 0xed 0x3a3 0x17e 0xee 0xee 0xee 0x3a8 0x180 0xef 0xef 0xef 0x3ad 0x182 0xf0 0xf0 0xf0 0x3b2 0x184 0xf1 0xf1 0xf1 0x3b7 0x186 0xf2 0xf2 0xf2 0x3bc 0x189 0xf3 0xf3 0xf3 0x3c1 0x18b 0xf4 0xf4 0xf4 0x3c7 0x18d 0xf5 0xf5 0xf5 0x3cc 0x18f 0xf6 0xf6 0xf6 0x3d1 0x191 0xf7 0xf7 0xf7 0x3d6 0x193 0xf8 0xf8 0xf8 0x3db 0x195 0xf9 0xf9 0xf9 0x3e0 0x197 0xfa 0xfa 0xfa 0x3e5 0x199 0xfb 0xfb 0xfb 0x3ea 0x19b 0xfc 0xfc 0xfc 0x3f0 0x19e 0xfd 0xfd 0xfd 0x3f5 0x1a0 0xfe 0xfe 0xfe 0x3fa 0x1a2 0xff 0xff 0xff 0x3ff 0x1a4>;
				samsung,hbm_candela_map_table_revI = <0x00 0x100 0x100 0x00 0x1a9 0x01 0x101 0x101 0x02 0x1aa 0x02 0x102 0x102 0x04 0x1ac 0x03 0x103 0x103 0x06 0x1ae 0x04 0x104 0x104 0x08 0x1b0 0x05 0x105 0x105 0x0a 0x1b1 0x06 0x106 0x106 0x0c 0x1b3 0x07 0x107 0x107 0x0e 0x1b4 0x08 0x108 0x108 0x10 0x1b6 0x09 0x109 0x109 0x12 0x1b8 0x0a 0x10a 0x10a 0x14 0x1b9 0x0b 0x10b 0x10b 0x16 0x1bb 0x0c 0x10c 0x10c 0x18 0x1bc 0x0d 0x10d 0x10d 0x1a 0x1be 0x0e 0x10e 0x10e 0x1c 0x1c0 0x0f 0x10f 0x10f 0x1e 0x1c2 0x10 0x110 0x110 0x20 0x1c3 0x11 0x111 0x111 0x22 0x1c5 0x12 0x112 0x112 0x24 0x1c6 0x13 0x113 0x113 0x25 0x1c8 0x14 0x114 0x114 0x26 0x1ca 0x15 0x115 0x115 0x27 0x1cb 0x16 0x116 0x116 0x28 0x1cd 0x17 0x117 0x117 0x29 0x1ce 0x18 0x118 0x118 0x2a 0x1d0 0x19 0x119 0x119 0x2b 0x1d2 0x1a 0x11a 0x11a 0x2c 0x1d4 0x1b 0x11b 0x11b 0x2d 0x1d5 0x1c 0x11c 0x11c 0x2e 0x1d7 0x1d 0x11d 0x11d 0x2f 0x1d8 0x1e 0x11e 0x11e 0x30 0x1da 0x1f 0x11f 0x11f 0x31 0x1dc 0x20 0x120 0x120 0x32 0x1dd 0x21 0x121 0x121 0x33 0x1df 0x22 0x122 0x122 0x34 0x1e0 0x23 0x123 0x123 0x35 0x1e2 0x24 0x124 0x124 0x36 0x1e4 0x25 0x125 0x125 0x37 0x1e5 0x26 0x126 0x126 0x38 0x1e7 0x27 0x127 0x127 0x39 0x1e8 0x28 0x128 0x128 0x3a 0x1ea 0x29 0x129 0x129 0x3b 0x1ec 0x2a 0x12a 0x12a 0x3c 0x1ee 0x2b 0x12b 0x12b 0x3d 0x1ef 0x2c 0x12c 0x12c 0x3e 0x1f1 0x2d 0x12d 0x12d 0x3f 0x1f2 0x2e 0x12e 0x12e 0x40 0x1f4 0x2f 0x12f 0x12f 0x41 0x1f6 0x30 0x130 0x130 0x42 0x1f7 0x31 0x131 0x131 0x43 0x1f9 0x32 0x132 0x132 0x44 0x1fa 0x33 0x133 0x133 0x45 0x1fc 0x34 0x134 0x134 0x46 0x1fe 0x35 0x135 0x135 0x47 0x200 0x36 0x136 0x136 0x48 0x201 0x37 0x137 0x137 0x49 0x203 0x38 0x138 0x138 0x4a 0x204 0x39 0x139 0x139 0x4b 0x206 0x3a 0x13a 0x13a 0x4c 0x208 0x3b 0x13b 0x13b 0x4d 0x209 0x3c 0x13c 0x13c 0x4e 0x20b 0x3d 0x13d 0x13d 0x4f 0x20c 0x3e 0x13e 0x13e 0x50 0x20e 0x3f 0x13f 0x13f 0x51 0x210 0x40 0x140 0x140 0x52 0x211 0x41 0x141 0x141 0x53 0x213 0x42 0x142 0x142 0x54 0x215 0x43 0x143 0x143 0x55 0x216 0x44 0x144 0x144 0x56 0x218 0x45 0x145 0x145 0x57 0x21a 0x46 0x146 0x146 0x58 0x21b 0x47 0x147 0x147 0x59 0x21d 0x48 0x148 0x148 0x5a 0x21e 0x49 0x149 0x149 0x5b 0x220 0x4a 0x14a 0x14a 0x5c 0x222 0x4b 0x14b 0x14b 0x5d 0x223 0x4c 0x14c 0x14c 0x5f 0x225 0x4d 0x14d 0x14d 0x61 0x226 0x4e 0x14e 0x14e 0x63 0x228 0x4f 0x14f 0x14f 0x65 0x22a 0x50 0x150 0x150 0x67 0x22b 0x51 0x151 0x151 0x69 0x22d 0x52 0x152 0x152 0x6b 0x22f 0x53 0x153 0x153 0x6d 0x230 0x54 0x154 0x154 0x6f 0x232 0x55 0x155 0x155 0x71 0x234 0x56 0x156 0x156 0x73 0x235 0x57 0x157 0x157 0x75 0x237 0x58 0x158 0x158 0x77 0x238 0x59 0x159 0x159 0x79 0x23a 0x5a 0x15a 0x15a 0x7b 0x23c 0x5b 0x15b 0x15b 0x7d 0x23d 0x5c 0x15c 0x15c 0x7f 0x23f 0x5d 0x15d 0x15d 0x81 0x241 0x5e 0x15e 0x15e 0x83 0x242 0x5f 0x15f 0x15f 0x85 0x244 0x60 0x160 0x160 0x87 0x246 0x61 0x161 0x161 0x89 0x247 0x62 0x162 0x162 0x8b 0x249 0x63 0x163 0x163 0x8d 0x24a 0x64 0x164 0x164 0x8f 0x24c 0x65 0x165 0x165 0x91 0x24e 0x66 0x166 0x166 0x93 0x24f 0x67 0x167 0x167 0x95 0x251 0x68 0x168 0x168 0x97 0x253 0x69 0x169 0x169 0x9a 0x254 0x6a 0x16a 0x16a 0x9d 0x256 0x6b 0x16b 0x16b 0xa0 0x257 0x6c 0x16c 0x16c 0xa3 0x259 0x6d 0x16d 0x16d 0xa6 0x25b 0x6e 0x16e 0x16e 0xa8 0x25c 0x6f 0x16f 0x16f 0xab 0x25e 0x70 0x170 0x170 0xae 0x260 0x71 0x171 0x171 0xb1 0x261 0x72 0x172 0x172 0xb4 0x263 0x73 0x173 0x173 0xb7 0x264 0x74 0x174 0x174 0xba 0x266 0x75 0x175 0x175 0xbd 0x268 0x76 0x176 0x176 0xc0 0x269 0x77 0x177 0x177 0xc3 0x26b 0x78 0x178 0x178 0xc6 0x26d 0x79 0x179 0x179 0xc9 0x26e 0x7a 0x17a 0x17a 0xcc 0x270 0x7b 0x17b 0x17b 0xcf 0x272 0x7c 0x17c 0x17c 0xd2 0x273 0x7d 0x17d 0x17d 0xd5 0x275 0x7e 0x17e 0x17e 0xd8 0x276 0x7f 0x17f 0x17f 0xdb 0x278 0x80 0x180 0x180 0xde 0x27a 0x81 0x181 0x181 0xe1 0x27b 0x82 0x182 0x182 0xe4 0x27d 0x83 0x183 0x183 0xe7 0x27f 0x84 0x184 0x184 0xea 0x280 0x85 0x185 0x185 0xed 0x282 0x86 0x186 0x186 0xf0 0x283 0x87 0x187 0x187 0xf3 0x285 0x88 0x188 0x188 0xf6 0x287 0x89 0x189 0x189 0xf9 0x288 0x8a 0x18a 0x18a 0xfc 0x28a 0x8b 0x18b 0x18b 0xff 0x28c 0x8c 0x18c 0x18c 0x102 0x28d 0x8d 0x18d 0x18d 0x105 0x28f 0x8e 0x18e 0x18e 0x108 0x291 0x8f 0x18f 0x18f 0x10b 0x292 0x90 0x190 0x190 0x10e 0x294 0x91 0x191 0x191 0x111 0x295 0x92 0x192 0x192 0x114 0x297 0x93 0x193 0x193 0x117 0x299 0x94 0x194 0x194 0x11a 0x29a 0x95 0x195 0x195 0x11d 0x29c 0x96 0x196 0x196 0x120 0x29e 0x97 0x197 0x197 0x123 0x29f 0x98 0x198 0x198 0x126 0x2a1 0x99 0x199 0x199 0x129 0x2a3 0x9a 0x19a 0x19a 0x12c 0x2a4 0x9b 0x19b 0x19b 0x12f 0x2a6 0x9c 0x19c 0x19c 0x132 0x2a7 0x9d 0x19d 0x19d 0x135 0x2a9 0x9e 0x19e 0x19e 0x138 0x2ab 0x9f 0x19f 0x19f 0x13b 0x2ac 0xa0 0x1a0 0x1a0 0x13e 0x2ae 0xa1 0x1a1 0x1a1 0x141 0x2af 0xa2 0x1a2 0x1a2 0x144 0x2b1 0xa3 0x1a3 0x1a3 0x147 0x2b3 0xa4 0x1a4 0x1a4 0x14a 0x2b4 0xa5 0x1a5 0x1a5 0x14d 0x2b6 0xa6 0x1a6 0x1a6 0x150 0x2b8 0xa7 0x1a7 0x1a7 0x153 0x2b9 0xa8 0x1a8 0x1a8 0x156 0x2bb 0xa9 0x1a9 0x1a9 0x159 0x2bd 0xaa 0x1aa 0x1aa 0x15c 0x2be 0xab 0x1ab 0x1ab 0x15f 0x2c0 0xac 0x1ac 0x1ac 0x162 0x2c1 0xad 0x1ad 0x1ad 0x165 0x2c3 0xae 0x1ae 0x1ae 0x168 0x2c5 0xaf 0x1af 0x1af 0x16b 0x2c6 0xb0 0x1b0 0x1b0 0x16e 0x2c8 0xb1 0x1b1 0x1b1 0x171 0x2c9 0xb2 0x1b2 0x1b2 0x174 0x2cb 0xb3 0x1b3 0x1b3 0x177 0x2cd 0xb4 0x1b4 0x1b4 0x17a 0x2cf 0xb5 0x1b5 0x1b5 0x17d 0x2d0 0xb6 0x1b6 0x1b6 0x180 0x2d2 0xb7 0x1b7 0x1b7 0x183 0x2d3 0xb8 0x1b8 0x1b8 0x186 0x2d5 0xb9 0x1b9 0x1b9 0x189 0x2d7 0xba 0x1ba 0x1ba 0x18c 0x2d8 0xbb 0x1bb 0x1bb 0x18f 0x2da 0xbc 0x1bc 0x1bc 0x192 0x2db 0xbd 0x1bd 0x1bd 0x195 0x2dd 0xbe 0x1be 0x1be 0x198 0x2df 0xbf 0x1bf 0x1bf 0x19b 0x2e1 0xc0 0x1c0 0x1c0 0x19e 0x2e2 0xc1 0x1c1 0x1c1 0x1a1 0x2e4 0xc2 0x1c2 0x1c2 0x1a4 0x2e5 0xc3 0x1c3 0x1c3 0x1a7 0x2e7 0xc4 0x1c4 0x1c4 0x1aa 0x2e9 0xc5 0x1c5 0x1c5 0x1ad 0x2ea 0xc6 0x1c6 0x1c6 0x1b0 0x2ec 0xc7 0x1c7 0x1c7 0x1b3 0x2ed 0xc8 0x1c8 0x1c8 0x1b6 0x2ef 0xc9 0x1c9 0x1c9 0x1b9 0x2f1 0xca 0x1ca 0x1ca 0x1bc 0x2f2 0xcb 0x1cb 0x1cb 0x1bf 0x2f4 0xcc 0x1cc 0x1cc 0x1c2 0x2f5 0xcd 0x1cd 0x1cd 0x1c5 0x2f7 0xce 0x1ce 0x1ce 0x1c8 0x2f9 0xcf 0x1cf 0x1cf 0x1cb 0x2fb 0xd0 0x1d0 0x1d0 0x1ce 0x2fc 0xd1 0x1d1 0x1d1 0x1d1 0x2fe 0xd2 0x1d2 0x1d2 0x1d4 0x2ff 0xd3 0x1d3 0x1d3 0x1d7 0x301 0xd4 0x1d4 0x1d4 0x1da 0x303 0xd5 0x1d5 0x1d5 0x1dd 0x304 0xd6 0x1d6 0x1d6 0x1e0 0x306 0xd7 0x1d7 0x1d7 0x1e3 0x307 0xd8 0x1d8 0x1d8 0x1e6 0x309 0xd9 0x1d9 0x1d9 0x1e9 0x30b 0xda 0x1da 0x1da 0x1ec 0x30d 0xdb 0x1db 0x1db 0x1ef 0x30e 0xdc 0x1dc 0x1dc 0x1f2 0x310 0xdd 0x1dd 0x1dd 0x1f5 0x311 0xde 0x1de 0x1de 0x1f8 0x313 0xdf 0x1df 0x1df 0x1fb 0x315 0xe0 0x1e0 0x1e0 0x1fe 0x316 0xe1 0x1e1 0x1e1 0x201 0x318 0xe2 0x1e2 0x1e2 0x204 0x319 0xe3 0x1e3 0x1e3 0x207 0x31b 0xe4 0x1e4 0x1e4 0x20a 0x31d 0xe5 0x1e5 0x1e5 0x20d 0x31f 0xe6 0x1e6 0x1e6 0x210 0x320>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x00 0x1a9 0x01 0x101 0x101 0x03 0x1aa 0x02 0x102 0x102 0x06 0x1ac 0x03 0x103 0x103 0x09 0x1ae 0x04 0x104 0x104 0x0c 0x1b0 0x05 0x105 0x105 0x0f 0x1b1 0x06 0x106 0x106 0x12 0x1b3 0x07 0x107 0x107 0x15 0x1b4 0x08 0x108 0x108 0x18 0x1b6 0x09 0x109 0x109 0x1b 0x1b8 0x0a 0x10a 0x10a 0x1e 0x1b9 0x0b 0x10b 0x10b 0x21 0x1bb 0x0c 0x10c 0x10c 0x24 0x1bc 0x0d 0x10d 0x10d 0x27 0x1be 0x0e 0x10e 0x10e 0x2a 0x1c0 0x0f 0x10f 0x10f 0x2d 0x1c2 0x10 0x110 0x110 0x30 0x1c3 0x11 0x111 0x111 0x33 0x1c5 0x12 0x112 0x112 0x36 0x1c6 0x13 0x113 0x113 0x39 0x1c8 0x14 0x114 0x114 0x3c 0x1ca 0x15 0x115 0x115 0x3f 0x1cb 0x16 0x116 0x116 0x42 0x1cd 0x17 0x117 0x117 0x45 0x1ce 0x18 0x118 0x118 0x48 0x1d0 0x19 0x119 0x119 0x4b 0x1d2 0x1a 0x11a 0x11a 0x4e 0x1d4 0x1b 0x11b 0x11b 0x51 0x1d5 0x1c 0x11c 0x11c 0x54 0x1d7 0x1d 0x11d 0x11d 0x56 0x1d8 0x1e 0x11e 0x11e 0x58 0x1da 0x1f 0x11f 0x11f 0x5a 0x1dc 0x20 0x120 0x120 0x5c 0x1dd 0x21 0x121 0x121 0x5e 0x1df 0x22 0x122 0x122 0x60 0x1e0 0x23 0x123 0x123 0x62 0x1e2 0x24 0x124 0x124 0x64 0x1e4 0x25 0x125 0x125 0x66 0x1e5 0x26 0x126 0x126 0x68 0x1e7 0x27 0x127 0x127 0x6a 0x1e8 0x28 0x128 0x128 0x6c 0x1ea 0x29 0x129 0x129 0x6e 0x1ec 0x2a 0x12a 0x12a 0x70 0x1ee 0x2b 0x12b 0x12b 0x72 0x1ef 0x2c 0x12c 0x12c 0x74 0x1f1 0x2d 0x12d 0x12d 0x76 0x1f2 0x2e 0x12e 0x12e 0x78 0x1f4 0x2f 0x12f 0x12f 0x7a 0x1f6 0x30 0x130 0x130 0x7c 0x1f7 0x31 0x131 0x131 0x7e 0x1f9 0x32 0x132 0x132 0x80 0x1fa 0x33 0x133 0x133 0x82 0x1fc 0x34 0x134 0x134 0x84 0x1fe 0x35 0x135 0x135 0x86 0x200 0x36 0x136 0x136 0x88 0x201 0x37 0x137 0x137 0x8a 0x203 0x38 0x138 0x138 0x8c 0x204 0x39 0x139 0x139 0x8e 0x206 0x3a 0x13a 0x13a 0x90 0x208 0x3b 0x13b 0x13b 0x92 0x209 0x3c 0x13c 0x13c 0x94 0x20b 0x3d 0x13d 0x13d 0x96 0x20c 0x3e 0x13e 0x13e 0x98 0x20e 0x3f 0x13f 0x13f 0x9a 0x210 0x40 0x140 0x140 0x9c 0x211 0x41 0x141 0x141 0x9e 0x213 0x42 0x142 0x142 0xa0 0x215 0x43 0x143 0x143 0xa2 0x216 0x44 0x144 0x144 0xa4 0x218 0x45 0x145 0x145 0xa6 0x21a 0x46 0x146 0x146 0xa8 0x21b 0x47 0x147 0x147 0xaa 0x21d 0x48 0x148 0x148 0xac 0x21e 0x49 0x149 0x149 0xae 0x220 0x4a 0x14a 0x14a 0xb0 0x222 0x4b 0x14b 0x14b 0xb2 0x223 0x4c 0x14c 0x14c 0xb6 0x225 0x4d 0x14d 0x14d 0xba 0x226 0x4e 0x14e 0x14e 0xbe 0x228 0x4f 0x14f 0x14f 0xc2 0x22a 0x50 0x150 0x150 0xc6 0x22b 0x51 0x151 0x151 0xcb 0x22d 0x52 0x152 0x152 0xd0 0x22f 0x53 0x153 0x153 0xd5 0x230 0x54 0x154 0x154 0xda 0x232 0x55 0x155 0x155 0xdf 0x234 0x56 0x156 0x156 0xe4 0x235 0x57 0x157 0x157 0xe9 0x237 0x58 0x158 0x158 0xee 0x238 0x59 0x159 0x159 0xf3 0x23a 0x5a 0x15a 0x15a 0xf8 0x23c 0x5b 0x15b 0x15b 0xfd 0x23d 0x5c 0x15c 0x15c 0x102 0x23f 0x5d 0x15d 0x15d 0x107 0x241 0x5e 0x15e 0x15e 0x10c 0x242 0x5f 0x15f 0x15f 0x111 0x244 0x60 0x160 0x160 0x116 0x246 0x61 0x161 0x161 0x11b 0x247 0x62 0x162 0x162 0x120 0x249 0x63 0x163 0x163 0x125 0x24a 0x64 0x164 0x164 0x12a 0x24c 0x65 0x165 0x165 0x12f 0x24e 0x66 0x166 0x166 0x134 0x24f 0x67 0x167 0x167 0x139 0x251 0x68 0x168 0x168 0x13e 0x253 0x69 0x169 0x169 0x143 0x254 0x6a 0x16a 0x16a 0x148 0x256 0x6b 0x16b 0x16b 0x14d 0x257 0x6c 0x16c 0x16c 0x152 0x259 0x6d 0x16d 0x16d 0x157 0x25b 0x6e 0x16e 0x16e 0x15c 0x25c 0x6f 0x16f 0x16f 0x161 0x25e 0x70 0x170 0x170 0x166 0x260 0x71 0x171 0x171 0x16b 0x261 0x72 0x172 0x172 0x170 0x263 0x73 0x173 0x173 0x175 0x264 0x74 0x174 0x174 0x17a 0x266 0x75 0x175 0x175 0x17f 0x268 0x76 0x176 0x176 0x184 0x269 0x77 0x177 0x177 0x189 0x26b 0x78 0x178 0x178 0x18e 0x26d 0x79 0x179 0x179 0x193 0x26e 0x7a 0x17a 0x17a 0x198 0x270 0x7b 0x17b 0x17b 0x19d 0x272 0x7c 0x17c 0x17c 0x1a2 0x273 0x7d 0x17d 0x17d 0x1a7 0x275 0x7e 0x17e 0x17e 0x1ac 0x276 0x7f 0x17f 0x17f 0x1b1 0x278 0x80 0x180 0x180 0x1b6 0x27a 0x81 0x181 0x181 0x1bb 0x27b 0x82 0x182 0x182 0x1c0 0x27d 0x83 0x183 0x183 0x1c5 0x27f 0x84 0x184 0x184 0x1ca 0x280 0x85 0x185 0x185 0x1cf 0x282 0x86 0x186 0x186 0x1d4 0x283 0x87 0x187 0x187 0x1d9 0x285 0x88 0x188 0x188 0x1de 0x287 0x89 0x189 0x189 0x1e3 0x288 0x8a 0x18a 0x18a 0x1e8 0x28a 0x8b 0x18b 0x18b 0x1ed 0x28c 0x8c 0x18c 0x18c 0x1f2 0x28d 0x8d 0x18d 0x18d 0x1f7 0x28f 0x8e 0x18e 0x18e 0x1fc 0x291 0x8f 0x18f 0x18f 0x201 0x292 0x90 0x190 0x190 0x206 0x294 0x91 0x191 0x191 0x20b 0x295 0x92 0x192 0x192 0x210 0x297 0x93 0x193 0x193 0x215 0x299 0x94 0x194 0x194 0x21a 0x29a 0x95 0x195 0x195 0x21f 0x29c 0x96 0x196 0x196 0x224 0x29e 0x97 0x197 0x197 0x229 0x29f 0x98 0x198 0x198 0x22e 0x2a1 0x99 0x199 0x199 0x233 0x2a3 0x9a 0x19a 0x19a 0x238 0x2a4 0x9b 0x19b 0x19b 0x23d 0x2a6 0x9c 0x19c 0x19c 0x242 0x2a7 0x9d 0x19d 0x19d 0x247 0x2a9 0x9e 0x19e 0x19e 0x24d 0x2ab 0x9f 0x19f 0x19f 0x253 0x2ac 0xa0 0x1a0 0x1a0 0x259 0x2ae 0xa1 0x1a1 0x1a1 0x25f 0x2af 0xa2 0x1a2 0x1a2 0x265 0x2b1 0xa3 0x1a3 0x1a3 0x26b 0x2b3 0xa4 0x1a4 0x1a4 0x271 0x2b4 0xa5 0x1a5 0x1a5 0x277 0x2b6 0xa6 0x1a6 0x1a6 0x27d 0x2b8 0xa7 0x1a7 0x1a7 0x283 0x2b9 0xa8 0x1a8 0x1a8 0x289 0x2bb 0xa9 0x1a9 0x1a9 0x28f 0x2bd 0xaa 0x1aa 0x1aa 0x295 0x2be 0xab 0x1ab 0x1ab 0x29b 0x2c0 0xac 0x1ac 0x1ac 0x2a1 0x2c1 0xad 0x1ad 0x1ad 0x2a7 0x2c3 0xae 0x1ae 0x1ae 0x2ad 0x2c5 0xaf 0x1af 0x1af 0x2b3 0x2c6 0xb0 0x1b0 0x1b0 0x2b9 0x2c8 0xb1 0x1b1 0x1b1 0x2bf 0x2c9 0xb2 0x1b2 0x1b2 0x2c5 0x2cb 0xb3 0x1b3 0x1b3 0x2cb 0x2cd 0xb4 0x1b4 0x1b4 0x2d1 0x2cf 0xb5 0x1b5 0x1b5 0x2d7 0x2d0 0xb6 0x1b6 0x1b6 0x2dd 0x2d2 0xb7 0x1b7 0x1b7 0x2e3 0x2d3 0xb8 0x1b8 0x1b8 0x2e9 0x2d5 0xb9 0x1b9 0x1b9 0x2ef 0x2d7 0xba 0x1ba 0x1ba 0x2f5 0x2d8 0xbb 0x1bb 0x1bb 0x2fb 0x2da 0xbc 0x1bc 0x1bc 0x301 0x2db 0xbd 0x1bd 0x1bd 0x307 0x2dd 0xbe 0x1be 0x1be 0x30d 0x2df 0xbf 0x1bf 0x1bf 0x313 0x2e1 0xc0 0x1c0 0x1c0 0x319 0x2e2 0xc1 0x1c1 0x1c1 0x31f 0x2e4 0xc2 0x1c2 0x1c2 0x325 0x2e5 0xc3 0x1c3 0x1c3 0x32b 0x2e7 0xc4 0x1c4 0x1c4 0x331 0x2e9 0xc5 0x1c5 0x1c5 0x337 0x2ea 0xc6 0x1c6 0x1c6 0x33d 0x2ec 0xc7 0x1c7 0x1c7 0x343 0x2ed 0xc8 0x1c8 0x1c8 0x349 0x2ef 0xc9 0x1c9 0x1c9 0x34f 0x2f1 0xca 0x1ca 0x1ca 0x355 0x2f2 0xcb 0x1cb 0x1cb 0x35b 0x2f4 0xcc 0x1cc 0x1cc 0x361 0x2f5 0xcd 0x1cd 0x1cd 0x367 0x2f7 0xce 0x1ce 0x1ce 0x36d 0x2f9 0xcf 0x1cf 0x1cf 0x373 0x2fb 0xd0 0x1d0 0x1d0 0x379 0x2fc 0xd1 0x1d1 0x1d1 0x37f 0x2fe 0xd2 0x1d2 0x1d2 0x385 0x2ff 0xd3 0x1d3 0x1d3 0x38b 0x301 0xd4 0x1d4 0x1d4 0x391 0x303 0xd5 0x1d5 0x1d5 0x397 0x304 0xd6 0x1d6 0x1d6 0x39d 0x306 0xd7 0x1d7 0x1d7 0x3a3 0x307 0xd8 0x1d8 0x1d8 0x3a9 0x309 0xd9 0x1d9 0x1d9 0x3af 0x30b 0xda 0x1da 0x1da 0x3b5 0x30d 0xdb 0x1db 0x1db 0x3bb 0x30e 0xdc 0x1dc 0x1dc 0x3c1 0x310 0xdd 0x1dd 0x1dd 0x3c7 0x311 0xde 0x1de 0x1de 0x3cd 0x313 0xdf 0x1df 0x1df 0x3d3 0x315 0xe0 0x1e0 0x1e0 0x3d9 0x316 0xe1 0x1e1 0x1e1 0x3df 0x318 0xe2 0x1e2 0x1e2 0x3e5 0x319 0xe3 0x1e3 0x1e3 0x3eb 0x31b 0xe4 0x1e4 0x1e4 0x3f1 0x31d 0xe5 0x1e5 0x1e5 0x3f7 0x31f 0xe6 0x1e6 0x1e6 0x3ff 0x320>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x1b 0x02 0x01 0x0c 0x1f 0x1a 0x0a 0x02 0x20 0x36 0x19 0x1e 0x03 0x37 0xff 0x18 0x3c>;
				samsung,support_hmt;
				samsung,hmt_candela_map_table_revA = <0x00 0x00 0x00 0x10c 0x14 0x01 0x01 0x01 0x10f 0x14 0x02 0x02 0x02 0x112 0x15 0x03 0x03 0x03 0x115 0x15 0x04 0x04 0x04 0x118 0x15 0x05 0x05 0x05 0x11b 0x16 0x06 0x06 0x06 0x11e 0x16 0x07 0x07 0x07 0x121 0x16 0x08 0x08 0x08 0x124 0x17 0x09 0x09 0x09 0x127 0x17 0x0a 0x0a 0x0a 0x12a 0x17 0x0b 0x0b 0x0b 0x12d 0x18 0x0c 0x0c 0x0c 0x130 0x18 0x0d 0x0d 0x0d 0x132 0x18 0x0e 0x0e 0x0e 0x135 0x19 0x0f 0x0f 0x0f 0x138 0x19 0x10 0x10 0x10 0x13b 0x19 0x11 0x11 0x11 0x13e 0x1a 0x12 0x12 0x12 0x141 0x1a 0x13 0x13 0x13 0x144 0x1a 0x14 0x14 0x14 0x147 0x1b 0x15 0x15 0x15 0x14a 0x1b 0x16 0x16 0x16 0x14d 0x1b 0x17 0x17 0x17 0x150 0x1c 0x18 0x18 0x18 0x153 0x1c 0x19 0x19 0x19 0x156 0x1c 0x1a 0x1a 0x1a 0x159 0x1d 0x1b 0x1b 0x1b 0x15c 0x1d 0x1c 0x1c 0x1c 0x15f 0x1d 0x1d 0x1d 0x1d 0x162 0x1e 0x1e 0x1e 0x1e 0x165 0x1e 0x1f 0x1f 0x1f 0x168 0x1e 0x20 0x20 0x20 0x16b 0x1f 0x21 0x21 0x21 0x16e 0x1f 0x22 0x22 0x22 0x171 0x1f 0x23 0x23 0x23 0x174 0x20 0x24 0x24 0x24 0x177 0x20 0x25 0x25 0x25 0x17a 0x20 0x26 0x26 0x26 0x17c 0x21 0x27 0x27 0x27 0x17f 0x21 0x28 0x28 0x28 0x182 0x21 0x29 0x29 0x29 0x185 0x22 0x2a 0x2a 0x2a 0x188 0x22 0x2b 0x2b 0x2b 0x18b 0x22 0x2c 0x2c 0x2c 0x18e 0x23 0x2d 0x2d 0x2d 0x191 0x23 0x2e 0x2e 0x2e 0x194 0x23 0x2f 0x2f 0x2f 0x197 0x24 0x30 0x30 0x30 0x19a 0x24 0x31 0x31 0x31 0x19d 0x24 0x32 0x32 0x32 0x1a0 0x25 0x33 0x33 0x33 0x1a3 0x25 0x34 0x34 0x34 0x1a6 0x25 0x35 0x35 0x35 0x1a9 0x26 0x36 0x36 0x36 0x1ac 0x26 0x37 0x37 0x37 0x1af 0x26 0x38 0x38 0x38 0x1b2 0x27 0x39 0x39 0x39 0x1b5 0x27 0x3a 0x3a 0x3a 0x1b8 0x27 0x3b 0x3b 0x3b 0x1bb 0x28 0x3c 0x3c 0x3c 0x1be 0x28 0x3d 0x3d 0x3d 0x1c1 0x28 0x3e 0x3e 0x3e 0x1c4 0x29 0x3f 0x3f 0x3f 0x1c7 0x29 0x40 0x40 0x40 0x1c9 0x29 0x41 0x41 0x41 0x1cc 0x2a 0x42 0x42 0x42 0x1cf 0x2a 0x43 0x43 0x43 0x1d2 0x2a 0x44 0x44 0x44 0x1d5 0x2b 0x45 0x45 0x45 0x1d8 0x2b 0x46 0x46 0x46 0x1db 0x2b 0x47 0x47 0x47 0x1de 0x2c 0x48 0x48 0x48 0x1e1 0x2c 0x49 0x49 0x49 0x1e4 0x2c 0x4a 0x4a 0x4a 0x1e7 0x2d 0x4b 0x4b 0x4b 0x1ea 0x2d 0x4c 0x4c 0x4c 0x1ed 0x2d 0x4d 0x4d 0x4d 0x1f0 0x2e 0x4e 0x4e 0x4e 0x1f3 0x2e 0x4f 0x4f 0x4f 0x1f6 0x2e 0x50 0x50 0x50 0x1f9 0x2f 0x51 0x51 0x51 0x1fc 0x2f 0x52 0x52 0x52 0x1ff 0x2f 0x53 0x53 0x53 0x202 0x30 0x54 0x54 0x54 0x205 0x30 0x55 0x55 0x55 0x208 0x30 0x56 0x56 0x56 0x20b 0x31 0x57 0x57 0x57 0x20e 0x31 0x58 0x58 0x58 0x211 0x31 0x59 0x59 0x59 0x213 0x32 0x5a 0x5a 0x5a 0x216 0x32 0x5b 0x5b 0x5b 0x219 0x32 0x5c 0x5c 0x5c 0x21c 0x33 0x5d 0x5d 0x5d 0x21f 0x33 0x5e 0x5e 0x5e 0x222 0x33 0x5f 0x5f 0x5f 0x225 0x34 0x60 0x60 0x60 0x228 0x34 0x61 0x61 0x61 0x22b 0x34 0x62 0x62 0x62 0x22e 0x35 0x63 0x63 0x63 0x231 0x35 0x64 0x64 0x64 0x234 0x35 0x65 0x65 0x65 0x237 0x36 0x66 0x66 0x66 0x23a 0x36 0x67 0x67 0x67 0x23d 0x36 0x68 0x68 0x68 0x240 0x37 0x69 0x69 0x69 0x243 0x37 0x6a 0x6a 0x6a 0x246 0x37 0x6b 0x6b 0x6b 0x249 0x38 0x6c 0x6c 0x6c 0x24c 0x38 0x6d 0x6d 0x6d 0x24f 0x38 0x6e 0x6e 0x6e 0x252 0x39 0x6f 0x6f 0x6f 0x255 0x39 0x70 0x70 0x70 0x258 0x39 0x71 0x71 0x71 0x25b 0x3a 0x72 0x72 0x72 0x25e 0x3a 0x73 0x73 0x73 0x260 0x3a 0x74 0x74 0x74 0x263 0x3b 0x75 0x75 0x75 0x266 0x3b 0x76 0x76 0x76 0x269 0x3b 0x77 0x77 0x77 0x26c 0x3c 0x78 0x78 0x78 0x26f 0x3c 0x79 0x79 0x79 0x272 0x3c 0x7a 0x7a 0x7a 0x275 0x3d 0x7b 0x7b 0x7b 0x278 0x3d 0x7c 0x7c 0x7c 0x27b 0x3d 0x7d 0x7d 0x7d 0x27e 0x3e 0x7e 0x7e 0x7e 0x281 0x3e 0x7f 0x7f 0x7f 0x284 0x3e 0x80 0x80 0x80 0x287 0x3f 0x81 0x81 0x81 0x28a 0x3f 0x82 0x82 0x82 0x28d 0x3f 0x83 0x83 0x83 0x290 0x40 0x84 0x84 0x84 0x293 0x40 0x85 0x85 0x85 0x296 0x40 0x86 0x86 0x86 0x299 0x41 0x87 0x87 0x87 0x29c 0x41 0x88 0x88 0x88 0x29f 0x41 0x89 0x89 0x89 0x2a2 0x42 0x8a 0x8a 0x8a 0x2a5 0x42 0x8b 0x8b 0x8b 0x2a8 0x42 0x8c 0x8c 0x8c 0x2aa 0x43 0x8d 0x8d 0x8d 0x2ad 0x43 0x8e 0x8e 0x8e 0x2b0 0x43 0x8f 0x8f 0x8f 0x2b3 0x44 0x90 0x90 0x90 0x2b6 0x44 0x91 0x91 0x91 0x2b9 0x44 0x92 0x92 0x92 0x2bc 0x45 0x93 0x93 0x93 0x2bf 0x45 0x94 0x94 0x94 0x2c2 0x45 0x95 0x95 0x95 0x2c5 0x46 0x96 0x96 0x96 0x2c8 0x46 0x97 0x97 0x97 0x2cb 0x46 0x98 0x98 0x98 0x2ce 0x47 0x99 0x99 0x99 0x2d1 0x47 0x9a 0x9a 0x9a 0x2d4 0x47 0x9b 0x9b 0x9b 0x2d7 0x48 0x9c 0x9c 0x9c 0x2da 0x48 0x9d 0x9d 0x9d 0x2dd 0x48 0x9e 0x9e 0x9e 0x2e0 0x49 0x9f 0x9f 0x9f 0x2e3 0x49 0xa0 0xa0 0xa0 0x2e6 0x49 0xa1 0xa1 0xa1 0x2e9 0x4a 0xa2 0xa2 0xa2 0x2ec 0x4a 0xa3 0xa3 0xa3 0x2ef 0x4a 0xa4 0xa4 0xa4 0x2f2 0x4b 0xa5 0xa5 0xa5 0x2f5 0x4b 0xa6 0xa6 0xa6 0x2f7 0x4b 0xa7 0xa7 0xa7 0x2fa 0x4c 0xa8 0xa8 0xa8 0x2fd 0x4c 0xa9 0xa9 0xa9 0x300 0x4c 0xaa 0xaa 0xaa 0x303 0x4d 0xab 0xab 0xab 0x306 0x4d 0xac 0xac 0xac 0x309 0x4d 0xad 0xad 0xad 0x30c 0x4e 0xae 0xae 0xae 0x30f 0x4e 0xaf 0xaf 0xaf 0x312 0x4e 0xb0 0xb0 0xb0 0x315 0x4f 0xb1 0xb1 0xb1 0x318 0x4f 0xb2 0xb2 0xb2 0x31b 0x4f 0xb3 0xb3 0xb3 0x31e 0x50 0xb4 0xb4 0xb4 0x321 0x50 0xb5 0xb5 0xb5 0x324 0x50 0xb6 0xb6 0xb6 0x327 0x51 0xb7 0xb7 0xb7 0x32a 0x51 0xb8 0xb8 0xb8 0x32d 0x51 0xb9 0xb9 0xb9 0x330 0x52 0xba 0xba 0xba 0x333 0x52 0xbb 0xbb 0xbb 0x336 0x52 0xbc 0xbc 0xbc 0x339 0x53 0xbd 0xbd 0xbd 0x33c 0x53 0xbe 0xbe 0xbe 0x33f 0x53 0xbf 0xbf 0xbf 0x341 0x54 0xc0 0xc0 0xc0 0x344 0x54 0xc1 0xc1 0xc1 0x347 0x54 0xc2 0xc2 0xc2 0x34a 0x55 0xc3 0xc3 0xc3 0x34d 0x55 0xc4 0xc4 0xc4 0x350 0x55 0xc5 0xc5 0xc5 0x353 0x56 0xc6 0xc6 0xc6 0x356 0x56 0xc7 0xc7 0xc7 0x359 0x56 0xc8 0xc8 0xc8 0x35c 0x57 0xc9 0xc9 0xc9 0x35f 0x57 0xca 0xca 0xca 0x362 0x57 0xcb 0xcb 0xcb 0x365 0x58 0xcc 0xcc 0xcc 0x368 0x58 0xcd 0xcd 0xcd 0x36b 0x58 0xce 0xce 0xce 0x36e 0x59 0xcf 0xcf 0xcf 0x371 0x59 0xd0 0xd0 0xd0 0x374 0x59 0xd1 0xd1 0xd1 0x377 0x5a 0xd2 0xd2 0xd2 0x37a 0x5a 0xd3 0xd3 0xd3 0x37d 0x5a 0xd4 0xd4 0xd4 0x380 0x5b 0xd5 0xd5 0xd5 0x383 0x5b 0xd6 0xd6 0xd6 0x386 0x5b 0xd7 0xd7 0xd7 0x389 0x5c 0xd8 0xd8 0xd8 0x38c 0x5c 0xd9 0xd9 0xd9 0x38e 0x5c 0xda 0xda 0xda 0x391 0x5d 0xdb 0xdb 0xdb 0x394 0x5d 0xdc 0xdc 0xdc 0x397 0x5d 0xdd 0xdd 0xdd 0x39a 0x5e 0xde 0xde 0xde 0x39d 0x5e 0xdf 0xdf 0xdf 0x3a0 0x5e 0xe0 0xe0 0xe0 0x3a3 0x5f 0xe1 0xe1 0xe1 0x3a6 0x5f 0xe2 0xe2 0xe2 0x3a9 0x5f 0xe3 0xe3 0xe3 0x3ac 0x60 0xe4 0xe4 0xe4 0x3af 0x60 0xe5 0xe5 0xe5 0x3b2 0x60 0xe6 0xe6 0xe6 0x3b5 0x61 0xe7 0xe7 0xe7 0x3b8 0x61 0xe8 0xe8 0xe8 0x3bb 0x61 0xe9 0xe9 0xe9 0x3be 0x62 0xea 0xea 0xea 0x3c1 0x62 0xeb 0xeb 0xeb 0x3c4 0x62 0xec 0xec 0xec 0x3c7 0x63 0xed 0xed 0xed 0x3ca 0x63 0xee 0xee 0xee 0x3cd 0x63 0xef 0xef 0xef 0x3d0 0x64 0xf0 0xf0 0xf0 0x3d3 0x64 0xf1 0xf1 0xf1 0x3d6 0x64 0xf2 0xf2 0xf2 0x3d8 0x65 0xf3 0xf3 0xf3 0x3db 0x65 0xf4 0xf4 0xf4 0x3de 0x65 0xf5 0xf5 0xf5 0x3e1 0x66 0xf6 0xf6 0xf6 0x3e4 0x66 0xf7 0xf7 0xf7 0x3e7 0x66 0xf8 0xf8 0xf8 0x3ea 0x67 0xf9 0xf9 0xf9 0x3ed 0x67 0xfa 0xfa 0xfa 0x3f0 0x67 0xfb 0xfb 0xfb 0x3f3 0x68 0xfc 0xfc 0xfc 0x3f6 0x68 0xfd 0xfd 0xfd 0x3f9 0x68 0xfe 0xfe 0xfe 0x3fc 0x69 0xff 0xff 0xff 0x3ff 0x69>;
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 22 29 00 00 00 00 00 04 b0 00 0d f2 29 00 00 00 00 00 02 f2 14 29 00 00 00 00 00 04 b0 02 2c 65 29 00 00 00 00 00 02 65 10 29 00 00 00 00 00 04 b0 01 d4 65 29 00 00 00 00 00 03 65 12 d8 29 00 00 00 00 00 04 b0 01 ee 65 29 00 00 00 00 00 05 65 0f 6a 0f 6a 29 00 00 00 11 00 02 f7 0f 29 00 00 00 00 00 04 b0 00 0b cb 29 00 00 00 00 00 02 cb 12 29 00 00 00 00 00 04 b0 00 1f cb 29 00 00 00 00 00 02 cb 12 29 00 00 00 00 00 04 b0 00 39 cb 29 00 00 00 00 00 02 cb bf 29 00 00 00 00 00 04 b0 00 60 cb 29 00 00 00 00 00 02 cb 0e 29 00 00 00 00 00 04 b0 00 ab cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 00 00 04 b0 00 e0 cb 29 00 00 00 00 00 02 cb 0e 29 00 00 00 00 00 04 b0 01 2b cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 00 00 04 b0 01 ab cb 29 00 00 00 00 00 02 cb 17 29 00 00 00 0a 00 02 f7 0f 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,hmt_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0b cb 29 00 00 00 00 00 02 cb 11 29 00 00 00 00 00 04 b0 00 1f cb 29 00 00 00 00 00 02 cb 11 29 00 00 00 00 00 04 b0 00 39 cb 29 00 00 00 00 00 02 cb 7f 29 00 00 00 00 00 04 b0 00 60 cb 29 00 00 00 00 00 02 cb 06 29 00 00 00 00 00 04 b0 00 ab cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 00 e0 cb 29 00 00 00 00 00 02 cb 06 29 00 00 00 00 00 04 b0 01 2b cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 01 ab cb 29 00 00 00 00 00 02 cb 00 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 02 f2 0c 29 00 00 00 00 00 04 b0 02 2c 65 29 00 00 00 00 00 02 65 11 29 00 00 00 00 00 04 b0 01 d4 65 29 00 00 00 00 00 03 65 09 70 29 00 00 00 00 00 04 b0 01 ee 65 29 00 00 00 00 00 05 65 01 84 01 84 29 00 00 00 0a 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,support_dynamic_mipi_clk;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 2a c5 29 00 00 00 00 00 05 c5 0d 10 80 45 29 00 00 00 00 00 04 b0 00 2e c5 29 00 00 00 00 00 03 c5 53 c7 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c553c7 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c55296 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c55283>;
				samsung,dynamic_mipi_clk_timing_table = <0x420abd00 0x42fee100 0x430e2340>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x00 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x00 0x01 0x04 0x00 0x00 0x00 0x02 0x0b 0x2942 0x2a56 0x00 0x02 0x0c 0x25be 0x261a 0x01 0x02 0x0c 0x261b 0x26d2 0x00 0x02 0x0d 0x48a 0x4a3 0x01 0x02 0x0d 0x4a4 0x5e9 0x00 0x02 0x0e 0x601 0x6ca 0x00 0x02 0x0f 0x1105 0x116a 0x00 0x02 0x11 0x8bd 0x926 0x01 0x02 0x11 0x927 0xa03 0x00 0x02 0x12 0xb79 0xc0f 0x00 0x02 0x12 0xc10 0xc10 0x01 0x03 0x5b 0x00 0x257 0x00 0x03 0x5c 0x258 0x329 0x01 0x03 0x5c 0x32a 0x4af 0x00 0x03 0x5d 0x4b0 0x4fa 0x01 0x03 0x5d 0x4fb 0x79d 0x00 0x03 0x5e 0x79e 0x95f 0x00 0x03 0x5f 0x960 0xa59 0x00 0x03 0x61 0xabe 0xba8 0x01 0x03 0x61 0xba9 0xd79 0x00 0x03 0x62 0xd7a 0xebe 0x00 0x03 0x62 0xebf 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x00 0x03 0x67 0x143c 0x149f 0x00 0x03 0x68 0x14a0 0x1503 0x00 0x03 0x6b 0x1662 0x16d9 0x00 0x03 0x6c 0x16da 0x176f 0x00 0x03 0x6d 0x1770 0x1805 0x00 0x03 0x6e 0x1806 0x191d 0x00 0x03 0x6e 0x191e 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x00 0x03 0x73 0x1f68 0x2039 0x01 0x03 0x73 0x203a 0x21f1 0x00 0x03 0x74 0x21f2 0x234f 0x00 0x03 0x76 0x23fa 0x25bb 0x00 0x03 0x77 0x25bc 0x2629 0x00 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x00 0x03 0x7c 0x8d68 0x8dfd 0x00 0x03 0x80 0x9376 0x9564 0x00 0x03 0x80 0x9565 0x9569 0x01 0x03 0x81 0x956a 0x96f9 0x00 0x03 0x82 0x96fa 0x98a2 0x00 0x03 0x82 0x98a3 0x9992 0x01 0x03 0x82 0x9993 0x9ae1 0x00 0x03 0x83 0x9ae2 0x9b3b 0x01 0x03 0x83 0x9b3c 0x9fb4 0x00 0x03 0x83 0x9fb5 0xa0a4 0x01 0x03 0x83 0xa0a5 0xa275 0x00 0x03 0x84 0xa276 0xa46f 0x00 0x03 0x84 0xa470 0xa55f 0x01 0x03 0x84 0xa560 0xa9d8 0x00 0x03 0x84 0xa9d9 0xaa45 0x01 0x03 0x8a 0xd7c8 0xd94e 0x00 0x03 0x8a 0xd94f 0xda3e 0x01 0x03 0x8a 0xda3f 0xdda3 0x00 0x03 0x9c 0x10384 0x10707 0x00 0x03 0xa1 0x10bea 0x10d47 0x00 0x04 0x33 0x00 0x00 0x00 0x04 0x34 0x00 0x00 0x00 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x01 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x00 0x05 0x3d 0x00 0x00 0x00 0x05 0x3e 0x00 0x00 0x00 0x05 0x47 0x00 0x00 0x00 0x07 0x104 0x2a6e8 0x2ba5c 0x00 0x07 0x107 0x2d2a8 0x2e1d0 0x00 0x07 0x107 0x2e1d1 0x2ecc0 0x01 0x07 0x107 0x2ecc1 0x2edec 0x02 0x07 0x11b 0x25030 0x27344 0x00 0x07 0x146 0x1e208 0x1fd4c 0x00>;
				samsung,fd_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 40 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,fd_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 80 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_grid_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 01 00 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,self_grid_off_revA = [29 01 00 00 11 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revI = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4c f4 29 00 00 00 00 00 02 f4 28 29 00 00 00 00 00 03 91 01 01 29 00 00 00 00 00 02 53 27 29 00 00 00 00 00 04 b0 01 88 cb 29 00 00 00 00 00 08 cb 40 0a 00 00 00 00 40 29 00 00 00 00 00 04 b0 01 c0 cb 29 00 00 00 00 00 08 cb 38 00 00 00 18 03 38 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 24 a4 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3910101 0x29010000 0x253 0x26290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				samsung,lpm_off_tx_cmds_revI = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 07 b5 29 00 00 00 00 00 04 b5 00 00 00 29 00 00 00 00 00 04 b0 01 88 cb 29 00 00 00 00 00 08 cb 45 0a 00 00 00 00 45 29 00 00 00 00 00 04 b0 01 c0 cb 29 00 00 00 00 00 08 cb 3d 00 00 00 18 03 3d 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 26 f0 29 00 00 00 00 00 03 91 02 01 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 07 b5 29 00 00 00 00 00 04 b5 00 00 00 29 00 00 00 00 00 03 91 02 01 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 24];
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 25];
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 26];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 27];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 53 26 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0x3c 0x2c 0x00>;
				qcom,platform-te-gpio = <0x3c 0x50 0x00>;
				samsung,ub-con-det = <0x3c 0x2f 0x00>;
				samsung,esd-irq-gpio1 = <0x3c 0x03 0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				phandle = <0x5a4>;

				qcom,mdss-dsi-display-timings {

					fhd120 {
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-pulse-width = <0x54>;
						qcom,mdss-dsi-h-back-porch = <0x58>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0f>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-panel-clockrate = <0x420abd00>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 00 05 0e 58 54 01 0c 00 04 26 e4 2f b0 0c 09 74 26 e4 0c 00 04 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 5f 29 00 00 00 00 00 02 e5 15 29 00 00 00 00 00 04 ed 44 4c 20 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 54 29 00 00 00 00 00 03 cc 5c 51 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 00 27 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 2e f2 29 00 00 00 00 00 02 f2 55 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 08 29 00 00 00 00 00 02 f7 0f 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,panel-roi-alignment = <0x438 0x28 0x438 0x28 0x438 0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-version = <0x11>;
						qcom,mdss-dsc-scr-version = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-pps-delay-ms = <0x00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					fhd60 {
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-pulse-width = <0x54>;
						qcom,mdss-dsi-h-back-porch = <0x58>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-clockrate = <0x420abd00>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 24 0a 0a 09 02 04 00 1f 1a];
						qcom,mdss-dsi-t-clk-pre = <0x1f>;
						qcom,mdss-dsi-t-clk-post = <0x1a>;
						qcom,mdss-dsi-on-command = [05 01 00 00 1e 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 00 05 0e 58 54 01 0c 00 04 26 e4 2f b0 0c 09 74 26 e4 0c 00 04 10 00 10 26 a8 10 00 10 10 3c 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 5f 29 00 00 00 00 00 02 e5 15 29 00 00 00 00 00 04 ed 44 4c 20 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 54 29 00 00 00 00 00 03 cc 5c 51 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 00 27 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 2e f2 29 00 00 00 00 00 02 f2 55 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 08 29 00 00 00 00 00 02 f7 0f 29 01 00 00 5a 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,panel-roi-alignment = <0x438 0x28 0x438 0x28 0x438 0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-version = <0x11>;
						qcom,mdss-dsc-scr-version = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-pps-delay-ms = <0x00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "panel_vci";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "panel_vddi";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x02>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae94000 0x400 0xaf08000 0x04 0xae36000 0x300>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x190>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x58>;
			refgen-supply = <0x18f>;
			clocks = <0x2a 0x03 0x2a 0x04 0x2a 0x06 0x2a 0x1f 0x2a 0x20 0x2a 0x19>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x463>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf01004 0x08 0xae94200 0x100>;
			reg-names = "dsi_phy\0pll_base\0gdsc_base\0dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			vdda-0p9-supply = <0x59>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x191>;
			phandle = <0x464>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		disp_rdump_region@e1000000 {
			reg = <0xe1000000 0x2300000>;
			label = "disp_rdump_region";
			phandle = <0x465>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x194>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x466>;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x467>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			usb-phy = <0x192>;
			qcom,dp-aux-switch = <0x193>;
			qcom,ext-disp = <0x194>;
			qcom,altmode-dev = <0x195 0x00>;
			usb-controller = <0x196>;
			reg = <0xae90000 0xfc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x98 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf00f98 0x1a0 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xaf01004 0x08>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0gdsc";
			interrupt-parent = <0x190>;
			interrupts = <0x0c 0x00>;
			qcom,pll-revision = "7nm";
			#clock-cells = <0x01>;
			clocks = <0x2a 0x07 0x1e 0x00 0x28 0x97 0x2a 0x0b 0x2a 0x0e 0x2a 0x10 0x197 0x05 0x2a 0x0f>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0strm0_pixel_clk";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			vdda-1p2-supply = <0x58>;
			vdda-0p9-supply = <0x198>;
			phandle = <0x197>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x04>;
			qcom,sde-dram-channels = <0x02>;
			vdd-supply = <0xcb>;
			clocks = <0x2a 0x24 0x2a 0x1e 0x2a 0x23>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			qcom,msm-bus,active-only;
			interconnects = <0x32 0x3ea 0x1c 0x5e9 0x20 0x3e8 0x20 0x5e8>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-ebi-bus";
			phandle = <0x468>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x1a 0x900 0x402>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			dma-coherent-hint-cached;
			phandle = <0x469>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x1a 0x901 0x00 0x1a 0xd01 0x00>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			phandle = <0x46a>;
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x199>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-parent = <0x19a>;
			perst-gpio = <0x3c 0x57 0x00>;
			wake-gpio = <0x3c 0x59 0x00>;
			qcom,clkreq-gpio = <0x58>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x19b 0x19c 0x19d>;
			pinctrl-1 = <0x19b 0x19e 0x19d>;
			gdsc-vdd-supply = <0x19f>;
			vreg-1p8-supply = <0x58>;
			vreg-0p9-supply = <0x59>;
			vreg-cx-supply = <0x24>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x41 0x2b 0x20 0x200>;
			clocks = <0x28 0x2c 0x1e 0x00 0x28 0x27 0x28 0x29 0x28 0x2a 0x28 0x2e 0x28 0xa9 0x28 0x2f 0x28 0xa8 0x28 0x25 0x28 0x13 0x28 0x07 0x28 0x08 0x28 0x2d 0x28 0xa7 0x1a0>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_aggre_noc_south_sf_axi_clk\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00>;
			resets = <0x28 0x00 0x28 0x01>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0x00 0x1a 0x1c00 0x01 0x100 0x1a 0x1c01 0x01>;
			qcom,boot-option = <0x01>;
			qcom,drv-supported;
			qcom,drv-l1ss-timeout-us = <0x2710>;
			qcom,use-19p2mhz-aux-clk;
			qcom,no-l0s-supported;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x46>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,phy-manage-pll = <0x01>;
			qcom,phy-resetsm-cntrl2 = <0xa0>;
			qcom,phy-core-pll-en-mux = <0x07>;
			qcom,phy-c-ready-status = <0x178>;
			qcom,pcie-phy-ver = <0x3eb>;
			qcom,phy-status-offset = <0x814>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,phy-sequence = <0x840 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x29c 0x12 0x00 0x284 0x35 0x00 0x23c 0x11 0x00 0x51c 0x03 0x00 0x518 0x1c 0x00 0x524 0x1e 0x00 0x4e8 0x00 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x5b4 0x04 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x510 0x17 0x00 0x4d4 0x04 0x00 0x4d8 0x07 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x570 0x3f 0x00 0x574 0x3f 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x14 0x00 0x4fc 0x00 0x00 0x4f8 0xc0 0x00 0x460 0x30 0x00 0x464 0x00 0x00 0x5bc 0x0c 0x00 0x4dc 0x1b 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x5b8 0x30 0x00 0x9a4 0x01 0x00 0xc90 0x00 0x00 0xc40 0x01 0x00 0xc48 0x01 0x00 0xc50 0x00 0x00 0xcb4 0x33 0x00 0xcbc 0x00 0x00 0xce0 0x58 0x00 0xca4 0x0f 0x00 0x48 0x90 0x00 0xc1c 0xc1 0x00 0x988 0x77 0x00 0x998 0x0b 0x00 0x8dc 0x0d 0x00 0x9ec 0x12 0x00 0x800 0x00 0x00 0x844 0x03 0x00>;
			status = "disabled";
			phandle = <0x199>;
			esoc-name = "wlan";

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x46b>;
			};
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a10040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			status = "disabled";
			phandle = <0x19a>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x01>;
			linux,pci-domain = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0x1a1>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			msi-parent = <0x1a2>;
			perst-gpio = <0x3c 0x02 0x00>;
			wake-gpio = <0x3c 0x03 0x00>;
			qcom,clkreq-gpio = <0x4f>;
			pinctrl-names = "default";
			pinctrl-0 = <0x1a3 0x1a4 0x1a5>;
			pinctrl-1 = <0x1a3 0x1a6 0x1a5>;
			gdsc-vdd-supply = <0x1a7>;
			vreg-1p8-supply = <0x58>;
			vreg-0p9-supply = <0x59>;
			vreg-cx-supply = <0x24>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x182b8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x41 0x2c 0x20 0x200>;
			clocks = <0x28 0x35 0x1e 0x00 0x28 0x30 0x28 0x32 0x28 0x33 0x28 0x37 0x1e 0x00 0x28 0x38 0x28 0xa8 0x28 0x26 0x28 0x13 0x28 0x08 0x28 0x36 0x1a8>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00>;
			resets = <0x28 0x02 0x28 0x03>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c80>;
			iommu-map = <0x00 0x1a 0x1c80 0x01 0x100 0x1a 0x1c81 0x01>;
			qcom,boot-option = <0x01>;
			qcom,drv-supported;
			qcom,use-19p2mhz-aux-clk;
			qcom,no-l0s-supported;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,ep-latency = <0x0a>;
			qcom,pcie-phy-ver = <0x44e>;
			qcom,phy-status-offset = <0xa14>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,phy-sequence = <0xa40 0x03 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x1b4 0xa2 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0x23c 0x11 0x00 0x284 0x75 0x00 0x29c 0x12 0x00 0x304 0x02 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x460 0x30 0x00 0x4d4 0x04 0x00 0x4d8 0x07 0x00 0x4dc 0x1b 0x00 0x4e8 0x04 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x4f8 0xc0 0x00 0x4fc 0x00 0x00 0x510 0x17 0x00 0x518 0x1c 0x00 0x51c 0x03 0x00 0x524 0x1e 0x00 0x570 0xbf 0x00 0x574 0x3f 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x15 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x5bc 0x0c 0x00 0x5b8 0x38 0x00 0x63c 0x11 0x00 0x684 0x75 0x00 0x69c 0x12 0x00 0x704 0x20 0x00 0x808 0x0c 0x00 0x814 0x03 0x00 0x834 0x7f 0x00 0x844 0x70 0x00 0x860 0x30 0x00 0x8d4 0x04 0x00 0x8d8 0x07 0x00 0x8dc 0x1b 0x00 0x8e8 0x04 0x00 0x8ec 0x0e 0x00 0x8f0 0x4a 0x00 0x8f4 0x0f 0x00 0x8f8 0xc0 0x00 0x8fc 0x00 0x00 0x910 0x17 0x00 0x918 0x1c 0x00 0x91c 0x03 0x00 0x924 0x1e 0x00 0x970 0xbf 0x00 0x974 0x3f 0x00 0x978 0xff 0x00 0x97c 0x7f 0x00 0x980 0x15 0x00 0x984 0x24 0x00 0x988 0xe4 0x00 0x98c 0xec 0x00 0x990 0x3b 0x00 0x994 0x36 0x00 0x998 0xd4 0x00 0x99c 0x54 0x00 0x9a0 0xdb 0x00 0x9a4 0x3b 0x00 0x9a8 0x31 0x00 0x9bc 0x0c 0x00 0x9b8 0x38 0x00 0xadc 0x05 0x00 0xb88 0x77 0x00 0xb98 0x0b 0x00 0xba4 0x01 0x00 0xbe0 0x0f 0x00 0xe0c 0x0d 0x00 0xe14 0x07 0x00 0xe1c 0xc1 0x00 0xe40 0x01 0x00 0xe48 0x01 0x00 0xe90 0x00 0x00 0xeb4 0x33 0x00 0xebc 0x00 0x00 0xee0 0x58 0x00 0xa00 0x00 0x00 0xa44 0x03 0x00>;
			status = "disabled";
			phandle = <0x1a1>;

			pcie1_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x46c>;
			};
		};

		qcom,pcie1_msi@17a10040 {
			compatible = "qcom,pci-msi";
			status = "disabled";
			msi-controller;
			reg = <0x17a10040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x1a2>;
		};

		qcom,vidc {
			compatible = "qcom,msm-vidc\0qcom,yupik-vidc";
			status = "okay";
			reg = <0xaa00000 0x100000>;
			interrupts = <0x00 0xae 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			iris-ctl-supply = <0x31>;
			vcodec-supply = <0x1a9>;
			clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0core_clk\0vcodec_clk\0iface_clk";
			clocks = <0x2c 0x06 0x2c 0x03 0x2c 0x05 0x2c 0x04 0x2c 0x09>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi\0video_cc_mvs0_ctl_axi\0core_clk\0vcodec_clk\0iface_clk";
			qcom,clock-configs = <0x00 0x00 0x01 0x01 0x00>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x13f7b1c0 0x1945ba00 0x1b6b0b00>;
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			vidc,firmware-name = "vpu20_1v";
			interconnect-names = "venus-cnoc\0venus-ddr";
			interconnects = <0x1c 0x02 0x1d 0x22f 0x32 0x1e 0x20 0x200>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x7a1200>;
			phandle = <0x46d>;

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x1a 0x2180 0x20>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
				dma-coherent-hint-cached;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x1a 0x2184 0x20>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x1a 0x2181 0x04>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x1a 0x2183 0x00>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x1a 0xe0 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			dma-coherent;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			dma-ranges;
			interrupts-extended = <0x22 0x0e 0x01 0x01 0x00 0x82 0x04 0x22 0x11 0x04 0x22 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x1aa>;
			clocks = <0x28 0x88 0x28 0x10 0x28 0x0a 0x28 0x8a 0x28 0x8d>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x28 0x0a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			extcon = <0x1ab>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x41 0x33 0x20 0x200 0x41 0x33 0x1d 0x211 0x1c 0x02 0x1d 0x22e>;
			qcom,usb-charger = <0x1ac>;
			phandle = <0x196>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xe000>;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0x1ad 0x192>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};

			port {

				endpoint {
					remote-endpoint = <0x1ae>;
					phandle = <0x5a>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x59>;
			vdda18-supply = <0x1af>;
			vdda33-supply = <0x1b0>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x1e 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x28 0x04>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0xe6 0x6c 0x8b 0x70 0x16 0x74>;
			phandle = <0x1ad>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x198>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x58>;
			clocks = <0x28 0x94 0x28 0x97 0x28 0x98 0x26 0x1e 0x00 0x28 0x96>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk";
			resets = <0x28 0x0c 0x28 0x0d>;
			reset-names = "global_phy_reset\0phy_reset";
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c 0x24>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x60 0x00 0x1238 0x60 0x00 0x123c 0x11 0x00 0x1240 0x02 0x00 0x1284 0xd5 0x00 0x1288 0x00 0x00 0x129c 0x12 0x00 0x1304 0x40 0x00 0x1408 0x09 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x14d4 0x54 0x00 0x14d8 0x0c 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x77 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x1570 0xff 0x00 0x1574 0x7f 0x00 0x1578 0x7f 0x00 0x157c 0x7f 0x00 0x1580 0x97 0x00 0x1584 0xdc 0x00 0x1588 0xdc 0x00 0x158c 0x5c 0x00 0x1590 0x7b 0x00 0x1594 0xb4 0x00 0x15b4 0x04 0x00 0x15b8 0x38 0x00 0x1460 0xa0 0x00 0x15bc 0x0c 0x00 0x14dc 0x1f 0x00 0x15c4 0x10 0x00 0x1634 0x60 0x00 0x1638 0x60 0x00 0x163c 0x11 0x00 0x1640 0x02 0x00 0x1684 0xd5 0x00 0x1688 0x00 0x00 0x169c 0x12 0x00 0x1704 0x54 0x00 0x1808 0x09 0x00 0x1814 0x05 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x18d4 0x54 0x00 0x18d8 0x0c 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x77 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x1970 0x7f 0x00 0x1974 0xff 0x00 0x1978 0x3f 0x00 0x197c 0x7f 0x00 0x1980 0xa6 0x00 0x1984 0xdc 0x00 0x1988 0xdc 0x00 0x198c 0x5c 0x00 0x1990 0x7b 0x00 0x1994 0xb4 0x00 0x19b4 0x04 0x00 0x19b8 0x38 0x00 0x1860 0xa0 0x00 0x19bc 0x0c 0x00 0x18dc 0x1f 0x00 0x19c4 0x10 0x00 0x1cc4 0xd0 0x00 0x1cc8 0x07 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xa9 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f38 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0x192>;
		};

		hsusb@8c00000 {
			status = "disabled";
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x8c00000 0x100000>;
			reg-names = "core_base";
			iommus = <0x1a 0xa0 0x00>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts-extended = <0x22 0x0c 0x01 0x01 0x00 0xf1 0x04 0x22 0x0d 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x1b1>;
			clocks = <0x28 0x8e 0x28 0x11 0x28 0x0b 0x28 0x90 0x28 0x93>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x28 0x0b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7270e00>;
			qcom,core-clk-rate-hs = <0x3938700>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			phandle = <0x46e>;

			dwc3@8c00000 {
				compatible = "snps,dwc3";
				reg = <0x8c00000 0xe000>;
				interrupts = <0x00 0xf2 0x04>;
				usb-phy = <0x1b2 0x1b3>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				tx-fifo-resize;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};
		};

		hsphy@88e4000 {
			status = "disabled";
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e4000 0x114>;
			reg-names = "hsusb_phy_base";
			vdd-supply = <0x59>;
			vdda18-supply = <0x1af>;
			vdda33-supply = <0x1b0>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x1e 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x28 0x05>;
			reset-names = "phy_reset";
			phandle = <0x1b2>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x1b3>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x1a 0x180f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x2000000>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				phandle = <0x46f>;
			};

			qcom,ion-heap@9 {
				reg = <0x400>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x470>;
			};

			qcom,ion-heap@14 {
				reg = <0x8000>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				phandle = <0x471>;
				status = "disabled";

				cdsp {
					memory-region = <0x1b4>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@10 {
				reg = <0x800>;
				memory-region = <0x1b5>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@19 {
				reg = <0x02>;
				memory-region = <0x1b6>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@26 {
				reg = <0x40>;
				memory-region = <0x1b7>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x80>;
				memory-region = <0x1b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@5 {
				reg = <0x20>;
				memory-region = <0x1b8>;
				qcom,ion-heap-type = "DMA";
			};
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x3da0000 0x20000 0x3dd6000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,split-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x1b9>;
			clocks = <0x28 0x23 0x28 0x24 0x2b 0x02 0x2b 0x0b 0x2b 0x05 0x2b 0x0f 0x2b 0x0d>;
			clock-names = "gcc_gpu_memnoc_gfx_clk\0gcc_gpu_snoc_dvm_gfx_clk\0gpu_cc_ahb_clk\0gpu_cc_hlos1_vote_gpu_smmu_clk\0gpu_cc_cx_gmu_clk\0gpu_cc_hub_cx_int_clk\0gpu_cc_hub_aon_clk";
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04>;
			qcom,actlr = <0x00 0x7ff 0x32b>;
			phandle = <0x1c1>;

			gfx_0_tbu@3dd9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dd9000 0x1000 0x3dd6200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x472>;
			};

			gfx_1_tbu@3ddd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3ddd000 0x1000 0x3dd6208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x473>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151da000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x41 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04>;
			qcom,actlr = <0x800 0x24e1 0x01 0x2000 0x163 0x01 0x2080 0x461 0x01 0x2100 0x161 0x01 0x900 0x407 0x103 0x2180 0x27 0x103 0x1000 0x7ff 0x303>;
			interconnects = <0x1c 0x02 0x1ba 0x257>;
			qcom,active-only;
			phandle = <0x1a>;

			anoc_1_tbu@151dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151dd000 0x1000 0x151da200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interconnects = <0x1c 0x02 0x1ba 0x257>;
				qcom,active-only;
				phandle = <0x474>;
			};

			anoc_2_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e1000 0x1000 0x151da208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interconnects = <0x1c 0x02 0x1ba 0x257>;
				qcom,active-only;
				phandle = <0x475>;
			};

			mnoc_hf_0_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151da210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1bb>;
				interconnects = <0x32 0x27 0x20 0x200>;
				qcom,active-only;
				phandle = <0x476>;
			};

			mnoc_hf_1_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151da218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1bc>;
				interconnects = <0x32 0x27 0x20 0x200>;
				qcom,active-only;
				phandle = <0x477>;
			};

			compute_dsp_1_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151da220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1bd>;
				interconnects = <0xc1 0x28 0x20 0x200>;
				qcom,active-only;
				phandle = <0x478>;
			};

			compute_dsp_0_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151da228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1be>;
				interconnects = <0xc1 0x28 0x20 0x200>;
				qcom,active-only;
				phandle = <0x479>;
			};

			adsp_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151da230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				interconnects = <0x1c 0x02 0x1bf 0x215>;
				qcom,active-only;
				phandle = <0x47a>;
			};

			anoc_1_pcie_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151da238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				interconnects = <0x1c 0x02 0x1ba 0x257>;
				qcom,active-only;
				phandle = <0x47b>;
			};

			mnoc_sf_0_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151da240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c0>;
				interconnects = <0x32 0x24 0x20 0x200>;
				qcom,active-only;
				phandle = <0x47c>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1c1 0x07 0x00>;
			qcom,iommu-dma = "disabled";
		};

		kgsl_iommu_coherent_test_device {
			status = "disabled";
			compatible = "iommu-debug-test";
			iommus = <0x1c1 0x407 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1a 0x00 0x00>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1a 0x01 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x20 0x245 0x08 0x200>;
			iommus = <0x1a 0x123 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x1c4>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x1a 0x136 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,gpii-mask = <0x7f>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x1c7>;
		};

		qcom,qup_uart@994000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25e 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4e 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c2>;
			pinctrl-1 = <0x1c3>;
			qcom,wrapper-core = <0x1c4>;
			status = "ok";
			phandle = <0x47d>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x44 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c5>;
			pinctrl-1 = <0x1c6>;
			dmas = <0x1c7 0x00 0x00 0x03 0x40 0x00 0x1c7 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			status = "okay";
			phandle = <0x47e>;

			s2mpb03_pmic@56 {
				compatible = "samsung,s2mpb03pmic";
				reg = <0x56>;
				s2mpb03,wakeup;

				regulators {

					s2mpb03-ldo1 {
						regulator-name = "CAM0_s2mpb03-l1";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x5f2>;
					};

					s2mpb03-ldo2 {
						regulator-name = "CAM0_s2mpb03-l2";
						regulator-min-microvolt = <0x10c8e0>;
						regulator-max-microvolt = <0x10c8e0>;
						phandle = <0x5d8>;
					};

					s2mpb03-ldo3 {
						regulator-name = "CAM0_s2mpb03-l3";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x5d9>;
					};

					s2mpb03-ldo4 {
						regulator-name = "CAM0_s2mpb03-l4";
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						phandle = <0x5e3>;
					};

					s2mpb03-ldo5 {
						regulator-name = "CAM0_s2mpb03-l5";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x5da>;
					};

					s2mpb03-ldo6 {
						regulator-name = "CAM0_s2mpb03-l6";
						regulator-min-microvolt = <0x2c4020>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x5f3>;
					};

					s2mpb03-ldo7 {
						regulator-name = "CAM0_s2mpb03-l7";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x5db>;
					};
				};
			};
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x44 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c8>;
			pinctrl-1 = <0x1c9>;
			dmas = <0x1c7 0x00 0x00 0x01 0x40 0x00 0x1c7 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x47f>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x46 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ca>;
			pinctrl-1 = <0x1cb>;
			dmas = <0x1c7 0x00 0x01 0x03 0x40 0x00 0x1c7 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			qcom,shared;
			status = "ok";
			phandle = <0x480>;
			qcom,clk-freq-out = <0xf4240>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x193>;
				status = "disabled";
			};

			nq@64 {
				compatible = "rtc6226";
				reg = <0x64>;
				fmint-gpio = <0x3c 0x12 0x00>;
				vdd-supply = <0x3f>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vdd-load = <0x3a98>;
				vio-supply = <0x3d>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
			};

			pm8008i@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x581>;
				status = "disabled";
				phandle = <0x62d>;

				pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008i-chip-en";
						phandle = <0x582>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			pm8008i@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x09>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x62e>;

				qcom,pm8008i-regulator {
					compatible = "qcom,pm8008-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					pm8008_en-supply = <0x582>;
					vdd_l1_l2-supply = <0x38>;
					vdd_l3_l4-supply = <0x2fc>;
					vdd_l5-supply = <0x37>;
					vdd_l6-supply = <0x2fc>;
					vdd_l7-supply = <0x2fc>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008i_l1";
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0x124f80>;
						qcom,min-dropout-voltage = <0x27100>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x62f>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008i_l2";
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x118c30>;
						qcom,min-dropout-voltage = <0x1f400>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x630>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008i_l3";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,min-dropout-voltage = <0x23280>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x631>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008i_l4";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x1f400>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x632>;
					};

					regulator@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008i_l5";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x1cfde0>;
						qcom,min-dropout-voltage = <0x21340>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x633>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8008i_l6";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x1f400>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x634>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8008i_l7";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,min-dropout-voltage = <0x4c2c0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x635>;
					};
				};
			};

			pm8008j@c {
				compatible = "qcom,i2c-pmic";
				reg = <0x0c>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x583>;
				status = "disabled";
				phandle = <0x636>;

				pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008j-chip-en";
						phandle = <0x584>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			pm8008j@d {
				compatible = "qcom,i2c-pmic";
				reg = <0x0d>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x637>;

				qcom,pm8008j-regulator {
					compatible = "qcom,pm8008-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					pm8008_en-supply = <0x584>;
					vdd_l1_l2-supply = <0x38>;
					vdd_l3_l4-supply = <0x37>;
					vdd_l5-supply = <0x2fc>;
					vdd_l6-supply = <0x2fc>;
					vdd_l7-supply = <0x2fc>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008j_l1";
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x118c30>;
						qcom,min-dropout-voltage = <0x17700>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x638>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008j_l2";
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x1312d0>;
						qcom,min-dropout-voltage = <0x5dc0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x639>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008j_l3";
						regulator-min-microvolt = <0x164720>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0x36b00>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x63a>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008j_l4";
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x186a00>;
						qcom,min-dropout-voltage = <0x00>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x63b>;
					};

					regulator@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008j_l5";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x19640>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x63c>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8008j_l6";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x1b580>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x63d>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8008j_l7";
						regulator-min-microvolt = <0x2dc6c0>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,min-dropout-voltage = <0x17700>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x63e>;
					};
				};
			};

			tas256x@4c {
				status = "ok";
				#sound-dai-cells = <0x00>;
				compatible = "ti, tas256x";
				pinctrl-names = "default";
				pinctrl-0 = <0x5cb>;
				reg = <0x4c>;
				ti,reset-gpio = <0x3c 0x3f 0x00>;
				ti,irq-gpio = <0x3c 0x37 0x00>;
				ti,left-channel = <0x4d>;
				ti,right-channel = <0x4c>;
				ti,channels = <0x02>;
				ti,iv-width = <0x08>;
				ti,vbat-mon = <0x01>;
				ti,port_id = <0x1016>;
				ti,module_id_rx = <0x1000fc00>;
				ti,module_id_tx = <0x1000fd00>;
				phandle = <0x662>;
			};
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x46 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1cc>;
			pinctrl-1 = <0x1cd>;
			dmas = <0x1c7 0x00 0x01 0x01 0x40 0x00 0x1c7 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x481>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x48 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ce>;
			pinctrl-1 = <0x1cf>;
			dmas = <0x1c7 0x00 0x02 0x03 0x40 0x00 0x1c7 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x482>;
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x48 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d0>;
			pinctrl-1 = <0x1d1>;
			dmas = <0x1c7 0x00 0x02 0x01 0x40 0x00 0x1c7 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x483>;
		};

		i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4a 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d2>;
			pinctrl-1 = <0x1d3>;
			dmas = <0x1c7 0x00 0x03 0x03 0x40 0x00 0x1c7 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			status = "ok";
			phandle = <0x484>;
			samsung,i2c-max-bus-freq = <0x61a80>;

			sm5714@49 {
				status = "okay";
				compatible = "siliconmitus,sm5714mfd";
				reg = <0x49>;
				pinctrl-names = "default";
				pinctrl-0 = <0x5b4>;
				sm5714,irq-gpio = <0x3c 0x36 0x00>;
				sm5714,wakeup;
			};

			pca9468@57 {
				compatible = "nxp,pca9468";
				reg = <0x57>;
				pca9468,input-current-limit = <0x26e8f0>;
				pca9468,charging-current = <0x5b8d80>;
				pca9468,input-itopoff = <0xb71b0>;
				pca9468,sense-resistance = <0x00>;
				pca9468,switching-frequency = <0x03>;
				pca9468,ntc-threshold = <0x00>;
				pca9468,ta-mode = <0x01>;
				pca9468,ta-max-vol = <0xa037a0>;
				phandle = <0x655>;
			};

			sm5714-fled {
				compatible = "siliconmitus,sm5714-fled";
				reg = <0x49>;
				status = "okay";
				slave-addr = <0x92>;
				flash-en-gpio = <0x3c 0x60 0x00>;
				torch-en-gpio = <0x3c 0x61 0x00>;
				flash-brightness = <0x0f>;
				preflash-brightness = <0x07>;
				torch-brightness = <0x07>;
				factory_current = <0x00>;
				timeout = <0xff>;
			};
		};

		spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4a 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d4>;
			pinctrl-1 = <0x1d5>;
			dmas = <0x1c7 0x00 0x03 0x01 0x40 0x00 0x1c7 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x485>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4c 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d6>;
			pinctrl-1 = <0x1d7>;
			dmas = <0x1c7 0x00 0x04 0x03 0x40 0x00 0x1c7 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			status = "ok";
			phandle = <0x486>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,ois@62 {
				compatible = "qcom,ois";
				cell-index = <0x00>;
				reg = <0x51>;
				slave-addr = <0xc4>;
				slave-id = <0x456>;
				pole-values = <0x00 0x01 0x00 0x00 0x00 0x00>;
				gyro-orientation = <0x00>;
				cam_vio-supply = <0x2fe>;
				cam_vaf-supply = <0x5db>;
				regulator-names = "cam_vio\0cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2ab980>;
				rgltr-max-voltage = <0x1b7740 0x2ab980>;
				rgltr-load-current = <0x30d40 0x30d40>;
				qcom,cam-power-seq-type = "cam_vana\0cam_vaf\0cam_vio\0cam_reset";
				qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01>;
				qcom,cam-power-seq-delay = <0x01 0x01 0x01 0x0a>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5fd>;
				pinctrl-1 = <0x5fe>;
				gpio-no-mux = <0x00>;
				gpios = <0x3c 0x2d 0x00 0x3c 0x0b 0x00 0x3c 0x2e 0x00>;
				gpio-reset = <0x00>;
				gpio-vana = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x00 0x00 0x00>;
				gpio-req-tbl-label = "MCU_RESET0\0MCU_VANA\0MCU_BOOT0";
				status = "ok";
				phandle = <0x5d6>;
			};
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4c 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d8>;
			pinctrl-1 = <0x1d9>;
			dmas = <0x1c7 0x00 0x04 0x01 0x40 0x00 0x1c7 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x487>;
		};

		i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x50 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1da>;
			pinctrl-1 = <0x1db>;
			dmas = <0x1c7 0x00 0x06 0x03 0x40 0x00 0x1c7 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x488>;
		};

		spi@998000 {
			compatible = "qcom,spi-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x50 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1dc>;
			pinctrl-1 = <0x1dd>;
			dmas = <0x1c7 0x00 0x06 0x01 0x40 0x00 0x1c7 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1c4>;
			status = "disabled";
			phandle = <0x489>;
		};

		qcom,qup_uart@99c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x01 0x00 0x260 0x04 0x3c 0x1f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x52 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-0 = <0x1de 0x1df 0x1e0>;
			pinctrl-1 = <0x1e1 0x1e2 0x1e3>;
			pinctrl-2 = <0x1e1 0x1e2 0x1e3>;
			pinctrl-3 = <0x1de 0x1df 0x1e0>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x1c4>;
			status = "ok";
			phandle = <0x48a>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x21 0x246 0x09 0x200>;
			iommus = <0x1a 0x43 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x1e7>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x1a 0x56 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x1e>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,le-vm;
			status = "ok";
			phandle = <0x1e6>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x56 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e4>;
			pinctrl-1 = <0x1e5>;
			dmas = <0x1e6 0x00 0x00 0x03 0x40 0x00 0x1e6 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "okay";
			phandle = <0x48b>;
			i2c-gpio,delay-us = <0x05>;
			samsung,i2c-max-bus-freq = <0x61a80>;

			usbpd-sm5714@33 {
				status = "okay";
				compatible = "sm5714-usbpd";
				reg = <0x33>;
				pinctrl-names = "default";
				pinctrl-0 = <0x5b5>;
				usbpd,usbpd_int = <0x3c 0x8c 0x00>;
				support_pd_role_swap;

				pdic-manager {
					pdic,max_power = <0x1388>;
					pdic_op_power = <0x9c4>;
					pdic_max_voltage = <0x1770>;
					pdic_max_current = <0x7d0>;
					pdic,min_current = <0x1f4>;
					pdic,giveback = <0x00>;
					pdic,usb_com_capable = <0x01>;
					pdic,no_usb_suspend = <0x01>;
					source,max_voltage = <0x1388>;
					source,min_voltage = <0xfa0>;
					source,max_power = <0x9c4>;
				};
			};
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x56 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1c8>;
			pinctrl-1 = <0x1c9>;
			dmas = <0x1e6 0x00 0x00 0x01 0x40 0x00 0x1e6 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x48c>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x58 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e8>;
			pinctrl-1 = <0x5ba 0x5bb>;
			dmas = <0x1e6 0x00 0x01 0x03 0x40 0x00 0x1e6 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "okay";
			phandle = <0x48d>;
			qcom,clk-freq-out = <0xf4240>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <0x28>;
				qcom,sn-irq = <0x3c 0x29 0x00>;
				qcom,sn-ven = <0x3c 0x26 0x00>;
				qcom,sn-firm = <0x3c 0x28 0x00>;
				qcom,sn-clkreq = <0x3c 0x27 0x00>;
				qcom,sn-vdd-1p8-supply = <0x2f8>;
				qcom,sn-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				interrupt-parent = <0x3c>;
				interrupts = <0x29 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x3cd 0x3cf>;
				pinctrl-1 = <0x3ce 0x3d0>;
				status = "disabled";
			};

			sec-nfc@27 {
				compatible = "sec-nfc";
				reg = <0x27>;
				interrupt-parent = <0x3c>;
				interrupts = <0x29 0x00>;
				sec-nfc,irq-gpio = <0x3c 0x29 0x00>;
				sec-nfc,ven-gpio = <0x3c 0x26 0x00>;
				sec-nfc,firm-gpio = <0x3c 0x28 0x00>;
				sec-nfc,clk_req-gpio = <0x3c 0x27 0x00>;
				sec-nfc,clk_req_wake;
				sec-nfc,ldo_control;
				nfc_pvdd-supply = <0x5bc>;
				sec-nfc,bootloader_ver = <0x06>;
				pinctrl-names = "default";
				pinctrl-0 = <0x5bd 0x5be 0x5bf 0x5c0>;
			};
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x58 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ea>;
			pinctrl-1 = <0x1eb>;
			dmas = <0x1e6 0x00 0x01 0x01 0x40 0x00 0x1e6 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x48e>;
		};

		qcom,qup_uart@a88000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5a 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0active\0sleep";
			pinctrl-0 = <0x1ec>;
			pinctrl-1 = <0x1ed>;
			pinctrl-2 = <0x1ee>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x48f>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5a 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ef>;
			pinctrl-1 = <0x1f0>;
			dmas = <0x1e6 0x00 0x02 0x03 0x40 0x00 0x1e6 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x490>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5a 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f1>;
			pinctrl-1 = <0x1f2>;
			dmas = <0x1e6 0x00 0x02 0x01 0x40 0x00 0x1e6 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x491>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5c 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f3>;
			pinctrl-1 = <0x1f4>;
			dmas = <0x1e6 0x00 0x03 0x03 0x40 0x00 0x1e6 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x492>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5c 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f5>;
			pinctrl-1 = <0x1f6>;
			dmas = <0x1e6 0x00 0x03 0x01 0x40 0x00 0x1e6 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x493>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5e 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f7>;
			pinctrl-1 = <0x1f8>;
			dmas = <0x1e6 0x00 0x04 0x03 0x40 0x00 0x1e6 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x494>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x5e 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f9>;
			pinctrl-1 = <0x1fa>;
			dmas = <0x1e6 0x00 0x04 0x01 0x40 0x00 0x1e6 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x495>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x60 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1fb>;
			pinctrl-1 = <0x1fc>;
			dmas = <0x1e6 0x00 0x05 0x03 0x40 0x02 0x1e6 0x01 0x05 0x03 0x40 0x02>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "ok";
			phandle = <0x496>;
			qcom,i2c-touch-active = "novatek,NVT-ts";
			samsung,reset-before-trans;
			samsung,stop-after-trans;

			novatek@62 {
				compatible = "novatek,NVT-ts";
				reg = <0x62>;
				interrupt-parent = <0x3c>;
				interrupts = <0x51 0x2008>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
				pinctrl-0 = <0x454>;
				pinctrl-1 = <0x456 0x455>;
				pinctrl-2 = <0x457>;
				novatek,reset-gpio = <0x3c 0x69 0x00>;
				novatek,irq-gpio = <0x3c 0x51 0x2008>;
				panel = <0x5b1 0x5b2 0x5b3>;
				novatek,trusted-touch-mode = "vm_mode";
				novatek,touch-environment = "pvm";
				novatek,trusted-touch-spi-irq = <0x259>;
				novatek,trusted-touch-io-bases = <0xf134000 0xf135000 0xf169000 0xf151000 0xa94000 0xa10000>;
				novatek,trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
				status = "disabled";
			};

			touchscreen@49 {
				status = "ok";
				compatible = "stm,stm_ts";
				reg = <0x49>;
				pinctrl-names = "on_state\0off_state";
				pinctrl-0 = <0x5b8>;
				pinctrl-1 = <0x5b9>;
				tsp_avdd_ldo-supply = <0x303>;
				sec,irq_gpio = <0x3c 0x51 0x00>;
				sec,project_name = "a52sxq\0a52sxq";
				sec,bringup = <0x00>;
				sec,ss_touch_num = <0x01>;
				sec,tclm_level = <0x02>;
				sec,afe_base = <0x27>;
				sec,area-size = <0x85 0x10a 0x155>;
				sec,max_coords = <0x1000 0x1000>;
				enable_settings_aot;
				support_dex_mode;
				support_fod;
				support_fod_lp_mode;
				support_mis_calibration_test;
				support_ear_detect_mode;
				support_open_short_test;
				sec,firmware_name = "tsp_stm/fts5cu56a_a52sxq.bin";
				sec,regulator_boot_on;
				sec,unuse_dvdd_power;
				phandle = <0x656>;
			};
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x60 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1fd>;
			pinctrl-1 = <0x1fe>;
			dmas = <0x1e6 0x00 0x05 0x01 0x40 0x02 0x1e6 0x01 0x05 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x497>;
		};

		i2c@a98000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x170 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x62 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ff>;
			pinctrl-1 = <0x200>;
			dmas = <0x1e6 0x00 0x06 0x03 0x40 0x00 0x1e6 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x498>;
		};

		spi@a98000 {
			compatible = "qcom,spi-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x170 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x62 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x201>;
			pinctrl-1 = <0x202>;
			dmas = <0x1e6 0x00 0x06 0x01 0x40 0x00 0x1e6 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x499>;
		};

		i2c@a9c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa9c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x171 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x64 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x203>;
			pinctrl-1 = <0x204>;
			dmas = <0x1e6 0x00 0x07 0x03 0x40 0x00 0x1e6 0x01 0x07 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x49a>;
		};

		spi@a9c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa9c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x171 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x64 0x28 0x68 0x28 0x69>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x205>;
			pinctrl-1 = <0x206>;
			dmas = <0x1e6 0x00 0x07 0x01 0x40 0x00 0x1e6 0x01 0x07 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1e7>;
			status = "disabled";
			phandle = <0x49b>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x227>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x231>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x232>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x228>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x229>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x233>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x49c>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x22d>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x22a>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x22b>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x49d>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x22f>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x49e>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x234>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x235>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x22c>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x49f>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4a0>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4a1>;

			qcom,msm-dai-q6-mi2s-prim-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x236>;
			};

			qcom,msm-dai-q6-mi2s-prim-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x237>;
			};

			qcom,msm-dai-q6-mi2s-sec-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x238>;
			};

			qcom,msm-dai-q6-mi2s-sec-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x239>;
			};

			qcom,msm-dai-q6-mi2s-tert-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x23a>;
			};

			qcom,msm-dai-q6-mi2s-tert-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x23b>;
			};

			qcom,msm-dai-q6-mi2s-quat-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x23c>;
			};

			qcom,msm-dai-q6-mi2s-quat-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x07>;
				qcom,msm-mi2s-lines = <0x02>;
				phandle = <0x23d>;
			};

			qcom,msm-dai-q6-mi2s-quin-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x08>;
				qcom,msm-mi2s-lines = <0x02>;
				phandle = <0x23e>;
			};

			qcom,msm-dai-q6-mi2s-quin-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x09>;
				qcom,msm-mi2s-lines = <0x01>;
				phandle = <0x23f>;
			};

			qcom,msm-dai-q6-mi2s-senary-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0a>;
				qcom,msm-mi2s-lines = <0x00>;
				phandle = <0x240>;
			};

			qcom,msm-dai-q6-mi2s-senary-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0b>;
				qcom,msm-mi2s-lines = <0x03>;
				phandle = <0x241>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4a2>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x264>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x265>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x266>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x267>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x268>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x269>;
				qcom,msm-dai-is-island-supported = <0x01>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x26a>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x26b>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x26c>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x26e>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x270>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x272>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x274>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x276>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				phandle = <0x278>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x279>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x26d>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x26f>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x271>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x273>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x275>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x277>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x230>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x255>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x256>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x257>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x4a3>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x4a4>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x4a5>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x4a6>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x248>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x249>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x24a>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x24b>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x24c>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x24d>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x24e>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x24f>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x250>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x251>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x252>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x253>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x254>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x22e>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x4a7>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x1a 0x1801 0x00>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x4a8>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4a9>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x4aa>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x207>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x208>;
				};

				lpi_pinctrl@33c0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0x33c0000 0x00>;
					qcom,slew-reg = <0x355a000 0x00>;
					qcom,gpios-count = <0x0f>;
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06>;
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x207 0x00 0x208 0x00>;
					phandle = <0x4ab>;

					quat_mi2s_sck {

						quat_mi2s_sck_sleep {
							phandle = <0x4ac>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sck_active {
							phandle = <0x4ad>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_sleep {
							phandle = <0x4ae>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_ws_active {
							phandle = <0x4af>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_sleep {
							phandle = <0x4b0>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd0_active {
							phandle = <0x4b1>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_sleep {
							phandle = <0x4b2>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd1_active {
							phandle = <0x4b3>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_sleep {
							phandle = <0x4b4>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd2_active {
							phandle = <0x4b5>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_sleep {
							phandle = <0x4b6>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd3_active {
							phandle = <0x4b7>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_sleep {
							phandle = <0x4b8>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sck_active {
							phandle = <0x5cc>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x04>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_sleep {
							phandle = <0x4ba>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_ws_active {
							phandle = <0x5cd>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x04>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_sleep {
							phandle = <0x4bc>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd0_active {
							phandle = <0x5ce>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x04>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_sleep {
							phandle = <0x4be>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd1_active {
							phandle = <0x5cf>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x04>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_sleep {
							phandle = <0x4c0>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sck_active {
							phandle = <0x4c1>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_sleep {
							phandle = <0x4c2>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_ws_active {
							phandle = <0x4c3>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_sleep {
							phandle = <0x4c4>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd0_active {
							phandle = <0x4c5>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_sleep {
							phandle = <0x4c6>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd1_active {
							phandle = <0x4c7>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_sleep {
							phandle = <0x4c8>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sck_active {
							phandle = <0x4c9>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_sleep {
							phandle = <0x4ca>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_ws_active {
							phandle = <0x4cb>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_sleep {
							phandle = <0x4cc>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd0_active {
							phandle = <0x4cd>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_sleep {
							phandle = <0x4ce>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd1_active {
							phandle = <0x4cf>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_sleep {
							phandle = <0x4d0>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd2_active {
							phandle = <0x4d1>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_sleep {
							phandle = <0x4d2>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd3_active {
							phandle = <0x4d3>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_sleep {
							phandle = <0x4d4>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sck_active {
							phandle = <0x4d5>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_sleep {
							phandle = <0x4d6>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_ws_active {
							phandle = <0x4d7>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_sleep {
							phandle = <0x4d8>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd0_active {
							phandle = <0x4d9>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_sleep {
							phandle = <0x4da>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd1_active {
							phandle = <0x4db>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_sleep {
							phandle = <0x4dc>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sck_active {
							phandle = <0x4dd>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_sleep {
							phandle = <0x4de>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_ws_active {
							phandle = <0x4df>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_sleep {
							phandle = <0x4e0>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd0_active {
							phandle = <0x4e1>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_sleep {
							phandle = <0x4e2>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd1_active {
							phandle = <0x4e3>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_sleep {
							phandle = <0x4e4>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sck_active {
							phandle = <0x4e5>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_sleep {
							phandle = <0x4e6>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_ws_active {
							phandle = <0x4e7>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_sleep {
							phandle = <0x4e8>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd0_active {
							phandle = <0x4e9>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_sleep {
							phandle = <0x4ea>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd1_active {
							phandle = <0x4eb>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_sleep {
							phandle = <0x4ec>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd2_active {
							phandle = <0x4ed>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_sleep {
							phandle = <0x4ee>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd3_active {
							phandle = <0x4ef>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_sleep {
							phandle = <0x4f0>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sck_active {
							phandle = <0x4f1>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_sleep {
							phandle = <0x4f2>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_ws_active {
							phandle = <0x4f3>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_sleep {
							phandle = <0x4f4>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd0_active {
							phandle = <0x4f5>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_sleep {
							phandle = <0x4f6>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd1_active {
							phandle = <0x4f7>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_sleep {
							phandle = <0x4f8>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sck_active {
							phandle = <0x4f9>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_sleep {
							phandle = <0x4fa>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_ws_active {
							phandle = <0x4fb>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_sleep {
							phandle = <0x4fc>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd0_active {
							phandle = <0x4fd>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_sleep {
							phandle = <0x4fe>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd1_active {
							phandle = <0x4ff>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					wsa_swr_clk_pin {

						wsa_swr_clk_sleep {
							phandle = <0x20b>;

							mux {
								pins = "gpio10";
								function = "func2";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								input-enable;
								bias-pull-down;
							};
						};

						wsa_swr_clk_active {
							phandle = <0x209>;

							mux {
								pins = "gpio10";
								function = "func2";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								slew-rate = <0x01>;
								bias-disable;
							};
						};
					};

					wsa_swr_data_pin {

						wsa_swr_data_sleep {
							phandle = <0x20c>;

							mux {
								pins = "gpio11";
								function = "func2";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								input-enable;
								bias-pull-down;
							};
						};

						wsa_swr_data_active {
							phandle = <0x20a>;

							mux {
								pins = "gpio11";
								function = "func2";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								slew-rate = <0x01>;
								bias-bus-hold;
							};
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x217>;

						mux {
							pins = "gpio0";
							function = "func1";
							input-enable;
							bias-pull-down;
						};

						config {
							pins = "gpio0";
							drive-strength = <0x02>;
						};
					};

					tx_swr_clk_active {
						phandle = <0x213>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-disable;
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x218>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x02>;
							input-enable;
							bias-bus-hold;
						};
					};

					tx_swr_data0_active {
						phandle = <0x214>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x219>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data1_active {
						phandle = <0x215>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x21a>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data2_active {
						phandle = <0x216>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x210>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_clk_active {
						phandle = <0x20d>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-disable;
						};
					};

					rx_swr_data_sleep {
						phandle = <0x211>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data_active {
						phandle = <0x20e>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x212>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data1_active {
						phandle = <0x20f>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							slew-rate = <0x01>;
							bias-bus-hold;
						};
					};

					dmic01_clk_active {
						phandle = <0x21b>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0x21d>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic01_data_active {
						phandle = <0x21c>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic01_data_sleep {
						phandle = <0x21e>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic23_clk_active {
						phandle = <0x21f>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic23_clk_sleep {
						phandle = <0x221>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic23_data_active {
						phandle = <0x220>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic23_data_sleep {
						phandle = <0x222>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic45_clk_active {
						phandle = <0x223>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic45_clk_sleep {
						phandle = <0x225>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic45_data_active {
						phandle = <0x224>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic45_data_sleep {
						phandle = <0x226>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x207 0x00 0x208 0x00>;
					phandle = <0x500>;
					qcom,num-macros = <0x03>;
					qcom,bolero-version = <0x04>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
						qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						qcom,wsa_mclk_mode_muxsel = <0x33220d8>;
						qcom,va_mclk_mode_muxsel = <0x33a0000>;
						clock-names = "tx_core_clk\0tx_npl_clk\0rx_core_clk\0rx_npl_clk\0wsa_core_clk\0wsa_npl_clk\0va_core_clk\0va_npl_clk";
						clocks = <0x587 0x00 0x588 0x00 0x589 0x00 0x58a 0x00 0x58b 0x00 0x58c 0x00 0x58d 0x00 0x58e 0x00>;
					};

					va-macro@3370000 {
						phandle = <0x640>;
						compatible = "qcom,va-macro";
						reg = <0x3370000 0x00>;
						clock-names = "lpass_audio_hw_vote";
						clocks = <0x208 0x00>;
						qcom,va-vdd-micb-voltage = <0x1b7740 0x1b7740>;
						qcom,va-vdd-micb-current = <0x2bc0>;
						qcom,va-dmic-sample-rate = <0x927c0>;
						qcom,default-clk-id = <0x00>;
						qcom,is-used-swr-gpio = <0x00>;
					};

					tx-macro@3220000 {
						phandle = <0x641>;
						compatible = "qcom,tx-macro";
						reg = <0x3220000 0x00>;
						clock-names = "tx_core_clk\0tx_npl_clk";
						clocks = <0x587 0x00 0x588 0x00>;
						qcom,tx-swr-gpios = <0x50a>;
						qcom,tx-dmic-sample-rate = <0x249f00>;
						qcom,disable-afe-wakeup-event-listener = <0x01>;

						tx_swr_master {
							phandle = <0x642>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							clocks = <0x207 0x00 0x208 0x00>;
							qcom,swr_master_id = <0x03>;
							qcom,swrm-hctl-reg = <0x32a90a8>;
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							swrm-io-base = <0x3230000 0x00>;
							interrupts-extended = <0x01 0x00 0x1f0 0x04 0x22 0x82 0x04>;
							interrupt-names = "swr_master_irq\0swr_wake_irq";
							qcom,swr-num-ports = <0x03>;
							qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
							qcom,swr-num-dev = <0x01>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							qcom,swr-mstr-irq-wakeup-capable = <0x01>;

							wcd938x-tx-slave {
								status = "okay";
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170223>;
								phandle = <0x595>;
							};

							wcd937x-tx-slave {
								compatible = "qcom,wcd937x-slave";
								reg = <0x0a 0x1170223>;
								status = "disabled";
								phandle = <0x593>;
							};
						};
					};

					rx-macro@3200000 {
						phandle = <0x643>;
						compatible = "qcom,rx-macro";
						reg = <0x3200000 0x00>;
						clock-names = "rx_core_clk\0rx_npl_clk";
						clocks = <0x589 0x00 0x58a 0x00>;
						qcom,rx-swr-gpios = <0x509>;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						qcom,rx-bcl-pmic-params = [00 03 48];
						qcom,default-clk-id = <0x00>;

						rx_swr_master {
							phandle = <0x644>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							clocks = <0x207 0x00 0x208 0x00>;
							qcom,swr_master_id = <0x02>;
							qcom,swrm-hctl-reg = <0x32a90a0>;
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							swrm-io-base = <0x3210000 0x00>;
							interrupts = <0x00 0x9b 0x04>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x06>;
							qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
							qcom,swr-num-dev = <0x02>;
							qcom,swr-clock-stop-mode0 = <0x01>;

							swr_haptics@f0170220 {
								status = "disabled";
								compatible = "qcom,pm8350b-swr-haptics";
								reg = <0x01 0xf0170220>;
								qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x21>;
								phandle = <0x645>;
							};

							wcd938x-rx-slave {
								status = "okay";
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170224>;
								phandle = <0x594>;
							};

							wcd937x-rx-slave {
								compatible = "qcom,wcd937x-slave";
								reg = <0x0a 0x1170224>;
								status = "disabled";
								phandle = <0x592>;
							};
						};
					};

					wsa-macro@3240000 {
						phandle = <0x646>;
						compatible = "qcom,wsa-macro";
						reg = <0x3240000 0x00>;
						clock-names = "wsa_core_clk\0wsa_npl_clk";
						clocks = <0x58b 0x00 0x58c 0x00>;
						qcom,wsa-swr-gpios = <0x508>;
						qcom,wsa-bcl-pmic-params = [00 03 48];
						qcom,default-clk-id = <0x00>;
						status = "disabled";

						wsa_swr_master {
							phandle = <0x647>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							clocks = <0x207 0x00 0x208 0x00>;
							qcom,swr_master_id = <0x01>;
							qcom,swrm-hctl-reg = <0x32a90b0>;
							qcom,mipi-sdw-block-packing-mode = <0x00>;
							swrm-io-base = <0x3250000 0x00>;
							interrupts = <0x00 0xaa 0x04>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x08>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
							qcom,swr-num-dev = <0x02>;
							qcom,dynamic-port-map-supported = <0x00>;

							wsa883x@02170221 {
								compatible = "qcom,wsa883x";
								reg = <0x02 0x2170221>;
								qcom,spkr-sd-n-node = <0x58f>;
								qcom,bolero-handle = <0x500>;
								cdc-vdd-1p8-supply = <0x2f8>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,wsa-prefix = "SpkrLeft";
								status = "disabled";
								phandle = <0x59a>;
							};

							wsa883x@02170222 {
								compatible = "qcom,wsa883x";
								reg = <0x02 0x2170222>;
								qcom,spkr-sd-n-node = <0x590>;
								qcom,bolero-handle = <0x500>;
								cdc-vdd-1p8-supply = <0x2f8>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,wsa-prefix = "SpkrRight";
								status = "disabled";
								phandle = <0x59b>;
							};
						};
					};

					wcd937x-codec {
						compatible = "qcom,wcd937x-codec";
						qcom,split-codec = <0x01>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x01 0x13 0x01 0x00 0x26 0x01 0x14 0x02 0x00 0x27 0x02 0x16 0x01 0x00 0x25 0x02 0x17 0x02 0x00 0x26 0x02 0x11 0x04 0x00 0x27 0x03 0x18 0x01 0x00 0x28 0x03 0x19 0x02 0x00 0x29 0x03 0x1a 0x04 0x00 0x2a 0x03 0x1b 0x08 0x00 0x2b>;
						qcom,wcd-rst-gpio-node = <0x591>;
						qcom,rx-slave = <0x592>;
						qcom,tx-slave = <0x593>;
						cdc-vdd-rxtx-supply = <0x2f8>;
						qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-rxtx-current = <0x7530>;
						cdc-vddpx-supply = <0x2f8>;
						qcom,cdc-vddpx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vddpx-current = <0x7530>;
						cdc-vdd-buck-supply = <0x2f7>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-buck-current = <0x927c0>;
						cdc-vdd-mic-bias-supply = <0x2fc>;
						qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
						qcom,cdc-vdd-mic-bias-current = <0xafc8>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0x708>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddpx\0cdc-vdd-mic-bias";
						qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
						status = "disabled";
						phandle = <0x599>;
					};

					wcd938x-codec {
						status = "ok";
						compatible = "qcom,wcd938x-codec";
						qcom,split-codec = <0x01>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x26 0x01 0x15 0x02 0x00 0x27 0x02 0x16 0x01 0x00 0x24 0x02 0x17 0x02 0x00 0x25 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
						qcom,wcd-rst-gpio-node = <0x591>;
						qcom,rx-slave = <0x594>;
						qcom,tx-slave = <0x595>;
						cdc-vdd-rxtx-supply = <0x2f8>;
						qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-rxtx-current = <0x7530>;
						cdc-vddpx-supply = <0x2f8>;
						qcom,cdc-vddpx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vddpx-current = <0x7530>;
						cdc-vdd-buck-supply = <0x2f7>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-buck-current = <0x927c0>;
						cdc-vdd-mic-bias-supply = <0x2fc>;
						qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
						qcom,cdc-vdd-mic-bias-current = <0x7530>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0xaf0>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-micbias4-mv = <0x708>;
						qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddpx\0cdc-vdd-mic-bias";
						qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
						mbhc-button-thres = <0x596 0x0d 0x3f 0x596 0x58 0x8a 0x596 0x8a 0x8a 0x596 0xe1 0xe1 0x596 0x1c2 0x1c2 0x596 0x1c2 0x26c 0x596 0x1c2 0x26c 0x596 0x1c2 0x26c>;
						imp-table = <0x597 0x00 0x05 0x06 0x597 0x06 0x17 0x08 0x597 0x18 0x26 0x07 0x597 0x27 0x64 0x06 0x597 0x65 0xa0 0x0a 0x597 0xa1 0x190 0x0b 0x597 0x191 0x7d0 0x0b 0x597 0x7d1 0x7fffffff 0x06>;
						phandle = <0x5c9>;
					};

					imp_list {
						#list-imp-cells = <0x03>;
						phandle = <0x597>;
					};
				};

				wsa_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x209 0x20a>;
					pinctrl-1 = <0x20b 0x20c>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x9b>;
					#gpio-cells = <0x00>;
					phandle = <0x508>;
					status = "disabled";
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x20d 0x20e 0x20f>;
					pinctrl-1 = <0x210 0x211 0x212>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x94>;
					#gpio-cells = <0x00>;
					phandle = <0x509>;
				};

				tx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x213 0x214 0x215 0x216>;
					pinctrl-1 = <0x217 0x218 0x219 0x21a>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x91 0x9e>;
					#gpio-cells = <0x00>;
					phandle = <0x50a>;
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x21b 0x21c>;
					pinctrl-1 = <0x21d 0x21e>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x96 0x97>;
					#gpio-cells = <0x00>;
					phandle = <0x50b>;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x21f 0x220>;
					pinctrl-1 = <0x221 0x222>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x99>;
					#gpio-cells = <0x00>;
					phandle = <0x50c>;
				};

				cdc_dmic45_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x223 0x224>;
					pinctrl-1 = <0x225 0x226>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x9c 0x9d>;
					#gpio-cells = <0x00>;
					phandle = <0x50d>;
				};

				sound {
					compatible = "qcom,lahaina-asoc-snd";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,auxpcm-audio-intf = <0x01>;
					qcom,wcn-bt = <0x01>;
					qcom,ext-disp-audio-rx = <0x00>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x208 0x00>;
					asoc-platform = <0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233 0x5c8>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq\0q6audio-adaptation";
					asoc-cpu = <0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242 0x243 0x244 0x245 0x246 0x247 0x248 0x249 0x24a 0x24b 0x24c 0x24d 0x24e 0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a>;
					asoc-cpu-names = "msm-dai-q6-dp.0\0msm-dai-q6-dp.1\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-mi2s.5\0msm-dai-q6-mi2s.6\0msm-dai-q6-mi2s.7\0msm-dai-q6-mi2s.8\0msm-dai-q6-mi2s.9\0msm-dai-q6-mi2s.10\0msm-dai-q6-mi2s.11\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-auxpcm.6\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.242\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-q6-tdm.36944\0msm-dai-q6-tdm.36945\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577";
					fsa4480-i2c-handle;
					phandle = <0x50e>;
					qcom,model = "lahaina-yupikidp-snd-card";
					qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
					qcom,tdm-max-slots = <0x08>;
					qcom,wcd-disabled = <0x00>;
					qcom,audio-routing = "AMIC1\0Analog Mic1\0Analog Mic1\0MIC BIAS1\0AMIC2\0Analog Mic2\0Analog Mic2\0MIC BIAS2\0AMIC3\0Analog Mic3\0Analog Mic3\0MIC BIAS1\0AMIC4\0Analog Mic4\0Analog Mic4\0MIC BIAS3\0IN1_HPHL\0HPHL_OUT\0IN2_HPHR\0HPHR_OUT\0RX_TX DEC0_INP\0TX DEC0 MUX\0RX_TX DEC1_INP\0TX DEC1 MUX\0RX_TX DEC2_INP\0TX DEC2 MUX\0RX_TX DEC3_INP\0TX DEC3 MUX\0TX SWR_INPUT\0WCD_TX_OUTPUT\0VA SWR_INPUT\0VA_SWR_CLK\0VA SWR_INPUT\0WCD_TX_OUTPUT\0VA_AIF1 CAP\0VA_SWR_CLK\0VA_AIF2 CAP\0VA_SWR_CLK\0VA_AIF3 CAP\0VA_SWR_CLK";
					qcom,msm-mbhc-hphl-swh = <0x01>;
					qcom,msm-mbhc-gnd-swh = <0x01>;
					qcom,swr-dmic-max-devs = <0x00>;
					qcom,cdc-dmic01-gpios;
					qcom,cdc-dmic23-gpios;
					qcom,cdc-dmic45-gpios;
					qcom,sec-mi2s-gpios;
					asoc-codec = <0x49d 0x500 0x5c9>;
					asoc-codec-names = "msm-stub-codec.1\0bolero_codec\0wcd938x_codec";
					qcom,wsa-max-devs = <0x00>;
					qcom,cps_reg_phy_addr = <0x3250300 0x3250304 0x3250318>;
					qcom,cps_wsa_vbatt_temp_reg_addr = <0x3429 0x3422>;
					qcom,cps_threshold_levels = <0x94 0xa8>;
					qcom,cps_normal_values = <0x8e 0x8f 0x8f>;
					qcom,cps_lower1_values = <0x10 0xd0 0xd0>;
					qcom,cps_lower2_values = <0x0f 0x0f 0x18>;
					qcom,msm_audio_ssr_devs = <0x4a7 0x4aa 0x4ab 0x500>;
					qcom,msm-mbhc-hs-mic-max-threshold-mv = <0x270f>;
					qcom,msm-mbhc-hs-mic-min-threshold-mv = <0x280>;
					qcom,quin-mi2s-gpios = <0x5ca>;
					qcom,msm-mbhc-gnd-det = <0x01>;
				};

				msm_cdc_pinctrl_sec {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x43d 0x43f 0x441>;
					pinctrl-1 = <0x43c 0x43e 0x440>;
					#gpio-cells = <0x00>;
					status = "disabled";
					phandle = <0x598>;
				};

				msm_cdc_pinctrl_quin {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5cc 0x5cd 0x5ce 0x5cf>;
					pinctrl-1 = <0x4b8 0x4ba 0x4bc 0x4be>;
					qcom,lpi-gpios;
					#gpio-cells = <0x00>;
					phandle = <0x5ca>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x242>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x243>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x244>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x245>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x246>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x247>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x50f>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
			phandle = <0x510>;
			nvmem-cells = <0x336>;
			nvmem-cell-names = "adsp_variant";
			adsp-fw-names = "adsp2";
			adsp-fw-bit-values = <0x04>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x511>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x258>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x512>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x259>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x513>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25a>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x514>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25b>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x515>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25c>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x516>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25d>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x517>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25e>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x518>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x25f>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x519>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x260>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x51a>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x261>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x51b>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x262>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x51c>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x263>;
			};
		};

		qcom,msm-dai-tdm-sep-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x51d>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x51e>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x51f>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x520>;
			};
		};

		qcom,msm-dai-tdm-hsif0-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x521>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x522>;
			};
		};

		qcom,msm-dai-tdm-hsif0-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x523>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x524>;
			};
		};

		qcom,msm-dai-tdm-hsif1-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x525>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x526>;
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x527>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x528>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x529>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x52a>;
			};
		};

		qcom,msm-dai-tdm-hsif2-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x52b>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x52c>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x52d>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x52e>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x52f>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x530>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x27a>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam-res-mgr {
			compatible = "qcom,cam-res-mgr";
			status = "ok";
			shared-gpios = <0x15b>;
			pinctrl-names = "cam_res_mgr_default\0cam_res_mgr_suspend";
			pinctrl-0 = <0x5d0>;
			pinctrl-1 = <0x5d1>;
		};

		qcom,csiphy0 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.1\0qcom,csiphy";
			reg = <0xace0000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe0000>;
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "csiphy0";
			gdscr-supply = <0x27b>;
			refgen-supply = <0x18f>;
			csi-vdd-1p2-supply = <0x58>;
			csi-vdd-0p9-supply = <0x59>;
			regulator-names = "gdscr\0refgen\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x00 0x1339e0 0x100590>;
			rgltr-load-current = <0x00 0x00 0xd2f0 0x17890>;
			clocks = <0x29 0x1f 0x29 0x2a 0x29 0x21 0x29 0x20>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x531>;
		};

		qcom,csiphy1 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.1\0qcom,csiphy";
			reg = <0xace2000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe2000>;
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "csiphy1";
			gdscr-supply = <0x27b>;
			refgen-supply = <0x18f>;
			csi-vdd-1p2-supply = <0x58>;
			csi-vdd-0p9-supply = <0x59>;
			regulator-names = "gdscr\0refgen\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x00 0x1339e0 0x100590>;
			rgltr-load-current = <0x00 0x00 0xd2f0 0x17890>;
			clocks = <0x29 0x1f 0x29 0x2b 0x29 0x23 0x29 0x22>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x532>;
		};

		qcom,csiphy2 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.1\0qcom,csiphy";
			reg = <0xace4000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe4000>;
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "csiphy2";
			gdscr-supply = <0x27b>;
			refgen-supply = <0x18f>;
			csi-vdd-1p2-supply = <0x58>;
			csi-vdd-0p9-supply = <0x59>;
			regulator-names = "gdscr\0refgen\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x00 0x1339e0 0x100590>;
			rgltr-load-current = <0x00 0x00 0xd2f0 0x17890>;
			clocks = <0x29 0x1f 0x29 0x2c 0x29 0x25 0x29 0x24>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x533>;
		};

		qcom,csiphy3 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.1\0qcom,csiphy";
			reg = <0xace6000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe6000>;
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "csiphy3";
			gdscr-supply = <0x27b>;
			refgen-supply = <0x18f>;
			csi-vdd-1p2-supply = <0x58>;
			csi-vdd-0p9-supply = <0x59>;
			regulator-names = "gdscr\0refgen\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x00 0x1339e0 0x100590>;
			rgltr-load-current = <0x00 0x00 0xd2f0 0x17890>;
			clocks = <0x29 0x1f 0x29 0x2d 0x29 0x27 0x29 0x26>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x534>;
		};

		qcom,csiphy4 {
			cell-index = <0x04>;
			compatible = "qcom,csiphy-v1.2.1\0qcom,csiphy";
			reg = <0xace8000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe8000>;
			interrupts = <0x00 0x7a 0x01>;
			interrupt-names = "csiphy4";
			gdscr-supply = <0x27b>;
			refgen-supply = <0x18f>;
			csi-vdd-1p2-supply = <0x58>;
			csi-vdd-0p9-supply = <0x59>;
			regulator-names = "gdscr\0refgen\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x00 0x1339e0 0x100590>;
			rgltr-load-current = <0x00 0x00 0xd2f0 0x17890>;
			clocks = <0x29 0x1f 0x29 0x2e 0x29 0x29 0x29 0x28>;
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			src-clock-name = "csi4phytimer_clk_src";
			clock-cntl-level = "lowsvs\0svs";
			clock-rates = <0x11e1a300 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x535>;
		};

		qcom,cci0 {
			cell-index = <0x00>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x01>;
			status = "ok";
			gdscr-supply = <0x27b>;
			regulator-names = "gdscr";
			clocks = <0x29 0x1a 0x29 0x19>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x27c 0x27d>;
			pinctrl-1 = <0x27e 0x27f>;
			gpios = <0x3c 0x45 0x00 0x3c 0x46 0x00 0x3c 0x47 0x00 0x3c 0x48 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x536>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x537>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x538>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x539>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53a>;
			};

			qcom,cam-sensor0 {
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x00>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x5d4>;
				eeprom-src = <0x5d5>;
				ois-src = <0x5d6>;
				led-flash-src = <0x5d7>;
				cam_vdig-supply = <0x5d8>;
				cam_vio-supply = <0x5d9>;
				cam_vana-supply = <0x5da>;
				cam_vaf-supply = <0x5db>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_vaf\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5dc 0x5dd 0x5de>;
				pinctrl-1 = <0x5df 0x5e0 0x5e1>;
				gpios = <0x3c 0x40 0x00 0x3c 0x14 0x00 0x3c 0x0b 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0\0CAM_VANA0";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x5c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x663>;
			};
		};

		qcom,cci1 {
			cell-index = <0x01>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x01>;
			status = "ok";
			gdscr-supply = <0x27b>;
			regulator-names = "gdscr";
			clocks = <0x29 0x1c 0x29 0x1b>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x280 0x281>;
			pinctrl-1 = <0x282 0x283>;
			gpios = <0x3c 0x49 0x00 0x3c 0x4a 0x00 0x3c 0x4b 0x00 0x3c 0x4c 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2\0CCI_I2C_DATA3\0CCI_I2C_CLK3";
			phandle = <0x53b>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53c>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53d>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53e>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x53f>;
			};

			qcom,cam-sensor3 {
				cell-index = <0x03>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x5e2>;
				cam_vdig-supply = <0x5e3>;
				cam_vio-supply = <0x5d9>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5e4 0x5e5 0x5e6>;
				pinctrl-1 = <0x5e7 0x5e8 0x5e9>;
				gpios = <0x3c 0x41 0x00 0x3c 0x15 0x00 0x3c 0x0e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0CAM_VANA1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x5e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x664>;
			};

			qcom,cam-sensor2 {
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x5ea>;
				cam_vio-supply = <0x5d9>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vio\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5eb 0x5ec 0x5ed>;
				pinctrl-1 = <0x5ee 0x5ef 0x5f0>;
				gpios = <0x3c 0x42 0x00 0x3c 0x4d 0x00 0x3c 0x0f 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VANA2";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x60>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x665>;
			};

			qcom,cam-sensor1 {
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x5f1>;
				cam_vdig-supply = <0x5f2>;
				cam_vio-supply = <0x5d9>;
				cam_vana-supply = <0x5f3>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2c4020 0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2c4020 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5f4 0x5f5>;
				pinctrl-1 = <0x5f6 0x5f7>;
				gpios = <0x3c 0x44 0x00 0x3c 0x4f 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET4";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x64>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x666>;
			};

			qcom,cam-sensor13 {
				cell-index = <0x0d>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x5f1>;
				cam_vdig-supply = <0x5f2>;
				cam_vio-supply = <0x5d9>;
				cam_vana-supply = <0x5f3>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2c4020 0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2c4020 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5f4 0x5f5>;
				pinctrl-1 = <0x5f6 0x5f7>;
				gpios = <0x3c 0x44 0x00 0x3c 0x4f 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET4";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x64>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x667>;
			};

			qcom,cam-sensor4 {
				cell-index = <0x04>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x5d7>;
				eeprom-src = <0x5f8>;
				cam_vdig-supply = <0x5e3>;
				cam_vio-supply = <0x5d9>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5f9 0x5fa 0x5e6 0x5de>;
				pinctrl-1 = <0x5fb 0x5fc 0x5e9 0x5e1>;
				gpios = <0x3c 0x43 0x00 0x3c 0x4e 0x00 0x3c 0x0e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_VANA1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x62>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x668>;
			};

			qcom,eeprom@50 {
				cell-index = <0x00>;
				reg = <0x50>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				cam_vaf-supply = <0x5db>;
				cam_vio-supply = <0x5d9>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				slave-addr = <0xa0>;
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				sub-type = <0x02>;
				qcom,cam-power-seq-type = "sensor_vreg\0sensor_vreg";
				qcom,cam-power-seq-val = "cam_vaf\0cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x02 0x02>;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				sensor-position = <0x00>;
				gpio-no-mux = <0x00>;
				phandle = <0x5d5>;
			};

			qcom,eeprom@51 {
				cell-index = <0x01>;
				reg = <0x51>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa2>;
				sensor-mode = <0x01>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				sub-type = <0x02>;
				qcom,cam-power-seq-type = "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01>;
				qcom,cam-power-seq-delay = <0x02>;
				cam_vio-supply = <0x5d9>;
				regulator-names = "cam_vio";
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x30d40>;
				sensor-position = <0x01>;
				rgltr-cntrl-support;
				phandle = <0x5f1>;
			};

			qcom,eeprom@0x2D {
				cell-index = <0x02>;
				reg = <0x2d>;
				slave-addr = <0x5a>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				sub-type = <0x02>;
				cam_vio-supply = <0x5d9>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vio\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5eb 0x5ec 0x5ed>;
				pinctrl-1 = <0x5ee 0x5ef 0x5f0>;
				gpios = <0x3c 0x42 0x00 0x3c 0x4d 0x00 0x3c 0x0f 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VANA2";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x60>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x5ea>;
			};

			qcom,eeprom@37 {
				cell-index = <0x03>;
				reg = <0x37>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0x6e>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				sub-type = <0x02>;
				cam_vio-supply = <0x5d9>;
				cam_vdig-supply = <0x5e3>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vio\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5e4 0x5e5 0x5e6>;
				pinctrl-1 = <0x5e7 0x5e8 0x5e9>;
				gpios = <0x3c 0x41 0x00 0x3c 0x15 0x00 0x3c 0x0e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0CAM_VANA1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x5e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x5e2>;
			};

			qcom,eeprom@0x3F {
				cell-index = <0x04>;
				reg = <0x3f>;
				slave-addr = <0x7e>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				sub-type = <0x02>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_vdig-supply = <0x5e3>;
				cam_vio-supply = <0x5d9>;
				cam_clk-supply = <0x27b>;
				regulator-names = "cam_vdig\0cam_vio\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x5f9 0x5fa 0x5e6>;
				pinctrl-1 = <0x5fb 0x5fc 0x5e9>;
				gpios = <0x3c 0x43 0x00 0x3c 0x4e 0x00 0x3c 0x0e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_VANA1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x29 0x62>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x5f8>;
			};

			qcom,actuator@0xC {
				cell-index = <0x00>;
				reg = <0x0c>;
				slave-addr = <0x18>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				compatible = "qcom,actuator";
				i2c-freq-mode = <0x03>;
				cam_vio-supply = <0x5d9>;
				cam_vaf-supply = <0x5db>;
				regulator-names = "cam_vio\0cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2ab980>;
				rgltr-max-voltage = <0x1b7740 0x2ab980>;
				rgltr-load-current = <0x30d40 0x30d40>;
				qcom,cam-power-seq-type = "cam_vio\0cam_vaf";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				phandle = <0x5d4>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu\0simple-bus";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1a 0x800 0x4e0 0x1a 0x820 0x4e0 0x1a 0x840 0x4e0 0x1a 0x860 0x4e0 0x1a 0x880 0x4e0 0x1a 0x8a0 0x4e0 0x1a 0x8c0 0x4e0 0x1a 0x8e0 0x4e0 0x1a 0xc00 0x4e0 0x1a 0xc20 0x4e0 0x1a 0xc40 0x4e0 0x1a 0xc60 0x4e0 0x1a 0xc80 0x4e0 0x1a 0xca0 0x4e0 0x1a 0xcc0 0x4e0 0x1a 0xce0 0x4e0>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;
				cam-smmu-label = "ife";
				stall-disable;
				multiple-client-devices;

				iova-mem-map {
					phandle = <0x540>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1a 0x20c0 0x20 0x1a 0x20e0 0x20>;
				cam-smmu-label = "jpeg";
				qcom,iommu-faults = "non-fatal";
				stall-disable;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x541>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x284>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1a 0x2000 0x20 0x1a 0x2020 0x20 0x1a 0x2062 0x00 0x1a 0x2080 0x20 0x1a 0x20a0 0x20 0x1a 0x2140 0x00>;
				cam-smmu-label = "icp";
				qcom,iommu-faults = "non-fatal";
				stall-disable;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				dma-coherent-hint-cached;
				iova-region-discard = <0xdff00000 0x300000>;

				iova-mem-map {
					phandle = <0x542>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = "\t`\0";
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x03>;
						iova-region-discard = <0xdff00000 0x300000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1a 0x2040 0x00>;
				cam-smmu-label = "cpas-cdm";
				qcom,iommu-faults = "non-fatal";
				stall-disable;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x543>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1a 0x2100 0x20 0x1a 0x2120 0x20>;
				cam-smmu-label = "lrme";
				qcom,iommu-faults = "non-fatal";
				stall-disable;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x544>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1cd 0x01>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x27b>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x29 0x6a 0x29 0x1e>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife0\0ife1\0ife2\0ife3\0ife4\0dualife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0 {
			cell-index = <0x00>;
			compatible = "qcom,csid165_204";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = "\0\v0";
			interrupt-names = "csid0";
			interrupts = <0x00 0x1d0 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x27b>;
			ife0-supply = <0x285>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x39 0x29 0x38 0x29 0x37 0x29 0x36 0x29 0x35 0x29 0x34>;
			clock-rates = <0x11e1a300 0x00 0x00 0x16a65700 0x00 0x00 0x17d78400 0x00 0x00 0x1e65fb80 0x00 0x00 0x17d78400 0x00 0x00 0x25f7d940 0x00 0x00 0x17d78400 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x545>;
		};

		qcom,vfe0 {
			cell-index = <0x00>;
			compatible = "qcom,vfe165_160";
			reg-names = "ife";
			reg = <0xacaf000 0x5200>;
			reg-cam-base = <0xaf000>;
			interrupt-names = "ife0";
			interrupts = <0x00 0x1d1 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x27b>;
			ife0-supply = <0x285>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x36 0x29 0x35 0x29 0x34>;
			clock-rates = <0x16a65700 0x00 0x00 0x1e65fb80 0x00 0x00 0x25f7d940 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x29 0x3a>;
			clock-rates-option = <0x2d4cae00>;
			cam_hw_pid = <0x18 0x08>;
			status = "ok";
			phandle = <0x546>;
		};

		qcom,csid1 {
			cell-index = <0x01>;
			compatible = "qcom,csid165_204";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid1";
			interrupts = <0x00 0x1d2 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x27b>;
			ife1-supply = <0x286>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x40 0x29 0x3f 0x29 0x3e 0x29 0x3d 0x29 0x3c 0x29 0x3b>;
			clock-rates = <0x11e1a300 0x00 0x00 0x16a65700 0x00 0x00 0x17d78400 0x00 0x00 0x1e65fb80 0x00 0x00 0x17d78400 0x00 0x00 0x25f7d940 0x00 0x00 0x17d78400 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x547>;
		};

		qcom,vfe1 {
			cell-index = <0x01>;
			compatible = "qcom,vfe165_160";
			reg-names = "ife";
			reg = <0xacb6000 0x5200>;
			reg-cam-base = "\0\v`";
			interrupt-names = "ife1";
			interrupts = <0x00 0x1d3 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x27b>;
			ife1-supply = <0x286>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x3d 0x29 0x3c 0x29 0x3b>;
			clock-rates = <0x16a65700 0x00 0x00 0x1e65fb80 0x00 0x00 0x25f7d940 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x29 0x41>;
			clock-rates-option = <0x2d4cae00>;
			cam_hw_pid = <0x19 0x09>;
			status = "ok";
			phandle = <0x548>;
		};

		qcom,csid2 {
			cell-index = <0x02>;
			compatible = "qcom,csid165_204";
			reg-names = "csid";
			reg = <0xacc1000 0x1000>;
			reg-cam-base = <0xc1000>;
			interrupt-names = "csid2";
			interrupts = <0x00 0x280 0x01>;
			regulator-names = "camss\0ife2";
			camss-supply = <0x27b>;
			ife2-supply = <0x287>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x47 0x29 0x46 0x29 0x45 0x29 0x44 0x29 0x43 0x29 0x42>;
			clock-rates = <0x11e1a300 0x00 0x00 0x16a65700 0x00 0x00 0x17d78400 0x00 0x00 0x1e65fb80 0x00 0x00 0x17d78400 0x00 0x00 0x25f7d940 0x00 0x00 0x17d78400 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x549>;
		};

		qcom,vfe2 {
			cell-index = <0x02>;
			compatible = "qcom,vfe165_160";
			reg-names = "ife";
			reg = <0xacbd000 0x5200>;
			reg-cam-base = <0xbd000>;
			interrupt-names = "ife2";
			interrupts = <0x00 0x281 0x01>;
			regulator-names = "camss\0ife2";
			camss-supply = <0x27b>;
			ife2-supply = <0x287>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x29 0x44 0x29 0x43 0x29 0x42>;
			clock-rates = <0x16a65700 0x00 0x00 0x1e65fb80 0x00 0x00 0x25f7d940 0x00 0x00 0x2d4cae00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x29 0x48>;
			clock-rates-option = <0x2d4cae00>;
			cam_hw_pid = <0x03 0x0a>;
			status = "ok";
			phandle = <0x54a>;
		};

		qcom,csid-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite165";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite0";
			interrupts = <0x00 0x1d4 0x01>;
			regulator-names = "camss";
			camss-supply = <0x27b>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x29 0x4d 0x29 0x4c 0x29 0x4b 0x29 0x4a 0x29 0x49>;
			clock-rates = <0x11e1a300 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x17d78400 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x54b>;
		};

		qcom,vfe-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite165";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x5000>;
			reg-cam-base = "\0\f@";
			interrupt-names = "ife-lite0";
			interrupts = <0x00 0x1d5 0x01>;
			regulator-names = "camss";
			camss-supply = <0x27b>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x29 0x4a 0x29 0x49>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x0b>;
			status = "ok";
			phandle = <0x54c>;
		};

		qcom,csid-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,csid-lite165";
			reg-names = "csid-lite";
			reg = <0xaccf000 0x1000>;
			reg-cam-base = <0xcf000>;
			interrupt-names = "csid-lite1";
			interrupts = <0x00 0x167 0x01>;
			regulator-names = "camss";
			camss-supply = <0x27b>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x29 0x52 0x29 0x51 0x29 0x50 0x29 0x4f 0x29 0x4e>;
			clock-rates = <0x11e1a300 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x17d78400 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x54d>;
		};

		qcom,vfe-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,vfe-lite165";
			reg-names = "ife-lite";
			reg = <0xaccb000 0x5000>;
			reg-cam-base = <0xcb000>;
			interrupt-names = "ife-lite1";
			interrupts = <0x00 0x168 0x01>;
			regulator-names = "camss";
			camss-supply = <0x27b>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x29 0x4f 0x29 0x4e>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x0c>;
			status = "ok";
			phandle = <0x54e>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x27b>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			src-clock-name = "icp_clk_src";
			clocks = <0x29 0x2f 0x29 0x31 0x29 0x33 0x29 0x32>;
			clock-rates = <0x5f5e100 0x00 0x17d78400 0x00 0xbebc200 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x23c34600 0x00 0x17d78400 0x00 0x23c34600 0x00 0x17d78400 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			fw_name = "CAMERA_ICP_170.elf";
			ubwc-ipe-fetch-cfg = <0x7073 0x707b>;
			ubwc-ipe-write-cfg = <0x161cf 0x161ef>;
			ubwc-bps-fetch-cfg = <0x7073 0x707b>;
			ubwc-bps-write-cfg = <0x161cf 0x161ef>;
			qos-val = <0xa0a>;
			status = "ok";
			phandle = <0x54f>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0xa000>;
			reg-names = "ipe0_top";
			reg-cam-base = "\0\bp";
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x288>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x29 0x53 0x29 0x54 0x29 0x55 0x29 0x57 0x29 0x56>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x19a14780 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x550>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x8000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x289>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x29 0x11 0x29 0x12 0x29 0x13 0x29 0x15 0x29 0x14>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x551>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc_165";
			reg-names = "jpege_hw\0cam_camnoc";
			reg = <0xac4e000 0x4000 0xac9f000 0x10000>;
			reg-cam-base = <0x4e000 0x9f000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x27b>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x29 0x59 0x29 0x58>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x16 0x17>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x02>;
			status = "ok";
			phandle = <0x552>;
		};

		qcom,jpegdma {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma_165";
			reg-names = "jpegdma_hw\0cam_camnoc";
			reg = <0xac52000 0x4000 0xac9f000 0x10000>;
			reg-cam-base = <0x52000 0x9f000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x27b>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x29 0x59 0x29 0x58>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x14 0x15>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x02>;
			status = "ok";
			phandle = <0x553>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0x1000>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x01>;
			regulator-names = "camss-vdd";
			camss-supply = <0x27b>;
			clock-names = "lrme_clk_src\0lrme_clk";
			clocks = <0x29 0x5b 0x29 0x5a>;
			clock-rates = <0xe4e1c00 0xe4e1c00 0x11e1a300 0x11e1a300 0x1312d000 0x1312d000 0x17d78400 0x17d78400 0x17d78400 0x17d78400>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x554>;
		};

		qcom,cam-cpas {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac9f000 0x10000>;
			reg-cam-base = <0x40000 0x9f000>;
			cam_hw_fuse = <0x04 0x7801fc 0x10 0x00 0x04 0x06 0x7801fc 0x20 0x00 0x10 0x07 0x7801fc 0x40 0x00 0xff 0x00 0x7801fc 0x80 0x00 0xff 0x08 0x7801fc 0x100 0x00 0x10 0x09 0x7801a4 0x10000000 0x00 0xff>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x01>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x27b>;
			clock-names = "gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk\0icp_ahb_clk\0icp_clk";
			clocks = <0x28 0x0d 0x28 0x0e 0x29 0x6a 0x29 0x1e 0x29 0x17 0x29 0x16 0x29 0x31 0x29 0x32>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x8f0d180 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1312d000 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1c9c3800 0x00 0x00 0x00>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interconnect-names = "cam_ahb";
			interconnects = <0x1c 0x02 0x1d 0x205>;
			cam-ahb-num-cases = <0x07>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0ife0\0ife1\0ife2\0ife3\0ife4\0ipe0\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0lrmecpas0";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-wr-sum {
						cell-index = <0x00>;
						node-name = "level3-rt0-wr-sum";
						traffic-merge-type = <0x00>;
						ib-bw-voting-needed;
						phandle = <0x28a>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x32 0x22 0x20 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x28b>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x32 0x24 0x20 0x200>;
						};
					};

					level3-nrt1-rd-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt1-rd-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x28c>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x32 0x23 0x20 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <0x03>;
					camnoc-max-needed;

					level2-rt0-write0 {
						cell-index = <0x03>;
						node-name = "level2-rt0-write0";
						parent-node = <0x28a>;
						traffic-merge-type = <0x01>;
						phandle = <0x28d>;
					};

					level2-rt1-write0 {
						cell-index = <0x04>;
						node-name = "level2-rt1-write0";
						parent-node = <0x28a>;
						traffic-merge-type = <0x01>;
						phandle = <0x28e>;
					};

					level2-nrt0-write0 {
						cell-index = <0x05>;
						node-name = "level2-nrt0-write0";
						parent-node = <0x28b>;
						traffic-merge-type = <0x00>;
						phandle = <0x28f>;
					};

					level2-nrt0-read0 {
						cell-index = <0x06>;
						node-name = "level2-nrt0-read0";
						parent-node = <0x28b>;
						traffic-merge-type = <0x00>;
						phandle = <0x290>;
					};

					level2-nrt1-read0 {
						cell-index = <0x07>;
						node-name = "level2-nrt1-read0";
						parent-node = <0x28c>;
						traffic-merge-type = <0x00>;
						bus-width-factor = <0x04>;
						phandle = <0x298>;
					};
				};

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-write0 {
						cell-index = <0x08>;
						node-name = "level1-rt0-write0";
						parent-node = <0x28d>;
						traffic-merge-type = <0x00>;
						phandle = <0x291>;
					};

					level1-rt1-write0 {
						cell-index = <0x09>;
						node-name = "level1-rt1-write0";
						parent-node = <0x28e>;
						traffic-merge-type = <0x00>;
						phandle = <0x292>;
					};

					level1-rt1-write1 {
						cell-index = <0x0a>;
						node-name = "level1-rt1-write1";
						parent-node = <0x28e>;
						traffic-merge-type = <0x00>;
						phandle = <0x293>;
					};

					level1-nrt0-write0 {
						cell-index = <0x0b>;
						node-name = "level1-nrt0-write0";
						parent-node = <0x28f>;
						traffic-merge-type = <0x00>;
						phandle = <0x294>;
					};

					level1-nrt0-read0 {
						cell-index = <0x0c>;
						node-name = "level1-nrt0-read0";
						parent-node = <0x290>;
						traffic-merge-type = <0x00>;
						phandle = <0x295>;
					};

					level1-nrt1-write0 {
						cell-index = <0x0d>;
						node-name = "level1-nrt1-write0";
						parent-node = <0x28f>;
						traffic-merge-type = <0x00>;
						phandle = <0x296>;
					};

					level1-nrt1-read0 {
						cell-index = <0x0e>;
						node-name = "level1-nrt1-read0";
						parent-node = <0x290>;
						traffic-merge-type = <0x00>;
						phandle = <0x297>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife0-rdi-wr {
						cell-index = <0x10>;
						node-name = "ife0-rdi-wr";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x291>;
						phandle = <0x555>;
					};

					ife1-rdi-wr {
						cell-index = <0x11>;
						node-name = "ife1-rdi-wr";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x291>;
						phandle = <0x556>;
					};

					ife2-rdi-wr {
						cell-index = <0x12>;
						node-name = "ife2-rdi-wr";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x291>;
						phandle = <0x557>;
					};

					ife3-rdi-wr {
						cell-index = <0x13>;
						node-name = "ife3-rdi-wr";
						client-name = "ife3";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x291>;
						phandle = <0x558>;
					};

					ife4-rdi-wr {
						cell-index = <0x14>;
						node-name = "ife4-rdi-wr";
						client-name = "ife4";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x291>;
						phandle = <0x559>;
					};

					ife0-pixelall-wr {
						cell-index = <0x15>;
						node-name = "ife0-pixelall-wr";
						client-name = "ife0";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08 0x01 0x02 0x03 0x09>;
						parent-node = <0x292>;
						phandle = <0x55a>;
					};

					ife1-pixelall-wr {
						cell-index = <0x16>;
						node-name = "ife1-pixelall-wr";
						client-name = "ife1";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08 0x01 0x02 0x03 0x09>;
						parent-node = <0x292>;
						phandle = <0x55b>;
					};

					ife2-pixelall-wr {
						cell-index = <0x17>;
						node-name = "ife2-pixelall-wr";
						client-name = "ife2";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08 0x01 0x02 0x03 0x09>;
						parent-node = <0x293>;
						phandle = <0x55c>;
					};

					ipe0-ref-wr {
						cell-index = <0x18>;
						node-name = "ipe0-ref-wr";
						client-name = "ipe0";
						traffic-data = <0x24>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x294>;
						phandle = <0x55d>;
					};

					bps0-all-wr {
						cell-index = <0x19>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x294>;
						phandle = <0x55e>;
					};

					lrme0-all-wr {
						cell-index = <0x1a>;
						node-name = "lrme0-all-wr";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x294>;
						phandle = <0x55f>;
					};

					ipe0-viddisp-wr {
						cell-index = <0x1b>;
						node-name = "ipe0-viddisp-wr";
						client-name = "ipe0";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23>;
						parent-node = <0x294>;
						phandle = <0x560>;
					};

					ipe0-all-rd {
						cell-index = <0x1c>;
						node-name = "ipe0-all-rd";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x20 0x21>;
						parent-node = <0x295>;
						phandle = <0x561>;
					};

					bps0-all-rd {
						cell-index = <0x1d>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x295>;
						phandle = <0x562>;
					};

					lrme0-all-rd {
						cell-index = <0x1e>;
						node-name = "lrme0-all-rd";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x295>;
						phandle = <0x563>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x1f>;
						node-name = "jpeg-enc0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x296>;
						phandle = <0x564>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x20>;
						node-name = "jpeg-enc0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x297>;
						phandle = <0x565>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x21>;
						node-name = "jpeg-dma0-all-wr";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x296>;
						phandle = <0x566>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x22>;
						node-name = "jpeg-dma0-all-rd";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x297>;
						phandle = <0x567>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x23>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x290>;
						phandle = <0x568>;
					};

					icp0-all-rd {
						cell-index = <0x24>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x298>;
						phandle = <0x569>;
					};
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x299 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x29a 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x29b 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x29c 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a660_zap";
			memory-region = <0x29d>;
			phandle = <0x56a>;
		};

		qcom,kgsl-ddr-qos {
			compatible = "qcom,devfreq-qoslat";
			governor = "powersave";
			operating-points-v2 = <0x4a>;
			mboxes = <0x02 0x00>;
			phandle = <0x56b>;
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0\0qcom,adreno-gpu-a642l";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x636000 0x1000 0x3d9e000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl\0qdss_gfx\0rdpm_mx\0cx_misc";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x28 0x23 0x28 0x24 0x2b 0x02 0x21 0x00 0x2b 0x0b 0x2b 0x05 0x2b 0x0d 0x2b 0x0f>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0apb_pclk\0gpu_cc_hlos1_vote_gpu_smmu\0gpu_cc_cx_gmu\0gpu_cc_hub_aon\0gpu_cc_hub_cx_int";
			qcom,chipid = <0x6030500>;
			qcom,gpu-model = "Adreno642Lv1";
			qcom,no-nap;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x03>;
			nvmem-cells = <0x29e 0x29f 0x2a0>;
			nvmem-cell-names = "speed_bin\0gaming_bin\0gpu_model";
			qcom,tzone-names = "gpuss-0-usr\0gpuss-1-usr";
			interconnects = <0x1c 0x16 0x20 0x200 0x48 0x00 0x48 0x09>;
			interconnect-names = "gpu_icc_path\0l3_path";
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x8f>;

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x249f0000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = <0x5a688800>;
				};
			};

			qcom,gpu-models {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-models";

				qcom,gpu-model@0 {
					compatible = "qcom,adreno-gpu-a643";
					qcom,gpu-model-id = <0xac>;
					qcom,gpu-model = "Adreno643v1";
					qcom,vk-device-id = <0x6030501>;
				};

				qcom,gpu-model@1 {
					compatible = "qcom,adreno-gpu-a643";
					qcom,gpu-model-id = <0xbe>;
					qcom,gpu-model = "Adreno643v1";
					qcom,vk-device-id = <0x6030501>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = "0f#";
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x09>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0a>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x0a>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1ad27480>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x06>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xac>;
					qcom,initial-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = "0f#";
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x09>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0a>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x0a>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1ad27480>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x06>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x75>;
					qcom,initial-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1ad27480>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x06>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x60>;
					qcom,initial-pwrlevel = <0x01>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x1ad27480>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x06>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x81>;
					qcom,initial-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x0a>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0a>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1ad27480>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x06>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x08>;
						qcom,acd-level = <0x802b5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0x1b9>;
			phandle = <0x56c>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1c1 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x56d>;
			};

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1c1 0x01 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x56e>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1c1 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x56f>;
			};
		};

		qcom,gmu@3d69000 {
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			regulator-names = "vddcx\0vdd";
			iommus = <0x1c1 0x05 0x400>;
			qcom,iommu-dma = "disabled";
			vddcx-supply = <0x1b9>;
			vdd-supply = <0x2a1>;
			clocks = <0x2b 0x05 0x2b 0x08 0x28 0x12 0x28 0x23 0x2b 0x02 0x2b 0x0f 0x2b 0x0b>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0smmu_vote";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
			phandle = <0x570>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x5b>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0qfe_wtr0\0modem_tsens\0qfe_mmw0\0qfe_mmw1\0qfe_mmw2\0qfe_mmw3\0xo_therm\0qfe_mmw_streamer0\0qfe_mmw0_mod\0qfe_mmw1_mod\0qfe_mmw2_mod\0qfe_mmw3_mod\0qfe_ret_pa0\0qfe_wtr_pa0\0qfe_wtr_pa1\0qfe_wtr_pa2\0qfe_wtr_pa3\0sys_therm1\0modem_tsens1\0mmw_pa1\0mmw_pa2\0mmw_pa3\0msm_skin_therm";
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens26xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x01 0x00 0x1fa 0x04 0x01 0x00 0x1fc 0x04 0x22 0x14 0x01>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x64>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens26xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x01 0x00 0x1fb 0x04 0x01 0x00 0x1fd 0x04 0x22 0x15 0x01>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x5c>;
		};

		mx_sdpm@0x00636000 {
			compatible = "qcom,sdpm";
			reg = <0x636000 0x1000>;
			clock-names = "cam_cc_ipe\0disp_cc_mdss_mdp";
			clocks = <0x29 0x57 0x2a 0x1c>;
			cam_cc_ipe-supply = <0x288>;
			csr-id = <0x01 0x04>;
			status = "disabled";
		};

		cx_sdpm@0x00634000 {
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "cam_cc_ipe\0disp_cc_mdss_mdp";
			clocks = <0x29 0x57 0x2a 0x1c>;
			cam_cc_ipe-supply = <0x288>;
			csr-id = <0x00 0x02>;
			status = "disabled";
		};

		mx_rdpm_pe@0x00637000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x637000 0x1000>;
			interrupts = <0x00 0xed 0x04>;
			status = "disabled";
			phandle = <0x9d>;
		};

		cx_rdpm_pe@0x00635000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x635000 0x1000>;
			interrupts = <0x00 0xf3 0x04>;
			status = "disabled";
			phandle = <0xa1>;
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x585 0x586>;
			nvmem-cell-names = "restart_reason\0pon_reason";
			phandle = <0x63f>;
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x3ef>;
			pinctrl-1 = <0x3ee>;
			status = "disabled";
			phandle = <0x58f>;
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x3f1>;
			pinctrl-1 = <0x3f0>;
			status = "disabled";
			phandle = <0x590>;
		};

		msm_cdc_pinctrl@83 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x3f2>;
			pinctrl-1 = <0x3f3>;
			phandle = <0x591>;
		};

		wsa_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x03>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x309>;
			#clock-cells = <0x01>;
			phandle = <0x58b>;
		};

		wsa_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x04>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30a>;
			#clock-cells = <0x01>;
			phandle = <0x58c>;
		};

		rx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x05>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30e>;
			#clock-cells = <0x01>;
			phandle = <0x589>;
		};

		rx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x06>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30f>;
			#clock-cells = <0x01>;
			phandle = <0x58a>;
		};

		tx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x07>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30c>;
			#clock-cells = <0x01>;
			phandle = <0x587>;
		};

		tx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x08>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30d>;
			#clock-cells = <0x01>;
			phandle = <0x588>;
		};

		va_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30b>;
			#clock-cells = <0x01>;
			phandle = <0x58d>;
		};

		va_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x0a>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x310>;
			#clock-cells = <0x01>;
			phandle = <0x58e>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x651>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1bc560>;
				qcom,supply-max-voltage = <0x1bc560>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x7530>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x03>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5a2>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = "\0Us";
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = "\0Us";
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5a3>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x7530>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x652>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x463>;
			qcom,dsi-phy = <0x464>;
			qcom,mdp = <0x190>;
			qcom,dsi-default-panel = <0x5a4>;
			clocks = <0x464 0x06 0x464 0x09 0x464 0x12 0x464 0x15 0x464 0x03 0x464 0x08 0x464 0x0d 0x464 0x11 0x464 0x16 0x464 0x19 0x2a 0x1b>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0src_byte_clk0\0src_pixel_clk0\0shadow_byte_clk0\0shadow_pixel_clk0\0shadow_cphybyte_clk0\0shadow_cphypixel_clk0\0mdp_core_clk";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x5a5 0x5a6 0x5a7 0x5a8>;
			pinctrl-1 = <0x5a9 0x5aa 0x5ab 0x5ac>;
			qcom,platform-te-gpio = <0x3c 0x50 0x00>;
			qcom,panel-te-source = <0x00>;
			vddio-supply = <0x304>;
			phandle = <0x5ae>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x5ad>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x5af>;
			phandle = <0x653>;

			vol_up {
				label = "volume_up";
				gpios = <0x5b0 0x06 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		etspi,et7xx {
			compatible = "etspi,et7xx";
			reg = <0x00>;
			spi-max-frequency = <0xbebc20>;
			pinctrl-names = "default";
			pinctrl-0 = <0x5b6>;
			gpio-controller;
			#gpio-cells = <0x02>;
			etspi-regulator = "VDD_BTP_3P3";
			etspi-sleepPin = <0x3c 0x23 0x00>;
			etspi-chipid = "ET713";
			etspi-modelinfo = "A528";
			etspi-position = "11.81,-0.02,9.10,9.10,14.80,14.80,12.00,12.00,5.00";
			etspi-rb = "547,-1,-1,FFFFFF";
		};

		self_display_FC3_dtsi {
			label = "self_display_FC3_dtsi";
			samsung,support_self_display;
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 04 b0 00 10 f2 29 01 00 00 00 00 03 f2 26 f0 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 00 00 00 95 07 9e 09 5f 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 01];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 27 d8 29 01 00 00 00 00 02 d8 16 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 11 00 02 7a 00 29 01 00 00 00 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 22 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 01 f4 02 33 09 60 09 61 00 00 ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mask_crc_pass_data = [d3 9b];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 00 00 00 00 00 29 01 00 00 00 00 02 bf 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			phandle = <0x5b7>;
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x01>;
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_S6E3FC3_AMS646YD01_LO_FHD";
			phandle = <0x657>;
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			phandle = <0x658>;
		};

		qcom,qup_hsuart@994000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25e 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x28 0x4e 0x28 0x66 0x28 0x67>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x5c1 0x5c2>;
			pinctrl-1 = <0x5c3 0x5c4>;
			qcom,wrapper-core = <0x1c4>;
			always-on-clock;
			status = "ok";
		};

		argos {
			compatible = "samsung,argos";
			#address-cells = <0x01>;

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x02>;
				net_boost,table = <0x14 0x00 0x00 0x8ca00 0x00 0x3f9 0x00 0x00 0x00 0x00 0xc8 0x208500 0x00 0x1b8a00 0x00 0x1429 0x00 0x01 0x01 0x01>;
			};

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@4 {
				net_boost,label = "UFS";
				net_boost,node = [00];
				net_boost,sysnode = "/sys/class/sec/ufs/transferred_cnt";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x320 0x00 0x00 0xdc500 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@5 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@6 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@7 {
				net_boost,label = "IPC";
				net_boost,node = "rmnet_mhi0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};
		};

		sec_smem@0 {
			compatible = "samsung,sec-smem";
			status = "okay";
		};

		sec_debug_summary@0 {
			compatible = "samsung,sec-debug-summary";
			status = "okay";
		};

		samsung,sec_slub_debug {
			free_track,black_list-names = "kmalloc-128";
			free_track,black_list-skips = <0x02>;
		};

		samsung,sec_misc {
			qfprom_jtag,reg = <0x784180>;
			msm_power_dou,reg = <0x00>;
		};

		samsung,sec_hdm {
			memory-region = <0x5c5>;
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x01>;
			qcom,unsupport_host_en = <0x00>;
			phandle = <0x659>;
		};

		samsung,security_mz1@146e9aa0 {
			compatible = "samsung,security_mz1";
			reg = <0x146aaaa0 0x04>;
			phandle = <0x65a>;
		};

		samsung,security_mz2@146e9aa4 {
			compatible = "samsung,security_mz2";
			reg = <0x146aaaa4 0x04>;
			phandle = <0x65b>;
		};

		samsung,security_mz3@146e9aa8 {
			compatible = "samsung,security_mz3";
			reg = <0x146aaaa8 0x04>;
			phandle = <0x65c>;
		};

		ion_camera_heap {
			compatible = "ion,rbin_heap";
			memory-region = <0x5c7>;
		};

		sec-audio-sysfs {
			compatible = "samsung,audio-sysfs";
			status = "okay";
			audio,num-amp = <0x02>;
		};

		samsung,q6audio-adaptation {
			compatible = "samsung,q6audio-adaptation";
			adaptation,device-tx-port-id = <0xb037>;
			adaptation,spk-rx-port-id = <0x1016>;
			adaptation,usb-rx-port-id = <0x7000>;
			adaptation,bt-rx-port-id = <0x400e>;
			adaptation,headset-rx-port-id = <0xb030>;
			phandle = <0x5c8>;
		};

		det_zones {
			#list-det-cells = <0x02>;
			phandle = <0x596>;
		};

		qcom,flash_0 {
			label = "flash";
			qcom,led-name = "led:flash_0";
			qcom,max-current = <0x5dc>;
			qcom,default-led-trigger = "flash0_trigger";
			qcom,id = <0x00>;
			qcom,current-ma = <0x578>;
			qcom,duration-ms = <0x500>;
			qcom,ires-ua = <0x30d4>;
			qcom,hdrm-voltage-mv = <0x145>;
			qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
			qcom,record-current-ma = <0x32>;
			phandle = <0x5d2>;
		};

		qcom,torch_0 {
			label = "torch";
			qcom,led-name = "led:torch_0";
			qcom,max-current = <0x1f4>;
			qcom,default-led-trigger = "torch0_trigger";
			qcom,id = <0x00>;
			qcom,current-ma = <0x12c>;
			qcom,ires-ua = <0x30d4>;
			qcom,hdrm-voltage-mv = <0x145>;
			qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
			phandle = <0x5d3>;
		};

		qcom,camera-flash@0 {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x5d2>;
			torch-source = <0x5d3>;
			status = "ok";
			phandle = <0x5d7>;
		};

		i2c@17 {
			status = "ok";
			cell-index = <0x11>;
			compatible = "i2c-gpio";
			gpios = <0x3c 0x08 0x00 0x3c 0x09 0x00>;
			i2c-gpio,delay-us = <0x02>;
			address-cells = <0x01>;
			size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x5ff>;
			phandle = <0x669>;

			sx9360-i2c@28 {
				compatible = "sx9360";
				reg = <0x28>;
				pinctrl-names = "default";
				pinctrl-0 = <0x600>;
				interrupt-parent = <0x3c>;
				interrupts = <0x07 0x00>;
				sx9360,nirq-gpio = <0x3c 0x07 0x00>;
				sx9360,reggnrlctrl2_reg = <0x32>;
				sx9360,againfreq_reg = <0x38>;
				sx9360,refagainfreq_reg = <0x36>;
				sx9360,gainrawfilt_reg = <0x1a>;
				sx9360,refgainrawfilt_reg = <0x22>;
				sx9360,proxthresh_reg = <0x22>;
				sx9360,hyst_reg = <0x15>;
				sx9360,regproxctrl3_reg = <0x0c>;
				sx9360,resolution_reg = <0x0f>;
				sx9360,refresolution_reg = <0x0f>;
				sx9360,vdd_en = <0x3c 0x68 0x00>;
			};
		};
	};

	__symbols__ {
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		cmd_db = "/reserved-memory/cmd_db@80860000";
		reserved_xbl_uefi = "/reserved-memory/reserved_xbl_uefi@80880000";
		secdata_apss_mem = "/reserved-memory/secdata_apss@808ff000";
		smem_mem = "/reserved-memory/smem@80900000";
		fw_mem = "/reserved-memory/fw@80b00000";
		wlan_fw_mem = "/reserved-memory/wlan_fw@80c00000";
		cdsp_secure_heap_mem = "/reserved-memory/cdsp_secure_heap@81800000";
		pil_adsp_mem = "/reserved-memory/adsp@86700000";
		pil_cdsp_mem = "/reserved-memory/cdsp@88f00000";
		adsp_mem = "/reserved-memory/adsp_region";
		pil_camera_mem = "/reserved-memory/video@8ad00000";
		pil_video_mem = "/reserved-memory/cvp@8b200000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw@8b700000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi@8b710000";
		pil_gpu_micro_code_mem = "/reserved-memory/gpu_micro_code@8b71a000";
		pil_mpss_mem = "/reserved-memory/mpss@8b800000";
		pil_wpss_mem = "/reserved-memory/wlan@9ae00000";
		removed_mem = "/reserved-memory/removed_region@c0000000";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		splash_memory = "/reserved-memory/splash_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		dfps_data_memory = "/reserved-memory/dfps_data_memory";
		memshare_mem = "/reserved-memory/memshare_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		aliases = "/aliases";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		sram = "/sram@18509400";
		cpu_scp_lpri = "/sram@18509400/scp-shmem@0";
		soc = "/soc";
		slim_aud = "/soc/slim@3ac0000";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		wdog = "/soc/qcom,wdt@17c10000";
		qcom_tzlog = "/soc/tz-log@0x146aa720";
		qcom_qseecom = "/soc/qseecom@c1800000";
		qcom_rng = "/soc/qrng@10d3000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17c20000";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		dcc = "/soc/dcc_v2@117f000";
		msm_imem = "/soc/qcom,msm-imem@146aa000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		eud = "/soc/qcom,msm-eud@88e0000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie-0-pipe-clk";
		pcie_1_pipe_clk = "/soc/clocks/pcie-1-pipe-clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3-phy-wrapper-gcc-usb30-pipe-clk";
		aopcc = "/soc/qcom,aopcc";
		gcc = "/soc/clock-controller@100000";
		camcc = "/soc/clock-controller@ad00000";
		dispcc = "/soc/clock-controller@af00000";
		gpucc = "/soc/clock-controller@3d90000";
		videocc = "/soc/clock-controller@aaf0000";
		apsscc = "/soc/syscon@182a0000";
		mccc = "/soc/syscon@90ba000";
		debugcc = "/soc/debug-clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		qcom_hwkm = "/soc/hwkm@10c0000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		bluetooth = "/soc/bt_wcn6750";
		ufshc_mem = "/soc/ufshc@1d84000";
		cpu_pmu = "/soc/cpu-pmu";
		clk_virt = "/soc/interconnect";
		cnoc2 = "/soc/interconnect@1500000";
		cnoc3 = "/soc/interconnect@1502000";
		mc_virt = "/soc/interconnect@1580000";
		system_noc = "/soc/interconnect@1680000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		mmss_noc = "/soc/interconnect@1740000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		dc_noc = "/soc/interconnect@90e0000";
		gem_noc = "/soc/interconnect@9100000";
		nsp_noc = "/soc/interconnect@a0c0000";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-computemon";
		cpu4_llcc_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-llcc-computemon";
		cpu7_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-computemon";
		cpu7_l3_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-l3-computemon";
		cpu4_qoslatmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu4-qoslatmon";
		cpu7_qoslatmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu7-qoslatmon";
		rimps = "/soc/qcom,rimps@17C00000";
		cpu0_grp = "/soc/qcom,cpu0_grp";
		cpu0_rimps_l3_latmon = "/soc/qcom,cpu0_grp/qcom,cpu0-rimps-l3-latmon";
		cpu4_grp = "/soc/qcom,cpu4_grp";
		cpu4_rimps_l3_latmon = "/soc/qcom,cpu4_grp/qcom,cpu4-rimps-l3-latmon";
		cpu7_grp = "/soc/qcom,cpu7_grp";
		cpu7_rimps_l3_latmon = "/soc/qcom,cpu7_grp/qcom,cpu7-rimps-l3-latmon";
		scmi = "/soc/qcom,scmi";
		scmi_memlat = "/soc/qcom,scmi/protocol@80";
		scmi_perf_lock = "/soc/qcom,scmi/protocol@81";
		rimps_log = "/soc/qcom,rimps_log@18509C00";
		apps_rsc = "/soc/rsc@18200000";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		rpmhcc = "/soc/rsc@18200000/qcom,rpmhclk";
		S1B = "/soc/rsc@18200000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		pm7325_s1 = "/soc/rsc@18200000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S2B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		pm7325_s2_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S7B = "/soc/rsc@18200000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		pm7325_s7 = "/soc/rsc@18200000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		S8B = "/soc/rsc@18200000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		pm7325_s8 = "/soc/rsc@18200000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		pm7325_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		pm7325_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		pm7325_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		pm7325_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		pm7325_l5_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		pm7325_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		pm7325_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		L8B = "/soc/rsc@18200000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		pm7325_l8 = "/soc/rsc@18200000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		pm7325_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		L11B = "/soc/rsc@18200000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		pm7325_l11 = "/soc/rsc@18200000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		L12B = "/soc/rsc@18200000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		pm7325_l12 = "/soc/rsc@18200000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		L13B = "/soc/rsc@18200000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		pm7325_l13 = "/soc/rsc@18200000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		L14B = "/soc/rsc@18200000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		pm7325_l14 = "/soc/rsc@18200000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		L15B = "/soc/rsc@18200000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		pm7325_l15 = "/soc/rsc@18200000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		L16B = "/soc/rsc@18200000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		pm7325_l16 = "/soc/rsc@18200000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		L17B = "/soc/rsc@18200000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		pm7325_l17 = "/soc/rsc@18200000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		L18B = "/soc/rsc@18200000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		pm7325_l18 = "/soc/rsc@18200000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		L19B = "/soc/rsc@18200000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		pm7325_l19 = "/soc/rsc@18200000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level-ao";
		S2C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level-ao";
		pm8350c_s2_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s2-level-ao";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s5-level";
		S5C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s5-level";
		pm8350c_s5_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s5-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350c-s7-level";
		S7C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350c-s7-level";
		pm8350c_s7_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350c-s7-level";
		S9C = "/soc/rsc@18200000/rpmh-regulator-smpc9/regulator-pm8350c-s9";
		pm8350c_s9 = "/soc/rsc@18200000/rpmh-regulator-smpc9/regulator-pm8350c-s9";
		VDD_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		S10C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		pm8350c_s10_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		VDD_MX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		S10C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		pm8350c_s10_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		L1C_SO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-so";
		pm8350c_l1_so = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-so";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L10C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pm8350c_l10_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		L10C_SO = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-so";
		pm8350c_l10_so = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-so";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/port/endpoint";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		spmi_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug";
		thermal_zones = "/soc/thermal-zones";
		mdmss1_trip0 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip0";
		mdmss1_trip1 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip1";
		mdmss1_trip2 = "/soc/thermal-zones/mdmss-1-step/trips/mdmss1-trip2";
		mdmss2_trip0 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip0";
		mdmss2_trip1 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip1";
		mdmss2_trip2 = "/soc/thermal-zones/mdmss-2-step/trips/mdmss2-trip2";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		nspss0_trip = "/soc/thermal-zones/nspss-0-step/trips/nspss0-trip";
		nspss1_trip = "/soc/thermal-zones/nspss-1-step/trips/nspss1-trip";
		video_trip = "/soc/thermal-zones/video-step/trips/video-trip";
		mdmss0_trip0 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip0";
		mdmss0_trip1 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip1";
		mdmss0_trip2 = "/soc/thermal-zones/mdmss-0-step/trips/mdmss0-trip2";
		mdmss3_trip0 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip0";
		mdmss3_trip1 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip1";
		mdmss3_trip2 = "/soc/thermal-zones/mdmss-3-step/trips/mdmss3-trip2";
		camera_trip = "/soc/thermal-zones/camera-0-step/trips/camera-trip";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		qmi_tmd = "/soc/qmi-tmd-devices";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_bw_backoff = "/soc/qmi-tmd-devices/modem/modem_bw_backoff";
		modem_wlan_bw = "/soc/qmi-tmd-devices/modem/modem_wlan_bw";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		tcsr = "/soc/syscon@1fc0000";
		smem = "/soc/qcom,smem";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_wpss = "/soc/qcom,glink/wpss";
		pil_wpss = "/soc/qcom,wpss@8a00000";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		sdhc_1 = "/soc/sdhci@7C4000";
		sdhc_2 = "/soc/sdhci@8804000";
		pil_modem = "/soc/qcom,mss@4080000";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		qfprom = "/soc/qfprom@780000";
		gpu_speed_bin = "/soc/qfprom@780000/gpu_speed_bin@1e9";
		gpu_gaming_bin = "/soc/qfprom@780000/gpu_gaming_bin@1f5";
		gpu_model_bin = "/soc/qfprom@780000/gpu_model_bin@1e9";
		feat_conf_m7 = "/soc/qfprom@780000/feat_conf_m7@6020";
		feat_conf_m9 = "/soc/qfprom@780000/feat_conf_m9@6028";
		adsp_variant = "/soc/qfprom@780000/adsp_variant@6020";
		qfprom_sys = "/soc/qfprom@0";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@19e004";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@17d05c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc = "/soc/qcom,gdsc@17d078";
		hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc = "/soc/qcom,gdsc@17d07c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@17d060";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_gx_domain_addr = "/soc/syscon@3d9158c";
		gpu_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf2004";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		csr = "/soc/csr@6001000";
		swao_csr = "/soc/csr@6b0f000";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@6041000/in-ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		funnel_qatb_in_funnel_wpss = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dlct5 = "/soc/funnel@6042000/in-ports/port@6/endpoint";
		funnel_dlct5 = "/soc/funnel@6c38000";
		funnel_dlct5_out_funnel_in1 = "/soc/funnel@6c38000/out-ports/port/endpoint";
		funnel_dlct5_in_tpda_dlct5 = "/soc/funnel@6c38000/in-ports/port@0/endpoint";
		funnel_dlct5_in_funnel_dl_turing = "/soc/funnel@6c38000/in-ports/port@6/endpoint";
		tpda_dlct5 = "/soc/tpda@6c37000";
		tpda_dlct5_out_funnel_dlct5 = "/soc/tpda@6c37000/out-ports/port/endpoint";
		tpda_dlct5_in_funnel_lpass = "/soc/tpda@6c37000/in-ports/port@2/endpoint";
		tpda_dlct5_in_tpdm_dl_south = "/soc/tpda@6c37000/in-ports/port@5/endpoint";
		tpda_dlct5_in_tpdm_mdss = "/soc/tpda@6c37000/in-ports/port@8/endpoint";
		tpda_dlct5_in_funnel_dlct_1_11 = "/soc/tpda@6c37000/in-ports/port@b/endpoint";
		tpda_dlct5_in_funnel_dlct_1_12 = "/soc/tpda@6c37000/in-ports/port@c/endpoint";
		tpda_dlct5_14_in_tpdm_turing = "/soc/tpda@6c37000/in-ports/port@e/endpoint";
		tpda_dlct5_15_in_tpdm_llm_turing = "/soc/tpda@6c37000/in-ports/port@f/endpoint";
		tpda_dlct5_in_funnel_ddr_0 = "/soc/tpda@6c37000/in-ports/port@13/endpoint";
		tpda_dlct5_20_in_funnel_ddr_0 = "/soc/tpda@6c37000/in-ports/port@14/endpoint";
		tpda_dlct5_21_in_funnel_ddr_0 = "/soc/tpda@6c37000/in-ports/port@15/endpoint";
		tpda_dlct5_in_tpdm_dlct = "/soc/tpda@6c37000/in-ports/port@18/endpoint";
		tpda_dlct5_in_tpdm_ipcc = "/soc/tpda@6c37000/in-ports/port@19/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_tpda_dlct5 = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@6c08000";
		tpdm_dl_south_out_tpda_dlct5 = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_tpda_dlct5 = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@6ac0000";
		tpdm_rdpm_out_funnel_dlct_1_0 = "/soc/tpdm@6ac0000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@6ac1000";
		tpdm_rdpm_mx_out_funnel_dlct_1_1 = "/soc/tpdm@6ac1000/out-ports/port/endpoint";
		funnel_dlct_1 = "/soc/funnel@6ac2000";
		funnel_dlct_1_11_out_tpda_dlct5 = "/soc/funnel@6ac2000/out-ports/port@0/endpoint";
		funnel_dlct_1_12_out_tpda_dlct5 = "/soc/funnel@6ac2000/out-ports/port@1/endpoint";
		funnel_dlct_1_0_in_tpdm_rdpm = "/soc/funnel@6ac2000/in-ports/port@0/endpoint";
		funnel_dlct_1_1_in_tpdm_rdpm_mx = "/soc/funnel@6ac2000/in-ports/port@1/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@6985000";
		tpdm_turing_out_tpda_dlct5_14 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpdm_llm_turing_out_tpda_dlct5_15 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		funnel_dl_turing_out_funnel_dlct5 = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		funnel_dup_turing = "/soc/funnel@6986000";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		tpdm_ddr_ch01 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@6e01000";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_out_tpda_dlct5_20 = "/soc/funnel@6e05000/out-ports/port@0/endpoint";
		funnel_ddr_0_out_tpda_dlct5_21 = "/soc/funnel@6e05000/out-ports/port@1/endpoint";
		funnel_ddr_0_out_tpda_dlct5 = "/soc/funnel@6e05000/out-ports/port@2/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch01 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@6e12000";
		funnel_ddr_ch01_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		tpdm_dlct = "/soc/tpdm@6c30000";
		tpdm_dlct_out_tpda_dlct5 = "/soc/tpdm@6c30000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c31000";
		tpdm_ipcc_out_tpda_dlct5 = "/soc/tpdm@6c31000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		funnel_mq6_dup = "/soc/funnel@680d000";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		tpda_5_in_funnel_dlet = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tpda_6_in_funnel_dlet = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		tpda_10_in_funnel_dlet = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		tpda_in_funnel_wpss = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		tpda_in_tpdm_sdcc_2 = "/soc/tpda@6004000/in-ports/port@1d/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		tpdm_wpss = "/soc/tpdm@6c70000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@6c70000/out-ports/port/endpoint";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@6c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@6c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@6c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda = "/soc/funnel@6c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_funnel_qatb = "/soc/funnel@6c73000/out-ports/port@1/endpoint";
		funnel_dlet = "/soc/funnel@6c2e000";
		funnel_dlet_out_tpda_5 = "/soc/funnel@6c2e000/out-ports/port@0/endpoint";
		funnel_dlet_out_tpda_6 = "/soc/funnel@6c2e000/out-ports/port@1/endpoint";
		funnel_dlet_out_tpda_10 = "/soc/funnel@6c2e000/out-ports/port@2/endpoint";
		funnel_dlet_in_tpdm_sdcc_1 = "/soc/funnel@6c2e000/in-ports/port@4/endpoint";
		funnel_dlet_in_tpdm_sdcc_4 = "/soc/funnel@6c2e000/in-ports/port@5/endpoint";
		funnel_dlet_in_tpdm_dlet = "/soc/funnel@6c2e000/in-ports/port@7/endpoint";
		tpdm_sdcc_1 = "/soc/tpdm@684e000";
		tpdm_sdcc_1_out_funnel_dlet = "/soc/tpdm@684e000/out-ports/port/endpoint";
		tpdm_sdcc_4 = "/soc/tpdm@6859000";
		tpdm_sdcc_4_out_funnel_dlet = "/soc/tpdm@6859000/out-ports/port/endpoint";
		tpdm_dl_east = "/soc/tpdm@6c28000";
		tpdm_dlet_out_funnel_dlet = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@6841000";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@682c000";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		tpdm_sdcc_2 = "/soc/tpdm@684f000";
		tpdm_sdcc_2_out_tpda = "/soc/tpdm@684f000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		ipcb_tgu = "/soc/tgu@6b0e000";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_ddr_ch01 = "/soc/cti@6e11000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti_gpu_isdb = "/soc/cti@6961000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_lpi = "/soc/cti@6b41000";
		cti_lpass_q6 = "/soc/cti@6b4b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_mss_q6 = "/soc/cti@680b000";
		cti_mss_vq6 = "/soc/cti@6813000";
		cti_titan = "/soc/cti@6c13000";
		cti0_swao = "/soc/cti@6b00000";
		cti1_swao = "/soc/cti@6b01000";
		cti3_swao = "/soc/cti@6b03000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti0_apss_dl = "/soc/cti@7862000";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		sdc1_on = "/soc/pinctrl@f000000/sdc1_on";
		sdc1_off = "/soc/pinctrl@f000000/sdc1_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_2uart_pins = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins";
		qupv3_se5_2uart_active = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_active";
		qupv3_se5_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_4uart_pins = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins";
		qupv3_se7_default_cts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_cts";
		qupv3_se7_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_rtsrx";
		qupv3_se7_default_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_tx";
		qupv3_se7_ctsrx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_ctsrx";
		qupv3_se7_rts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rts";
		qupv3_se7_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_tx";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se10_2uart_pins = "/soc/pinctrl@f000000/qupv3_se10_2uart_pins";
		qupv3_se10_default_txrx = "/soc/pinctrl@f000000/qupv3_se10_2uart_pins/qupv3_se10_default_txrx";
		qupv3_se10_2uart_active = "/soc/pinctrl@f000000/qupv3_se10_2uart_pins/qupv3_se6_2uart_active";
		qupv3_se10_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se10_2uart_pins/qupv3_se10_2uart_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		qupv3_se14_2uart_pins = "/soc/pinctrl@f000000/qupv3_se14_2uart_pins";
		qupv3_se14_default_txrx = "/soc/pinctrl@f000000/qupv3_se14_2uart_pins/qupv3_se14_default_txrx";
		qupv3_se14_2uart_active = "/soc/pinctrl@f000000/qupv3_se14_2uart_pins/qupv3_se14_2uart_active";
		qupv3_se14_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se14_2uart_pins/qupv3_se14_2uart_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pcie1_ep_default = "/soc/pinctrl@f000000/pcie1/pcie1_ep_default";
		pcie1_clkreq_sleep = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_sleep";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd93xx_reset_active = "/soc/pinctrl@f000000/wcd93xx_reset_active";
		wcd93xx_reset_sleep = "/soc/pinctrl@f000000/wcd93xx_reset_sleep";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_active_mux = "/soc/pinctrl@f000000/cam_sensor_active_mux";
		cam_sensor_suspend_mux = "/soc/pinctrl@f000000/cam_sensor_suspend_mux";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		CX_RET = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@3";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		SLVR_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@2";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@0";
		GOLD_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@1";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		refgen = "/soc/refgen-regulator@88e7000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		disp_rdump_memory = "/soc/disp_rdump_region@e1000000";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		msm_vidc = "/soc/qcom,vidc";
		usb0 = "/soc/ssusb@a600000";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb1 = "/soc/hsusb@8c00000";
		usb2_phy1 = "/soc/hsphy@88e4000";
		usb_nop_phy = "/soc/usb_nop_phy";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		secure_carveout_heap = "/soc/qcom,ion/qcom,ion-heap@14";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dd9000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ddd000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151dd000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151e1000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151e5000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151e9000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@151ed000";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@151f1000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@151f5000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151f9000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151fd000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se5_2uart = "/soc/qcom,qup_uart@994000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		fsa4480 = "/soc/i2c@984000/fsa4480@42";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@99c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_2uart = "/soc/qcom,qup_uart@a88000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_se15_i2c = "/soc/i2c@a9c000";
		qupv3_se15_spi = "/soc/spi@a9c000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-rx";
		dai_mi2s0_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-tx";
		dai_mi2s1_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-rx";
		dai_mi2s1_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-tx";
		dai_mi2s2_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-rx";
		dai_mi2s2_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-tx";
		dai_mi2s3_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-rx";
		dai_mi2s3_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-tx";
		dai_mi2s4_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-rx";
		dai_mi2s4_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-tx";
		dai_mi2s5_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-rx";
		dai_mi2s5_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-tx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion-cma";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/quat_aux_sd3/quat_aux_sd3_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		wsa_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		wsa_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/wsa_swr_data_pin/wsa_swr_data_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_clk_sleep";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_clk_active";
		tx_swr_data0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data0_sleep";
		tx_swr_data0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data0_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data1_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data1_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data2_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/tx_swr_data2_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_clk_sleep";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_clk_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data1_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/rx_swr_data1_active";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic01_data_sleep";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic23_data_sleep";
		cdc_dmic45_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_clk_active";
		cdc_dmic45_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_clk_sleep";
		cdc_dmic45_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_data_active";
		cdc_dmic45_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000/dmic45_data_sleep";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		wsa_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/wsa_swr_clk_data_pinctrl";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		tx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/tx_swr_clk_data_pinctrl";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		cdc_dmic45_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic45_pinctrl";
		yupik_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci1";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0";
		cam_vfe0 = "/soc/qcom,vfe0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_vfe1 = "/soc/qcom,vfe1";
		cam_csid2 = "/soc/qcom,csid2";
		cam_vfe2 = "/soc/qcom,vfe2";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_vfe_lite1 = "/soc/qcom,vfe-lite1";
		cam_a5 = "/soc/qcom,a5";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		cam_lrme = "/soc/qcom,lrme";
		level3_rt0_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-sum";
		level2_rt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-write0";
		level2_rt1_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt1-write0";
		level2_nrt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-write0";
		level2_nrt0_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-read0";
		level2_nrt1_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-read0";
		level1_rt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-write0";
		level1_rt1_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt1-write0";
		level1_rt1_write1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt1-write1";
		level1_nrt0_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-write0";
		level1_nrt0_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-read0";
		level1_nrt1_write0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt1-write0";
		level1_nrt1_read0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt1-read0";
		ife0_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-wr";
		ife1_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-wr";
		ife2_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-wr";
		ife3_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-wr";
		ife4_rdi_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-wr";
		ife0_pixelall_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-pixelall-wr";
		ife1_pixelall_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-pixelall-wr";
		ife2_pixelall_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-pixelall-wr";
		ipe0_ref_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-wr";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		lrme0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/lrme0-all-wr";
		ipe0_viddisp_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-viddisp-wr";
		ipe0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-rd";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		lrme0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/lrme0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		kgsl_ddr_qos = "/soc/qcom,kgsl-ddr-qos";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		qmi_sensor = "/soc/qmi-ts-sensors";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
	};

	samsung_mobile_device {
		compatible = "simple-bus";
		phandle = <0x601>;

		sm5714-charger {
			status = "disable";
			compatible = "samsung,sm5714-charger";
			phandle = <0x602>;
		};

		battery {
			battery,otg_name = "sm5714-otg";
			battery,fuelgauge_name = "sm5714-fuelgauge";
			battery,fgsrc_switch_name = "sm5714-fuelgauge";
			status = "okay";
			compatible = "samsung,sec-battery";
			battery,vendor = "Battery";
			battery,charger_name = "sec-direct-charger";
			battery,technology = <0x02>;
			battery,chip_vendor = "QCOM";
			battery,batt_data_version = <0x01>;
			battery,adc_check_count = <0x05>;
			battery,temp_check_type = <0x02>;
			battery,usb_temp_check_type = <0x00>;
			battery,chg_temp_check_type = <0x02>;
			battery,wpc_temp_check_type = <0x00>;
			battery,lrp_temp_check_type = <0x00>;
			battery,thermal_source = <0x02>;
			battery,usb_thermal_source = <0x04>;
			battery,chg_thermal_source = <0x02>;
			battery,wpc_thermal_source = <0x04>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,cable_check_type = <0x04>;
			battery,cable_source_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,monitor_initial_count = <0x00>;
			battery,battery_check_type = <0x00>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,temp_check_count = <0x01>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,wire_cool1_normal_thresh = <0xb4>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,wireless_warm_overheat_thresh = <0x1f4>;
			battery,wireless_normal_warm_thresh = <0x1a4>;
			battery,wireless_cool1_normal_thresh = <0xb4>;
			battery,wireless_cool2_cool1_thresh = <0x96>;
			battery,wireless_cool3_cool2_thresh = <0x32>;
			battery,wireless_cold_cool3_thresh = <0x00>;
			battery,tx_high_threshold = <0x1f4>;
			battery,tx_high_recovery = <0x1c2>;
			battery,tx_low_threshold = <0x00>;
			battery,tx_low_recovery = <0x32>;
			battery,wire_warm_current = <0x61b>;
			battery,wire_cool1_current = <0xa8c>;
			battery,wire_cool2_current = <0x417>;
			battery,wire_cool3_current = <0x1b5>;
			battery,wireless_warm_current = <0x418>;
			battery,wireless_cool1_current = <0xc4a>;
			battery,wireless_cool2_current = <0x418>;
			battery,wireless_cool3_current = <0x1b5>;
			battery,full_check_type = <0x02>;
			battery,full_check_type_2nd = <0x02>;
			battery,full_check_count = <0x01>;
			battery,chg_gpio_full_check = <0x00>;
			battery,chg_polarity_full_check = <0x01>;
			battery,chg_high_temp = <0x226>;
			battery,chg_high_temp_recovery = <0x1e0>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,chg_charging_limit_current = <0x578>;
			battery,dchg_high_temp = <0x230>;
			battery,dchg_high_temp_recovery = <0x190>;
			battery,dchg_high_batt_temp = <0x3e8 0x3e8 0x190 0x190>;
			battery,dchg_high_batt_temp_recovery = <0x3e8 0x3e8 0x17c 0x17c>;
			battery,dchg_input_limit_current = <0x3e8>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,wpc_temp_control_source = <0x01>;
			battery,wpc_high_temp = <0x190>;
			battery,wpc_high_temp_recovery = <0x17c>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,wpc_lcd_on_high_temp = <0x190>;
			battery,wpc_lcd_on_high_temp_rec = <0x17c>;
			battery,wpc_lcd_on_input_limit_current = <0x258>;
			battery,wpc_store_high_temp = <0x168>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,charging_limit_by_tx_check = <0x01>;
			battery,charging_limit_current_by_tx = <0x4b0>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,ta_alert_wa;
			battery,mix_high_temp = <0x1a4>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,full_condition_type = <0x09>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_vcell = <0x109a>;
			battery,recharge_check_count = <0x01>;
			battery,recharge_condition_type = <0x04>;
			battery,recharge_condition_soc = <0x62>;
			battery,recharge_condition_vcell = <0x10d6>;
			battery,charging_total_time = <0x3840>;
			battery,hv_charging_total_time = <0x2a30>;
			battery,normal_charging_total_time = <0x4650>;
			battery,usb_charging_total_time = <0x8ca0>;
			battery,recharging_total_time = <0x1518>;
			battery,charging_reset_time = <0x00>;
			battery,chg_float_voltage = <0x111c>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,prepare_ta_delay = <0x00>;
			battery,swelling_high_rechg_voltage = <0xfa0>;
			battery,swelling_low_rechg_voltage = <0x1086>;
			battery,siop_icl = <0x4b0>;
			battery,siop_fcc = <0x708>;
			battery,siop_hv_icl = <0x2bc>;
			battery,siop_hv_icl_2nd = <0x226>;
			battery,siop_hv_fcc = <0x708>;
			battery,siop_apdo_icl = <0x3e8>;
			battery,siop_apdo_fcc = <0x7d0>;
			battery,siop_wpc_icl = <0x258>;
			battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_hv_wpc_icl = <0x2bc>;
			battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_store_hv_wpc_icl = <0x1c2>;
			battery,store_mode_buckoff;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,max_charging_current = <0xa8c>;
			battery,store_mode_charging_max = <0x46>;
			battery,store_mode_charging_min = <0x3c>;
			battery,wireless_cc_cv = <0x55>;
			battery,wireless_otg_input_current = <0x384>;
			battery,age_data = <0x00 0x111c 0x10d6 0x10ea 0x5d 0x12c 0x1108 0x10c2 0x10d6 0x5c 0x190 0x10f4 0x10ae 0x10c2 0x5b 0x2bc 0x10e0 0x109a 0x10ae 0x5a 0x3e8 0x10ae 0x1068 0x107c 0x59>;
			battery,max_input_voltage = <0x2328>;
			battery,max_input_current = <0xbb8>;
			battery,cisd_alg_index = <0x08>;
			battery,cisd_max_voltage_thr = <0x1388>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,expired_time = <0x23a0>;
			battery,recharging_expired_time = <0x1518>;
			battery,battery_full_capacity = <0x1194>;
			battery,ttf_capacity = <0xf3c>;
			battery,cv_data = <0x76f 0x2cf 0xac8 0x769 0x2d6 0xa8c 0x763 0x2df 0xa50 0x765 0x2e6 0xa14 0x75b 0x2ec 0x9d8 0x76b 0x2f5 0x99c 0x758 0x2fa 0x960 0x758 0x303 0x924 0x74f 0x309 0x8e8 0x752 0x313 0x8ac 0x754 0x318 0x870 0x750 0x31d 0x834 0x74f 0x325 0x7f8 0x73b 0x32d 0x7bc 0x744 0x334 0x780 0x727 0x33b 0x744 0x739 0x342 0x708 0x739 0x34a 0x6cc 0x738 0x34f 0x690 0x72f 0x358 0x654 0x6e4 0x360 0x618 0x696 0x367 0x5dc 0x72c 0x36e 0x5a0 0x729 0x374 0x564 0x6d6 0x37b 0x528 0x643 0x381 0x4ec 0x5d7 0x387 0x4b0 0x55b 0x38d 0x474 0x503 0x392 0x438 0x4aa 0x397 0x3fc 0x454 0x39c 0x3c0 0x40a 0x3a1 0x384 0x3d2 0x3a5 0x348 0x387 0x3a9 0x30c 0x346 0x3ac 0x2d0 0x314 0x3b0 0x294 0x2d5 0x3b3 0x258 0x2c4 0x3b6 0x21c 0x2cf 0x3ba 0x1e0 0x274 0x3bd 0x1a4 0x24b 0x3c3 0x168 0x23e 0x3ca 0x12c 0x20a 0x3d1 0xf0 0x1fe 0x3d7 0xb4 0x1e1 0x3de 0x78 0x1b1 0x3e4 0x3c 0x1af 0x3e8 0x00>;
			io-channels = <0x571 0x14b 0x571 0x14a>;
			io-channel-names = "adc-temp\0adc-chg-temp\0n/a\0n/a\0n/a";
			pinctrl-names = "default";
			pinctrl-0 = <0x572 0x573>;
			battery,temp_adc_type = <0x01>;
			battery,dchg_temp_check_type = <0x02>;
			battery,dchg_thermal_source = <0x02>;
			battery,dctp_by_cgtp;
			battery,temp_table_adc = <0x12905 0x15b74 0x19661 0x1dbbc 0x22ce0 0x28c09 0x2f7c0 0x37c35 0x411c7 0x4bf76 0x571f7 0x63d22 0x72077 0x811e6 0x90d03 0xa04f4 0xaed44 0xbc85c 0xc93d3 0xd495e 0xde2bc 0xe6769 0xed53b>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,chg_temp_table_adc = <0x115c3 0x1489d 0x18329 0x1c755 0x217c1 0x27498 0x2df8b 0x362fe 0x3f6bf 0x4a380 0x554fd 0x61f25 0x704c1 0x7f4c1 0x8f271 0x9eb66 0xad614 0xbb290 0xc82e3 0xd399d 0xdd16b 0xe5e95 0xece01>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,usb_protection_temp = <0x262>;
			battery,temp_gap_bat_usb = <0xc8>;
			battery,high_temp_topoff = <0xfa>;
			battery,low_temp_topoff = <0xfa>;
			battery,high_temp_float = <0x1036>;
			battery,low_temp_float = <0x111c>;
			battery,chg_ocp_current = <0x00>;
			battery,siop_event_check_type = <0x01>;
			battery,siop_call_cv_current = <0x14a>;
			battery,siop_call_cc_current = <0x14a>;
			battery,ttf_hv_charge_current = <0xb90>;
			battery,ttf_dc25_charge_current = <0x1658>;
			battery,max_charging_charge_power = <0x61a8>;
			battery,health_condition = <0x384 0x00 0x4b0 0x00 0x5dc 0x00>;
			battery,dc_step_chg_type = <0xe9>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,dc_step_chg_step = <0x03>;
			battery,dc_step_chg_cond_vol = <0xfd7 0x107c 0x111c>;
			battery,dc_step_chg_cond_iin = <0x7ee 0x721 0x00>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,dc_step_chg_cond_soc = <0x14 0x32 0x64>;
			battery,dc_step_chg_val_vfloat = <0xfd7 0x107c 0x111c>;
			battery,dc_step_chg_val_iout = <0x1324 0xf78 0xe42>;
			battery,enable_sysovlo_irq;
			battery,enable_noise_wa;
			battery,siop_scenarios = <0x14 0x00>;
			battery,siop_curr_type_num = <0x03>;
			battery,siop_icl_20 = <0x384 0x384 0x384>;
			battery,siop_fcc_20 = <0xffff 0xffff 0xffff>;
			battery,siop_icl_0 = <0x384 0x384 0x384>;
			battery,siop_fcc_0 = <0xffff 0xffff 0xffff>;
			battery,standard_curr = <0xe42>;
			phandle = <0x603>;
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			gpu {
				gpu,label = "GPU fault";
				gpu,threshold_count = <0x04>;
				gpu,threshold_time = <0x4b0>;
			};

			gpu_page {
				gpu_page,label = "GPU page fault";
				gpu_page,threshold_count = <0x14>;
				gpu_page,threshold_time = <0x4b0>;
			};

			aicl {
				aicl,label = "battery aicl";
				aicl,threshold_count = <0x05>;
				aicl,threshold_time = <0x12c>;
			};
		};

		abc_hub {
			compatible = "samsung,abc_hub";
			status = "okay";

			bootc {
				bootc,time_spec_user = <0x186a0>;
				bootc,time_spec_eng = <0x249f0>;
				bootc,time_spec_fac = <0x186a0>;
			};
		};

		sm5714-fuelgauge {
			status = "okay";
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,capacity_calculation_type = <0x1f>;
			fuelgauge,using_temp_compensation;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,capacity = <0x1194>;

			battery_params {
				battery,id = <0x00>;
				battery0,battery_type = <0x114e 0x1f20>;
				battery0,battery_table0 = <0x1400 0x1b73 0x1c4b 0x1d38 0x1d68 0x1d7a 0x1d88 0x1d8f 0x1db4 0x1dea 0x1e0d 0x1e42 0x1e88 0x1eb4 0x1f01 0x1f3d 0x1f76 0x1fc7 0x2023 0x207f 0x2116 0x2190 0x2272 0x2400>;
				battery0,battery_table1 = <0x00 0x99 0x219 0x4b3 0x5cc 0x74c 0xb80 0xd19 0xfb3 0x14e6 0x1a19 0x1f4c 0x29b3 0x2ee6 0x36b3 0x3be6 0x3e80 0x4119 0x464c 0x4b80 0x534c 0x5880 0x6400 0x6419>;
				battery0,battery_table2 = <0x4b4b 0x4444 0x4040 0x3e3e 0x3c3c 0x3b3b 0x3838 0x3737 0x3535 0x3434 0x3434 0x3333 0x3333 0x3333 0x3333 0x3232>;
				battery0,rs_value = <0x66 0x66 0x3800 0x10a 0x599 0x599 0x70>;
				battery0,v_alarm = <0xce4 0xc8>;
				battery0,topoff = <0x28a>;
				battery0,i_cal = <0x01 0x00 0x800 0x800 0x00 0x00 0x800 0x830>;
				battery0,v_cal = <0x01 0x00 0x00 0x01 0x00 0x00 0x00>;
				battery0,temp_std = <0x19>;
				battery0,tem_poff = <0xd48 0x32 0xcb2 0x32>;
				battery0,aux_ctrl = <0x322 0x5800>;
				battery0,data_ver = <0x02>;
				battery0,v_max_table = <0x2272 0x2250 0x222e 0x220c 0x21b7>;
				battery0,q_max_table = <0x1f20 0x1e9f 0x1e1e 0x1d9d 0x1c5b>;
			};
		};

		input_booster {
			status = "okay";
			compatible = "input_booster";
			resValcount = "2";
			max_resource_count = "4";
			max_cluster_count = "3";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cpu_cluster_policy = "7,4,0";
			ib_release_values = "-1,0,-2,0";
			allowed_resources = "0,1,2,3";

			booster_key@1 {
				input_booster,label = "key";
				input_booster,type = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@2 {
				input_booster,label = "touchkey";
				input_booster,type = <0x01>;
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@3 {
				input_booster,label = "touch";
				input_booster,type = <0x02>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x101d00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};

			booster_key@4 {
				input_booster,label = "multitouch";
				input_booster,type = <0x03>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1f0e00 0x143700>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,label = "keyboard";
				input_booster,type = <0x04>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x143700>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@6 {
				input_booster,label = "MOUSE";
				input_booster,type = <0x05>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@7 {
				input_booster,label = "mouse_wheel";
				input_booster,type = <0x06>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,label = "pen_hover";
				input_booster,type = <0x07>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x143700 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,label = "pen";
				input_booster,type = <0x08>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1af400 0x101d00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};
		};

		dc_vibrator {
			compatible = "samsung,dc_vibrator";
			status = "okay";
			dc_vib,motor_type = "COINDC";
			dc_vib,gpio_en = <0x3c 0x3e 0x00>;
		};

		hall_ic {
			status = "okay";
			compatible = "hall_ic";
			pinctrl-names = "default";
			pinctrl-0 = <0x574>;
			phandle = <0x604>;

			hall {
				event = <0x15>;
				gpios = <0x3c 0x65 0x01>;
				phandle = <0x605>;
			};
		};

		fixed_regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "fixed_regulator1";
			gpio = <0x3c 0x2a 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x575>;
			enable-active-high;
			phandle = <0x5bc>;
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-ap-thermistor";
			id = <0x00>;
			io-channels = <0x571 0x146>;
			io-channel-names = "ap_therm";
			io-channel-ranges;
			use_iio_processed;
			adc_array = <0x10999 0x13b86 0x17652 0x1b7d5 0x211cd 0x27954 0x2ec02 0x36c5f 0x40226 0x49fe9 0x57d6a 0x6729c 0x74f9b 0x82f83 0x91726 0xa03fc 0xae5cb 0xbc2ea 0xc6e7c 0xd1b33 0xdc665 0xe51e9 0xec65d>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x606>;
		};

		sec_thermistor@2 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-pa-thermistor";
			id = <0x02>;
			io-channels = <0x571 0x148>;
			io-channel-names = "pa_therm";
			io-channel-ranges;
			use_iio_processed;
			pinctrl-names = "default";
			pinctrl-0 = <0x576>;
			adc_array = <0x11541 0x14790 0x181fa 0x1c481 0x21f9d 0x28786 0x2fbd9 0x37bf5 0x41362 0x4b187 0x58f48 0x685df 0x763a0 0x8440a 0x92aeb 0xa16bc 0xaf88c 0xbd405 0xc7d50 0xd31e2 0xdd1cd 0xe5b08 0xecd75>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x607>;
		};

		sec_thermistor@1 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-wf-thermistor";
			id = <0x01>;
			io-channels = <0x571 0x14c>;
			io-channel-names = "wf_therm";
			io-channel-ranges;
			use_iio_processed;
			pinctrl-names = "default";
			pinctrl-0 = <0x577>;
			adc_array = <0x11a33 0x14c40 0x186cb 0x1c993 0x22530 0x28ddb 0x30270 0x382cd 0x41b3d 0x4b9c3 0x59806 0x68ede 0x76b5b 0x84ce9 0x934ac 0xa1ffd 0xb01ab 0xbdbe0 0xc852b 0xd2c4f 0xdd802 0xe5fd9 0xed143>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x608>;
		};

		sec-direct-charger {
			status = "okay";
			compatible = "samsung,sec-direct-charger";
			charger,battery_name = "battery";
			charger,main_charger = "sm5714-charger";
			charger,direct_charger = "pca9468-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,ta_alert_wa;
		};

		cable-info {
			default_input_current = <0x708>;
			default_charging_current = <0x834>;
			full_check_current_1st = <0x28a>;
			full_check_current_2nd = <0xe1>;
			phandle = <0x609>;

			current_group_1 {
				cable_number = <0x13 0x15 0x16 0x17>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08 0x11 0x12>;
				input_current = <0x672>;
				charging_current = <0xa8c>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xa8c>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x24>;
				input_current = <0x320>;
				charging_current = <0x92e>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x2bc>;
				charging_current = <0x92e>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_9 {
				cable_number = <0x1a>;
				input_current = <0x708>;
				charging_current = <0x708>;
			};

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c 0x23>;
				input_current = <0x28a>;
				charging_current = <0x92e>;
			};

			current_group_11 {
				cable_number = <0x1d 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x4b0>;
			};

			current_group_12 {
				cable_number = <0x01 0x04 0x1e>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x4b0>;
				charging_current = <0x92e>;
			};

			current_group_14 {
				cable_number = <0x21>;
				input_current = <0x320>;
				charging_current = <0x92e>;
			};
		};

		wireless-power-info {
			phandle = <0x60a>;

			current_group_0 {
				wireless_power_class = <0x01>;
				vout = <0x157c>;
				input_current_limit = <0x320>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x384>;
				rx_power = <0x1194>;
			};

			current_group_1 {
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x2ee>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x5dc>;
				rx_power = <0x1d4c>;
			};

			current_group_2 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x44c>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x834>;
				rx_power = <0x2ee0>;
			};

			current_group_3 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x514>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x8fc>;
				rx_power = <0x36b0>;
			};
		};
	};

	sec_debug_partition {
		part-table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,haven-hypervisor-1.0\0qcom,haven-hypervisor\0simple-bus";

		qcom,haven-vm {
			compatible = "qcom,haven-vm-id-1.0\0qcom,haven-vm-id";
			qcom,vmid = <0x03>;
			qcom,vendor = "Qualcomm";
		};

		qcom,hh-watchdog {
			compatible = "qcom,hh-watchdog";
			interrupts = <0x00 0x00 0x04>;
		};

		qcom,resource-manager-rpc@4bc9dbd62ead122b {
			compatible = "qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,haven-message-queue\0qcom,haven-capability";
			reg = <0x4bc9dbd6 0x2ead122b 0x4bc9dbd6 0x2ead6d73>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,free-irq-start = <0x3c0>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <0xf0>;
			qcom,rx-message-size = <0xf0>;
			qcom,tx-queue-depth = <0x08>;
			qcom,rx-queue-depth = <0x08>;
		};
	};
};
