-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Wed Dec 22 16:42:21 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal \^rc_addr\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__1\ : label is "soft_lutpair29";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair29";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
  Rc_addr(0 to 3) <= \^rc_addr\(0 to 3);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => \^rc_addr\(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^rc_addr\(2),
      DI(1) => \^rc_addr\(1),
      DI(0) => \^rc_addr\(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => \^rc_addr\(0),
      I3 => \^rc_addr\(2),
      I4 => \^rc_addr\(1),
      I5 => \^rc_addr\(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => \^rc_addr\(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => \^rc_addr\(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => \^rc_addr\(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => \Addr_Counters[3].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    earlyAckHdr : in STD_LOGIC;
    callingReadAccess : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair35";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair35";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(2),
      I4 => Tx_addr_0(0),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => Tx_fifo_wr,
      I2 => Tx_addr_0(1),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(2),
      I5 => Tx_addr_0(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2020"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D55555"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I2 => \^tx_fifo_data_0\(0),
      I3 => dynamic_MSMS(0),
      I4 => dynamic_MSMS(1),
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => \^tx_fifo_data_0\(0),
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => scndry_out,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => earlyAckHdr,
      I2 => callingReadAccess,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[0].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair33";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[1].FDRE_I_n_0\,
      I3 => \Addr_Counters[0].FDRE_I_n_0\,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    AXI_IP2Bus_RdAck2_reg : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.Rc_fifo_rd_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[2]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[4]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[5]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair50";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B888B8"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => firstDynStartSeen,
      I3 => \cr_i_reg[2]\,
      I4 => \cr_i_reg[2]_0\(0),
      I5 => \cr_i_reg[2]_1\(1),
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => cr_txModeSelect_set,
      I4 => \cr_i_reg[2]_1\(0),
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[0]\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[0]_i_3_n_0\,
      I4 => \s_axi_rdata_i[0]_i_4_n_0\,
      I5 => \s_axi_rdata_i_reg[7]_2\(0),
      O => D(0)
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1110"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[1]\,
      I2 => \s_axi_rdata_i_reg[1]_0\,
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[2]\,
      I2 => \s_axi_rdata_i_reg[2]_0\,
      I3 => \s_axi_rdata_i_reg[2]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[2]_i_5_n_0\,
      O => D(2)
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(2),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in13_in,
      O => \s_axi_rdata_i[2]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]_2\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555010055554544"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i_reg[4]_0\,
      I2 => \s_axi_rdata_i_reg[4]_1\,
      I3 => \s_axi_rdata_i_reg[4]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => D(4)
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(4),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in7_in,
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[5]\,
      I2 => \s_axi_rdata_i_reg[5]_0\,
      I3 => \s_axi_rdata_i_reg[5]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => D(5)
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(5),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in4_in,
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i_reg[6]_0\,
      I2 => \s_axi_rdata_i_reg[6]_1\,
      I3 => \s_axi_rdata_i_reg[6]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => D(6)
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(6),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in1_in,
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[7]\,
      I2 => \s_axi_rdata_i_reg[7]_0\,
      I3 => \s_axi_rdata_i_reg[7]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[7]_i_6_n_0\,
      O => D(7)
    );
\s_axi_rdata_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_16_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_17_in,
      I5 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i[7]_i_2_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(7),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_7_in,
      I1 => p_15_in,
      I2 => p_1_in_0,
      I3 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I4 => p_6_in,
      I5 => p_14_in,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_18_in,
      I2 => s_axi_wdata(0),
      I3 => s_axi_wdata(2),
      I4 => s_axi_wdata(1),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    \cr_i_reg[3]\ : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  signal rxCntDone_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rxCntDone_i_2_n_0,
      I4 => \^callingreadaccess\,
      I5 => earlyAckDataState,
      O => \cr_i_reg[3]\
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABAAABA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => rxCntDone_i_2_n_0,
      I4 => rdByteCntr_reg(0),
      I5 => rdByteCntr_reg(1),
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[3]_i_2_n_0\,
      I3 => rdByteCntr_reg(3),
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rxCntDone_i_2_n_0,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => ackDataState,
      I5 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => rxCntDone_i_2_n_0
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cState_reg[4]_1\ : out STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_3\ : out STD_LOGIC;
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_4\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_3\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair70";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_4\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I4 => \FSM_sequential_cState[1]_i_5\(0),
      O => \FSM_sequential_cState_reg[4]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5\(0),
      I3 => Q(4),
      O => \FSM_onehot_cState_reg[4]_3\
    );
\FSM_sequential_cState[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_onehot_cState_reg[4]_2\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_3\,
      O => \FSM_onehot_cState_reg[4]_1\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen_reg : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \timing_param_tlow_i_reg[2]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : out STD_LOGIC;
    \sr_i_reg[2]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC;
    \sr_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_1\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rc_addr : in STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_Data_Exists : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dtre\ : STD_LOGIC;
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \^timing_param_thddat_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_7\ : label is "soft_lutpair31";
begin
  D(0) <= \^d\(0);
  Dtre <= \^dtre\;
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[6]_0\(3 downto 0) <= \^timing_param_thddat_i_reg[6]_0\(3 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_1,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_1\,
      Q => \^dtre\,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state_reg[0]\,
      O => \cr_i_reg[7]_1\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => p_1_in3_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => p_1_in2_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I1 => s_axi_aresetn,
      I2 => \^msms_set\,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => Rc_addr(3),
      I2 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I3 => Rc_addr(0),
      I4 => Rc_Data_Exists,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      I1 => Rc_addr(1),
      I2 => p_1_in2_in,
      I3 => Rc_addr(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_1\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[6]_0\(3),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[6]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[6]_0\(1),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[6]_0\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => Timing_param_tlow(2),
      I1 => \^q\(2),
      I2 => p_1_in2_in,
      I3 => \s_axi_rdata_i_reg[2]\(0),
      I4 => \s_axi_rdata_i_reg[2]\(1),
      I5 => \s_axi_rdata_i_reg[2]_0\,
      O => \timing_param_tlow_i_reg[2]_0\
    );
\s_axi_rdata_i[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(5),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(2),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(2),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(5),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[2]_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^dtre\,
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(7),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \FIFO_GEN_DTR.dtre_i_reg_0\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => sr_i(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => sr_i(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => Timing_param_thddat(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[6]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[6]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => Timing_param_thddat(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[6]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => Timing_param_thddat(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_rd_reg_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]_0\ : in STD_LOGIC;
    sda_o_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^last_rd_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal rd_data_o0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_data_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_9_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of data_reg_r1_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of data_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of data_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r1_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r1_0_63_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of data_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r2_0_63_6_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair89";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \last_rd_reg_reg[0]_0\ <= \^last_rd_reg_reg[0]_0\;
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
data_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => p_1_out(0),
      DOB => p_1_out(1),
      DOC => p_1_out(2),
      DOD => NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => p_1_out(3),
      DOB => p_1_out(4),
      DOC => p_1_out(5),
      DOD => NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => p_1_out(6),
      DOB => p_1_out(7),
      DOC => NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => rd_data_o0(0),
      DOB => rd_data_o0(1),
      DOC => rd_data_o0(2),
      DOD => NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => rd_data_o0(3),
      DOB => rd_data_o0(4),
      DOC => rd_data_o0(5),
      DOD => NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => rd_data_o0(6),
      DOB => rd_data_o0(7),
      DOC => NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(3),
      Q => \last_rd_reg_reg[5]_0\(0),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(4),
      Q => \last_rd_reg_reg[5]_0\(1),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(5),
      Q => \last_rd_reg_reg[5]_0\(2),
      R => '0'
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(0),
      Q => \rd_data_o_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(1),
      Q => data3,
      R => '0'
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(2),
      Q => data4,
      R => '0'
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(3),
      Q => data5,
      R => '0'
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(4),
      Q => data6,
      R => '0'
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(5),
      Q => data7,
      R => '0'
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(6),
      Q => data0,
      R => '0'
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(7),
      Q => data1,
      R => '0'
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => wr_data0(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => wr_data0(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^d\(0)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^d\(1)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => \^d\(2)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5504"
    )
        port map (
      I0 => \refresh[5]_i_3_n_0\,
      I1 => seccnt_reg(21),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(22),
      I4 => \seccnt[0]_i_3_n_0\,
      I5 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => \^d\(3)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(24),
      I1 => seccnt_reg(23),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(0),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(1),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(2),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(3),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3,
      I1 => sda_o_i_6_0(0),
      I2 => \rd_data_o_reg_n_0_[0]\,
      O => sda_o_i_10_n_0
    );
sda_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => data0,
      I1 => sda_o_i_6_0(3),
      I2 => sda_o_i_6_0(0),
      I3 => data1,
      O => sda_o_i_11_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => sda_o_i_6_0(1),
      I3 => data5,
      I4 => sda_o_i_6_0(0),
      I5 => data4,
      O => sda_o_i_13_n_0
    );
sda_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00470047"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => sda_o_i_6_0(1),
      I2 => sda_o_i_11_n_0,
      I3 => sda_o_reg,
      I4 => sda_o_i_13_n_0,
      I5 => sda_o_i_6_0(2),
      O => \cnt_reg[1]\
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \seccnt[0]_i_3_n_0\,
      I1 => seccnt_reg(22),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(21),
      I4 => seccnt_reg(24),
      I5 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \seccnt[0]_i_6_n_0\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF57"
    )
        port map (
      I0 => seccnt_reg(19),
      I1 => \seccnt[0]_i_7_n_0\,
      I2 => \seccnt[0]_i_8_n_0\,
      I3 => \seccnt[0]_i_9_n_0\,
      I4 => seccnt_reg(18),
      I5 => seccnt_reg(20),
      O => \seccnt[0]_i_4_n_0\
    );
\seccnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_5_n_0\
    );
\seccnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \seccnt[0]_i_6_n_0\
    );
\seccnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \seccnt[0]_i_7_n_0\
    );
\seccnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => seccnt_reg(15),
      I1 => seccnt_reg(14),
      O => \seccnt[0]_i_8_n_0\
    );
\seccnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(17),
      I1 => seccnt_reg(16),
      O => \seccnt[0]_i_9_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_5_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_update_t,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => rtc_0_update_t,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => rtc_0_update_t,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rd_reg_i(0),
      I2 => rd_reg_i(1),
      I3 => last_rd_reg(1),
      I4 => rd_reg_i(2),
      I5 => last_rd_reg(2),
      O => \^last_rd_reg_reg[0]_0\
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0000FE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^update_i_reg_0\,
      I4 => rtc_0_update_t,
      O => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(0),
      Q => din(0),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(2),
      Q => din(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(3),
      Q => din(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(4),
      Q => din(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(5),
      Q => din(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => din(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(1),
      Q => din(1),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(2),
      Q => din(2),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(3),
      Q => din(3),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(4),
      Q => din(4),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(5),
      Q => din(5),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(6),
      Q => din(6),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(7),
      Q => din(7),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(0),
      Q => din(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(1),
      Q => din(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]_0\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ack : STD_LOGIC;
  signal ack14_out : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal i2c_rw_i_2_n_0 : STD_LOGIC;
  signal i2c_rw_reg_n_0 : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^ptr_reg[5]_0\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scl_i_1_n_0 : STD_LOGIC;
  signal scl_reg_n_0 : STD_LOGIC;
  signal \scl_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \scl_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal sda_o_i_2_n_0 : STD_LOGIC;
  signal sda_o_i_3_n_0 : STD_LOGIC;
  signal sda_o_i_4_n_0 : STD_LOGIC;
  signal sda_o_i_5_n_0 : STD_LOGIC;
  signal sda_o_i_7_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal sda_reg_n_0 : STD_LOGIC;
  signal \sda_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_0 : STD_LOGIC;
  signal update_t2_out : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \wr_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[3]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bcnt[6]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptr[3]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ptr[3]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ptr[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sda_o_i_12 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sda_o_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_3\ : label is "soft_lutpair94";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \data_o_reg[7]_0\(7 downto 0) <= \^data_o_reg[7]_0\(7 downto 0);
  \ptr_reg[5]_0\ <= \^ptr_reg[5]_0\;
  sda_o <= \^sda_o\;
  update_t_reg_0 <= \^update_t_reg_0\;
ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => ack14_out,
      I1 => ack,
      I2 => sda_o_i_3_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => sda_o_i_4_n_0,
      I5 => reset,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      O => \bcnt[0]_i_1_n_0\
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => reset,
      I1 => sda_o_i_4_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => sda_o_i_3_n_0,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ack14_out,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => reset,
      I3 => \bcnt[10]_i_6_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \bcnt[10]_i_7_n_0\,
      I2 => bcnt(10),
      O => \bcnt[10]_i_3_n_0\
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sda_reg_n_0,
      I1 => old_sda,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => reset,
      O => ack14_out
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA8A"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => \cnt[3]_i_4_n_0\,
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(9),
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      I5 => bcnt(10),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[10]_i_7_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      O => \bcnt[1]_i_1_n_0\
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      O => \bcnt[2]_i_1_n_0\
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[3]_i_2_n_0\,
      O => \bcnt[3]_i_1_n_0\
    );
\bcnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAABFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(3),
      O => \bcnt[3]_i_2_n_0\
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[4]_i_2_n_0\,
      O => \bcnt[4]_i_1_n_0\
    );
\bcnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAABFFFFFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => \bcnt[4]_i_2_n_0\
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[5]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[5]_i_1_n_0\
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      I5 => bcnt(3),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000010"
    )
        port map (
      I0 => \bcnt[6]_i_2_n_0\,
      I1 => \bcnt[7]_i_2_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(6),
      I4 => \bcnt[9]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[6]_i_1_n_0\
    );
\bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_8_n_0,
      I4 => sda_o_i_7_n_0,
      I5 => ack,
      O => \bcnt[6]_i_2_n_0\
    );
\bcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => scl_reg_n_0,
      I2 => old_scl,
      O => \bcnt[6]_i_3_n_0\
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[7]_i_3_n_0\,
      O => \bcnt[7]_i_1_n_0\
    );
\bcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \bcnt[7]_i_2_n_0\
    );
\bcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDFFFDFFFFF"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(0),
      I3 => \bcnt[9]_i_2_n_0\,
      I4 => bcnt(6),
      I5 => bcnt(7),
      O => \bcnt[7]_i_3_n_0\
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888888"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      O => \bcnt[8]_i_1_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => bcnt(8),
      I1 => \bcnt[9]_i_2_n_0\,
      I2 => bcnt(6),
      I3 => bcnt(7),
      I4 => \bcnt[10]_i_5_n_0\,
      I5 => bcnt(9),
      O => \bcnt[9]_i_1_n_0\
    );
\bcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(4),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(5),
      O => \bcnt[9]_i_2_n_0\
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[0]_i_1_n_0\,
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[10]_i_3_n_0\,
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[1]_i_1_n_0\,
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[2]_i_1_n_0\,
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[3]_i_1_n_0\,
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[4]_i_1_n_0\,
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[5]_i_1_n_0\,
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[6]_i_1_n_0\,
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[7]_i_1_n_0\,
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[8]_i_1_n_0\,
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[9]_i_1_n_0\,
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F100F1"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^q\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => sda_reg_n_0,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAEA"
    )
        port map (
      I0 => \cnt[1]_i_2_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000004440"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => sda_reg_n_0,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => sda_o_i_5_n_0,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F355D1"
    )
        port map (
      I0 => \cnt[3]_i_3_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => old_scl,
      I4 => scl_reg_n_0,
      I5 => \^q\(0),
      O => \cnt[3]_i_4_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^q\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => \^q\(3),
      R => reset
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(0),
      Q => \^data_o_reg[7]_0\(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => \^data_o_reg[7]_0\(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => \^data_o_reg[7]_0\(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_0\(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_0\(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_0\(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_0\(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_0\(7),
      R => '0'
    );
data_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(0),
      I4 => underflow,
      I5 => dout(0),
      O => p_3_in(0)
    );
data_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(1),
      I4 => underflow,
      I5 => dout(1),
      O => p_3_in(1)
    );
data_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(2),
      I4 => underflow,
      I5 => dout(2),
      O => p_3_in(2)
    );
data_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(13),
      O => ADDRD(5)
    );
data_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(12),
      O => ADDRD(4)
    );
data_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(11),
      O => ADDRD(3)
    );
data_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(10),
      O => ADDRD(2)
    );
data_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(9),
      O => ADDRD(1)
    );
data_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(8),
      O => ADDRD(0)
    );
data_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(3),
      I4 => underflow,
      I5 => dout(3),
      O => p_3_in(3)
    );
data_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(4),
      I4 => underflow,
      I5 => dout(4),
      O => p_3_in(4)
    );
data_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(5),
      I4 => underflow,
      I5 => dout(5),
      O => p_3_in(5)
    );
data_reg_r1_0_63_6_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(6),
      I4 => underflow,
      I5 => dout(6),
      O => p_3_in(6)
    );
data_reg_r1_0_63_6_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(7),
      I4 => underflow,
      I5 => dout(7),
      O => p_3_in(7)
    );
i2c_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333A3308000A00"
    )
        port map (
      I0 => tmp(0),
      I1 => ack14_out,
      I2 => i2c_rw_i_2_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => reset,
      I5 => i2c_rw_reg_n_0,
      O => i2c_rw_i_1_n_0
    );
i2c_rw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => sda_o_i_8_n_0,
      I5 => sda_o_i_7_n_0,
      O => i2c_rw_i_2_n_0
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_i_1_n_0,
      Q => i2c_rw_reg_n_0,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_reg_n_0,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_reg_n_0,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => tmp(0),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => \^d\(0),
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE6A226A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(0),
      I3 => \ptr[3]_i_2_n_0\,
      I4 => tmp(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE6AAA22226AAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \ptr[3]_i_2_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_1_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8B00"
    )
        port map (
      I0 => tmp(3),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      I4 => \^d\(3),
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => bcnt(3),
      I2 => bcnt(8),
      I3 => bcnt(4),
      I4 => bcnt(6),
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      I2 => i2c_rw_reg_n_0,
      I3 => bcnt(0),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA66AAE6EA262A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \ptr[4]_i_2_n_0\,
      I3 => \ptr[5]_i_2_n_0\,
      I4 => tmp(4),
      I5 => i2c_rw_reg_n_0,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(1),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F707F808FFFF0000"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => tmp(5),
      I4 => \^d\(5),
      I5 => \bcnt[10]_i_5_n_0\,
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[5]_i_2_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ptr_reg[5]_0\,
      I1 => \rd_data_o_reg[0]\,
      O => E(0)
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \scl_sr_reg_n_0_[1]\,
      I2 => \scl_sr_reg_n_0_[0]\,
      I3 => scl_reg_n_0,
      O => scl_i_1_n_0
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_i_1_n_0,
      Q => scl_reg_n_0,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_i,
      Q => \scl_sr_reg_n_0_[0]\,
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \scl_sr_reg_n_0_[0]\,
      Q => \scl_sr_reg_n_0_[1]\,
      R => '0'
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => p_0_in0_in,
      I2 => \sda_sr_reg_n_0_[0]\,
      I3 => sda_reg_n_0,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
        port map (
      I0 => \^sda_o\,
      I1 => sda_o_i_2_n_0,
      I2 => sda_o_i_3_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => sda_o_i_5_n_0,
      I5 => sda_o_reg_0,
      O => sda_o_i_1_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => i2c_rw_reg_n_0,
      I3 => ack,
      O => scl_reg_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => sda_o_i_2_n_0
    );
sda_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => sda_o_i_3_n_0
    );
sda_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_4_n_0
    );
sda_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000010"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => ack,
      O => sda_o_i_5_n_0
    );
sda_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(9),
      I2 => bcnt(5),
      I3 => bcnt(10),
      O => sda_o_i_7_n_0
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(8),
      I2 => bcnt(4),
      I3 => bcnt(6),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_i_1_n_0,
      Q => \^sda_o\,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_i_1_n_0,
      Q => sda_reg_n_0,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_i,
      Q => \sda_sr_reg_n_0_[0]\,
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \sda_sr_reg_n_0_[0]\,
      Q => p_0_in0_in,
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_0
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => scl_reg_n_0,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => sda_reg_n_0,
      Q => tmp(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => i2c_rw_reg_n_0,
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => reset,
      I4 => \^update_t_reg_0\,
      O => update_t_i_1_n_0
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_i_1_n_0,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(2),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(0),
      O => \wr_reg_o_reg[5]_0\(2)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(1),
      O => \wr_reg_o_reg[5]_0\(3)
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(4),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(2),
      O => \wr_reg_o_reg[5]_0\(4)
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(5),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(3),
      O => \wr_reg_o_reg[5]_0\(5)
    );
\wr_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rd_data_o_reg[0]_0\(2),
      I2 => \^d\(4),
      I3 => \rd_data_o_reg[0]_0\(1),
      I4 => \rd_data_o_reg[0]_0\(0),
      I5 => \^d\(3),
      O => \^ptr_reg[5]_0\
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EB28EBEBEB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(0),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[8]\(0),
      O => \wr_reg_o_reg[5]_0\(0)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \wr_data[9]_i_2_n_0\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[5]_0\(1)
    );
\wr_data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => update_i,
      O => \wr_data[9]_i_2_n_0\
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440444"
    )
        port map (
      I0 => reset,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \wr_reg_o[5]_i_2_n_0\,
      I3 => bcnt(0),
      I4 => \wr_reg_o[5]_i_3_n_0\,
      I5 => i2c_rw_reg_n_0,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(4),
      I2 => bcnt(8),
      I3 => bcnt(3),
      I4 => sda_o_i_7_n_0,
      O => \wr_reg_o[5]_i_2_n_0\
    );
\wr_reg_o[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      O => \wr_reg_o[5]_i_3_n_0\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => rtc_0_wr_reg_o(2),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => rtc_0_wr_reg_o(4),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => rtc_0_wr_reg_o(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair7";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFFFFFCFACFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    detect_stop_reg : out STD_LOGIC;
    \cr_i_reg[7]\ : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    master_slave_reg_0 : out STD_LOGIC;
    \data_int_reg[0]_1\ : out STD_LOGIC;
    aas_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srw_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    detect_start : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    aas_i_reg_1 : in STD_LOGIC;
    shift_reg_ld_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair10";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => master_slave,
      I1 => \^abgc_i_reg\,
      O => master_slave_reg_0
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => Q(1),
      I3 => master_slave,
      I4 => i2c_header(0),
      I5 => aas_i_reg_0,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAAAAAAFA"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]\,
      I1 => i2c_header(0),
      I2 => master_slave,
      I3 => Q(1),
      I4 => \FSM_sequential_state_reg[2]_0\,
      I5 => \^abgc_i_reg\,
      O => \data_int_reg[0]_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => Q(0),
      I2 => aas_i_reg,
      I3 => aas_i_reg_0,
      I4 => aas_i_reg_1,
      O => \cr_i_reg[7]\
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => aas_i_reg,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => srw_i_reg(0),
      I5 => detect_start,
      O => detect_stop_reg
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(4),
      I1 => i2c_header(7),
      I2 => i2c_header(1),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => scndry_out,
      Q => i2c_header(0),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_2\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABBAAABA"
    )
        port map (
      I0 => shift_reg_ld_reg,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => detect_start,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000F00C00000"
    )
        port map (
      I0 => Q(1),
      I1 => i2c_header(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => srw_i_reg(0),
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(1),
      I3 => i2c_header(7),
      I4 => i2c_header(4),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(6),
      I2 => i2c_header(5),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => srw_i_reg(1),
      O => \data_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[7]\ : out STD_LOGIC;
    \cr_i_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[8]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_int_reg[0]_2\ : in STD_LOGIC;
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    arb_lost : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \^fsm_onehot_scl_state_reg[7]\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[7]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cr_i_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_5__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair5";
begin
  \FSM_onehot_scl_state_reg[7]\ <= \^fsm_onehot_scl_state_reg[7]\;
  \FSM_onehot_scl_state_reg[7]_0\ <= \^fsm_onehot_scl_state_reg[7]_0\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \cr_i_reg[2]\ <= \^cr_i_reg[2]\;
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => \q_int_reg[0]_1\(8),
      I2 => \q_int_reg[0]_1\(6),
      I3 => \q_int_reg[0]_1\(2),
      I4 => \q_int_reg[0]_1\(3),
      O => \^fsm_onehot_scl_state_reg[7]_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_int_reg[0]_6\(0),
      I1 => \q_int_reg[7]_0\(0),
      I2 => \q_int_reg[0]_5\(0),
      I3 => stop_scl_reg,
      I4 => \q_int_reg[0]_4\(0),
      O => \^cr_i_reg[2]\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[1]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_1\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_1\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_1\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_1\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \q_int_reg[0]_1\(1),
      I1 => \q_int_reg[0]_1\(4),
      I2 => \q_int_reg[0]_1\(9),
      I3 => \q_int_reg[0]_1\(0),
      I4 => \q_int_reg[0]_1\(5),
      I5 => \^fsm_onehot_scl_state_reg[7]_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[0]_i_5__0_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \q_int_reg[0]_1\(2),
      I1 => \q_int_reg[0]_1\(6),
      I2 => \q_int_reg[0]_1\(8),
      I3 => \q_int_reg[0]_2\,
      I4 => \q_int_reg[0]_3\(0),
      I5 => \q_int_reg[0]_1\(4),
      O => \q_int[0]_i_3__0_n_0\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[7]\,
      I1 => \q_int_reg[0]_4\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_5\(0),
      I4 => \q_int_reg[7]_0\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_4_n_0\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_4_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[2]_i_4_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \q_int_reg[0]_1\(0),
      I1 => CO(0),
      I2 => \q_int_reg[8]_0\,
      O => \q_int[2]_i_2_n_0\
    );
\q_int[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => arb_lost,
      O => \^fsm_onehot_scl_state_reg[7]\
    );
\q_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[2]_i_4_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[8]_1\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_setup : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    gen_stop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    \q_int[0]_i_3_0\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair13";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(2),
      I2 => q_int_reg(1),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \q_int[0]_i_5_n_0\,
      I1 => scndry_out,
      I2 => sda_rin_d1,
      O => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => gen_stop_d1,
      I1 => gen_stop,
      I2 => Q(0),
      I3 => rsta_d1,
      I4 => tx_under_prev_d1,
      I5 => \q_int[0]_i_3_0\,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    EarlyAckDataState0 : out STD_LOGIC;
    \q_int_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair4";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => EarlyAckDataState_reg,
      I1 => bit_cnt(3),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      I4 => bit_cnt(2),
      I5 => EarlyAckDataState_reg_0,
      O => EarlyAckDataState0
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2200000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_2\,
      I3 => \FSM_sequential_state_reg[0]_3\,
      I4 => \FSM_sequential_state_reg[0]_4\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE22E200000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => \FSM_sequential_state_reg[2]_2\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFFBBA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_7_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => bit_cnt(2),
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(3),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[1]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair71";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_0\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_0\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[0]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[0]_i_5_n_0\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(2),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_7_n_0\,
      I1 => \FSM_sequential_cState[0]_i_9_n_0\,
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[0]_i_10_n_0\,
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[0]_2\,
      O => \FSM_sequential_cState[0]_i_5_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(2),
      I2 => \FSM_sequential_cState_reg[4]\(3),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(4),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[1]_0\,
      I2 => \FSM_sequential_cState[1]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[1]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => D(1)
    );
\FSM_sequential_cState[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(1),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[1]_i_13_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(1),
      I1 => \FSM_sequential_cState[1]_i_7_n_0\,
      I2 => \FSM_sequential_cState_reg[1]_2\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_9_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_3\,
      I2 => \FSM_sequential_cState_reg[1]_4\,
      I3 => \FSM_sequential_cState_reg[1]_5\,
      I4 => \FSM_sequential_cState[1]_i_13_n_0\,
      I5 => \FSM_sequential_cState_reg[4]\(5),
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState_reg[3]_2\,
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(0),
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(2)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(0),
      I4 => \FSM_sequential_cState_reg[2]_1\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[4]\(5),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState[2]_i_2_0\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBABAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[3]\,
      I2 => \FSM_sequential_cState[3]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[3]_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      I5 => \FSM_sequential_cState[3]_i_6_n_0\,
      O => D(3)
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]\,
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]_0\,
      I4 => \FSM_sequential_cState_reg[4]_1\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[5]\,
      I3 => \FSM_sequential_cState_reg[1]\,
      I4 => \FSM_sequential_cState_reg[5]_0\,
      I5 => \FSM_sequential_cState_reg[5]_1\,
      O => D(5)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(4),
      I1 => \FSM_sequential_cState_reg[4]\(3),
      I2 => \FSM_sequential_cState_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      I5 => \FSM_sequential_cState_reg[4]\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
GClcF9RYnCtAsxMyLPBKZm+MHSQ4H6/JEcPf1VtDsEyNQZ07N2of2WxEUlxvarPD12CsPfs35U7h
sajXA02Rl3sZEEFrlpYMsNc1SGCHLD4tugUG/UkCgFtJECBxuTZ7pZh7AU+y+Elq8lL/jjnN8Il5
cr/9DCLoQ0JZ+/Xf6Y9wCkawF+vP2ptRFDeIpdlECA/OqN5IX/yNPlXTfz+E2HODkhw4mkZjiXgf
sYraNacSQeNYOQfPBv5svRxAR+9PLStvpho/+GTbX6EpU22TMH72FEk1fLhfldQKq5p9NsRRT+Qj
UgN2/FzidCEk1CiyzWQZwQIw8t7PIcfaJ/9CtQl0cpV9PunQRSzetqzAd+V7NgrMJXeM5UTWX1R+
6zaEsMmPHLMupsuubERpYpVrtBNirArIVImri+DbLDAUDT+7KDkUYnnBfMOFKfxZtHfXKV1sKWjY
Qb9j4kbwf3VtfOqKYySp4xw45apQw5HPaZnRDmuLgBWWjjjsVmmJSDPS7paKjvsZgpNqJIzS01NU
GqXF9mjfZZy48aJNyUQ9HzQRGO41dJfDcrhvo/3hE2zDhJNfZ3NfatwTfLl7n3C3lvYUhAAQYdE1
lrNbYFuJl9Smr1IFS4tMSGpNPq678tywmQzDkizpwNc7vKWYWii8GiA4cHNETxw+oUaGK4VV6co9
3WO1vdDBdEk4MaFU0OQ/eXPr6nzd9NvlMeujo9Z1bk2ovJQma6XoWa1K90SllDaWkzAxpfdSzCbT
V/kQuZarxEALcLZNH+ZckrOV14blHeHUZLA45oMC6OK7RhCG/bUUmGqFDEXbfn5Mh/sDMorpHjG/
995qCWSkACpOWBT+bD10SbpFwl4r/U9F3RHv/M1rRmMMQuSpJPhgWGI7DPtogOFdH0RWfRV9/HJ7
NfNvo/t70ovsZ/KkedyAidoZkV+Ny8O5dr7CuuhNky53/mTRnVwaVaTjmeuvfMFkULd4SG5kCNQU
ubvVxTwsj2PoAQehmk8tpVm9o1EvOnfyWIvrjGEKd4Pa3HO8P781qdVh6XqqUEBIuUmHu9c6S9bS
8BA5mAqIqqlNTX0BqdYwJp+2U4iY+JAnIR45VNSTE+QT3zysg3m/3h+NzhEC7oQbHEb3ZrVhaclt
cFr8NOyTL32CgR3apPC3/9GXyv6S/rVP6Yd1/82QP0lr/dnPMp+NYBtUdVcIpWUXWim2/s2wdc0Z
l/EU1uYFD7lXAVW/MDl/L8mSBBucY1f2nELitHas5Med0E7fmNvmjHYo5pgbu1tM6luPHZi8gN0g
PaBtN8LDtpLcezzb/kwIOOV8J0/+pId29BMKGP6QXlz3ltliPX7dEOfxpjZTAhcsUqAOgPciP+KK
kDM6Upd3XTySvVlXC2w/X5rgAOSEktYHNtem5V4Btk4MsFVTZSgKVnyPazhBqEmpUkPS3RxuYsTy
XzswuqEw1ykAxW8afFCH0TARu/FaBZ/BRgV4HMhZxzAq2P/kzFCmwV6PA9pnla+nz9fE7lhZWqX9
e2y2M4EqkiV1X6Btea3bleMbz5pxSgcT1Ck0NDBWrE87MAUYuFAGjeQ+VvzXasBF6V/sCRHGngT6
2QM8Ds7SMhnctqMLW1E4ECA+skLJ+QQMAjcO5cmNGohlsrI07hfVsuL9OJFCiaYpDh6jC+G0EhsO
76r6WO9PKzxtWdLsQiEaAAV+0Rfd1flQdXlud+ZEGWocDcptVAa3YzsUHakqsRYOBRcFF22sFNDL
bRwjW80s/k/TFvB1Ywu+I4LFq5DnYEvvFAAmtYoekkGX745vr5Evv/M0a6U0KIKjVBDPYdhPMwTZ
ltgvl2AKNyI4r6mru/gEqk3cDTTgPHPr7GdQ+JFMSnyNETRLB86HyCethx9YcsE0MjAI8SlKJy9p
Mx2jBkIytytpoWwAFYsCgi8L4MqNnc14yNWu4444lVulkJ2lAU8+keagndLdHh4BHe+pirc8V4T/
yMliI6Y+YNboKMMKMIdPQ2ku+L/P7+vbf0CFVIT2e1WD/RTI9zYUJLT3H6YZNjfs2Oy6ZRWzYSCZ
t054q03Pt9lfFAvejXruiJgKZwtiOwG6Jx2lLxWOrHEBSyAp9rwvWv1DWRkImPxoQSWxEDYb36Gi
THWIaOrZwlBM3l2rgZy/99v/j8EdVY1eLOENC9QIoAP1ENoGC1/uQnM1ntMRYzhG6s0toWs4+4zk
l10pAFBFWEDK0x1sMnJlNNzl3WQHstoAQF1E/fn5QS+AUQ/viOba0wJF7PTxXc453/6FHTBb4qli
2Ws/13Ridu43zWgs0ZVBpEDfR0jV5hmM/rBN6fYVDlggtX76OcossMKaG2mjZIKAbhEcJ7smdSfx
b1xmBALoEX107hPRPgo2/jEBx0LVEelDSod7vlAaxjNesIU5C15wa0tswubsjyK0lBvpeMEGPH+z
FC1rHydZBgQABqLhpgQwuFJnlO08EkaJ46cAtSZuotQt6Q1VuezTxYy7AXL0Efx4X8b5XXjcager
yCNkPtpClh1sFcvjpvmtiikfri12eVBwrSWQrRXELSdbBbSv77FVNWUshvMtvi7zNVIVBtUK0r10
jqExHalB5keaXXxQJQNAKjlI0x9bCMNCFjpoFSi6YzqL1znjvybc+NFU6jX3nLECaL3qwQ7nXUYU
EoobCIXaErZES+t5/RkU+jQ6sm+EdaStkHROuAXe7+f+p09drratdV9CmF/G7sosXHPypBPSM7El
k8kadNGJL1DhGGl2e17oYXshtrPcsbED49P0bi+EVxdWmthPkLEAUJ3rMYXC7OQagrq4GNijtfwK
SSUirAm1FXr5JPQda+EoGCsNh1IicXLT8GcDGQxqFO8lOYZdTjLbp0CSOvT8uq1RDx3+RJgksy+l
w0CV935upf60RuLH6q+/RxuZKJ6DLsY4uQdhe1BvAJ/dKaxzxm5qKdYNRdBC3J2FYcps2YPxYjpu
srr10bDwfNwSyTuWkjPSjWRiCYnQwv1duPRu4TeStvH6vWDXaj7y/1fqbWkvWJ/CxDst9WFQoSYL
wk+SpMI7WJktW+eoUUyqf/46S4I6DeHlzznMKemt2dUSscfDhaQihfUqHMc9pEUGUzvO532G+m4L
jkalsa9NJIiLaVBuLk22CcocQY6hc3yI3hOmb0YVPI1lxa8PjPS1vDCh2EQKY75QmWwEkze0dbL5
fp885dXBBGGT8WTh5b+1B02pJDqxKrB0l1yJSYPa8+0w2AECMoSA3WrABa6kliPnkK1IYxmrk7Zw
Kz5B8xRcQ0Y4s9eHYpkulOhr9JXTIvANKXfrNd2JBJ40eipwZlrDn4NLSY0lbQfvjFvB6s4rXhLV
C3Mopsk3R0oTHXGm14ckmoLCGekJ6IgpCP+WhcHknWcedmTzx8Dy/URDb9U+wBQ+7pj+fTtUDAEd
6mLrlg++6aDYXezm2p4reXAA6Gy+HFldXEX6sTskOG5blkObtQvuyp1rROlc+xgnmP/6JrIJhtaX
cjJBQXp8td6By7GdVUbrN+Gy6NUDJAyX8bnZ8U3RRGRMPzK5zHu3Ur0V8Q67w725VgsxnrIznryi
NRg0is7w1FWP+lfZOd72A0Y2LRW0qUkVTsfvYVoRMZsxvNWc3BGCoIIcY06TaO7TXdVAmzlT24pm
aHYuhrLR8OrFy9KeC+4eOoeT+ZW3YUVbe7HeJohmUsydnSYhZWVPvEyo/2E8Yyiczp+ihy1YwOj+
yCCf1nCIA9DAOLpqKImU+hcbdxmzpFdBkzMIQVsJ/ylG5ciSSQ3Hvt7B0U7gC7taaw38NbM9lCNs
9My40WIX/+f3pg6wxMKlNwVWFOnbAYviNI+0l2LxTqyX9QYlLoU3TE548AA2vTqfQZYpmQnCt146
cfihwr9vhhtS2F4R3lrlA3RpJV9jynn9eBHECzLNZxdMI5LOo/hQlt1nQmlTNVeedPYjj7Fbk+LE
Pk1zwTEPtIlf9Vf6ZAF/uBYh1vU2ScUs+5zPkaK8j/BJEJWWStBuSSrn8cqy2MGZc4KHc4xlZzmI
cqzrqfENobfGoiZZysHHLu90aiNEadxqaLDEvPBBslCjZn93UFiBi7/lBYhLtl9qk8IH6/AwFMkY
7x60rpFUeNiNdpA3g0wge0TfFt+/Of3EpNXxOrdQpMnB8/mI06t4LBXP1HHndXHbDe6QjiFCUDga
Rz1HICTZVWd9EwwYznQKCquLHS418AZby5tt3eNlWJ05x2zYw8q+bG8dSMdjbwWQNYZNVoPT23XG
sUa5EW40amg3bX17uQ3MsYHgZ+psJR2Elbb0PGHjfIDKqjWGuPsUSEO2flRcFunZ+gJ4ILk0zGcL
TX7iOS3w6GCLrdTneqcqrAwH2i7ZgHcx4yty9JOrsUpMbSRg4LeLgKah8JmIHYBgurXz3/1hrwgu
gIoXlGF4OCg8n3c2iDMW4+ZSIw7BjZ4/i7+7S5XkG5YH9YMFYSoo/+N6TfQ76CbdurSQ4Oy254Uh
v0wHPnw4+8yc2ksMN5M305T5LlIFqBmo/EweYVG9l4utfRj44FawHv8Ur52Pk/sFZKXgyY4eCTPg
puqKXMwYU2+quikIYmW8GBe3MJhRmSW5QzmCOEN3wqG0pKEPzDlUfHEoRvzTU5ilFb/P7+LgOyRx
LoI++3flTModqMT59Mxd4796KOuxMMiCF0NYUolQe2YW1Ju+oP26XyA/bnj58c3CK8pIqSfoqkc0
aK3qavGMSrb5FpZ5Ev7Ujx4ZCb/Q61nFF1zhYChJ6kZCRYdM6IClu2243vma7Dr+ZoWbmdBowL6E
UoXZNzUUcjA4qwb7Nmp++nP3D8bo2gv+3x4fAFba2YaIBH5Sb36LRyY52WQ0xE8edKJvIFfvY3Zv
FdIjdTAu6FkFD5DRnrD8WROn4qTxEQqK1Ictxxo4+6rxJSupPQqkKGXmREUnpQejVwZaNH4T87n4
x0gqshJMGH5VCSHeQGB5Cq1gpdXrT/LpY5vn6V87iva1P9EtzpUQDq5cQFbY3qyPUSrPA4Ipxo6L
LY2lxpMK19FY4K6TmbsUubuNhDxZtKZ18LC8vicYGBAdiTSRVa3ZIdJDnXYfKiq139wSfo5zbBrA
p0sMRB5hPNUU3Hd8PaAW5NDRwBepBbbJulOF0rL3htohMLDNAfBFtHklW48UPP5TM/ua1jE4JaQ3
Z8fpjFf6Cm1IiOdNoAS7DSLkjoVGXemsRXXp5XWjiGlE3kcz1mRt8HWxrYr+cfHVDzL359t0VDWy
4M3yfep2nSjb451RVUQGoS9ivI6VafKMNz4IOtMto2E8565mHR93DnruhgyJUuIDBVpLSCBp9Fac
bD9Dbnydmkvbd7sgXW/1Ad8TiH3Bw/09QcZTYRtvOZYvv1t4r1/CdylpDYhbp4u9L006VusmH3R/
nYc6ZlT1EE9j0qQq7LKs8zrbMDLJwl4ur3OMcaF6cugQxTlSvKK1dIcXiOociDeDczNm7HztFBlh
CZTq2/R0zTjTU5ADniZ9jBMs/pl5A3hrEs6VxoIQC7jInBg+SOFoJuJ1PMJJjzjEqICKCo+qfVta
SitvEUCGpWAf5tVPHxkwrSRvUyr4+AOWV5KYLQcHkXG06rlW09uA4PMeMag7OGPhlhF8xGIFsVGk
Is33+FrNMkNs3yly4BbEn7r/Ue3Cb1bS52/Q/qXKrkWtQlqO551F2BPbvhGS+5e1+rYUQ4q47FTv
X/bvnuiL8BJq4/Cnl5mk2IVpIKDE06DBWJegVX91EkjSkKcwRk0/EA22hrpaeUYm8va1iIB9GqL9
w0RVhsqIUp5cHG9BbtHHt1PtPSR6i4pSyBoSmqvD0a3/kfhkTsr0lPC9inepf8A5LIjkB2V36Es4
gV1FOAQF2keRKmVs76+zmTo9VIZtqLRkUO1YwxAM4CGlZ7dX0pfDKrTueJkIdDrktWeODqM9TFNR
5tdQIsPo9hNmDDv8vJ0ZvhL1GZZ4Bf3S1/6v3YvshcHnHfL3DGQrGTO4vfwhX516d0qMiSR3xxGZ
52Ub0O23IW5Zys4EsNftSpi1AK+JYsphyTCynKP9ANHxcg70f90GTT9Bh2OOWq3vjL46oQG1PdlY
rd+VuvtPxaDhq8qJzfW2cYz53MmRPSfInmEcR/nAExOgGD0Om/Yc7H3DHIOYI5Shmbhilf4ZAmMR
cBTbRWdMz97+TbtqRJu4iFe53iT6ggP6JvJlOak7OSgSyDdmHw4KJvDZs/nWEmjMnFmOpfZooMiB
3of7xLobP7mdryKVPYyvojsIDEIfwWwxpqER50KMf5RyyOPixYNLYn5Rffr1NWlqnDIrFMWNva96
sJOe6bgDTXFpHBto99wPGiSOioEkdzaa/Fz+QfX6a2ElXIY5ce1cPzm0CopoJPUtGHEVr33oCsq1
+VmXqQvZnNzp0X7ycqfd4wbFze4tzA4dv28GY43JpJ9Uu+aPqqiAnxDLaddDJZzRAhbK+M9sEldM
NIUcS6tGom/mswji+489DDFEcMSfmplAhzSOP+a7uMDrBdcAfNZuctUQ0TtPv2Gjv1AKRUJaOsFz
oySeuL8i9wtrLG/g29Ok07LpUj9jB5W5k/fs1ruV8tQQpCclQVn4sKMinEa63P31/nhpfNdnvOGL
xrSn+OAweRWGrX5t8l0BJrWoLz+pYIpW9Gx6U8+zo1GPm6WtJZmUpqUfDLCzCGqhM9WX0wMeOH3D
D4VMma2Y+Q3idTM9vOxvmeM/mpSn0p3ALNy7ecwHLO55hAevOiku5qnv/oZtK8YubnH/eXW0IhiS
Oy2SgS9+pFRo4CNyN6anRpKRVldNeqh7e4ZLk8uoabZF9abgCeB/9dhuJaffUD8H/00SBHRj5dv9
rFQ1mhHMXWlsHzXEp2ieU3uBEfdUcpWB93jAkr/BJuuPwmVIP/ekIP8+4KeBw4P7rt5cTib4jZL1
msnNIigm1yVXPy+xajMCvnWTePx07hapIy0IZgQE6NCAmdaBhPeB7/ku/cr5l1WGsUQpek3Igshx
cwXTJfpMgdn4xqe5dtieYxpT7j1f7gkTCJ78MfXRohr+q5CzDyHREzVuR+iQaQCyKNdIzid5b53e
j3INBuFuPVlS/xbtSuGrTUhug2ITs7zL0nSy9M35Gvzdsm147HgnkHtw/SsQhJqydj5c/kT1aYhJ
npiH4ESqU/9FRfSacQ2QQ4qj6iSG+cAeIy8haVQAUdWzYy0uaSeFB/e/IxTolVDHmdHPQtO5NG9z
/1HQZAgKriPcTM1bRe2saCHnAw54GrI+Kubb41qSoVZ58E/URmjqBk38vz1X5jVdRcNrR+Ib7wPU
fNfONgnlhl8eApXTUPhnuGSSo5o1S5+JEjy3xCJdE/lFSDVGOcE++J3Kwp0FXqjDbUbGQyvuuPqU
OHcgdmiI5wmKdAgHZO/tNePE37rKI2tPx+ER18oNTG2damZnizTz6lFVMiup6eCjc5R2EuEIFpP5
f5/Ik4EPf/DO5CMFM2DGQyEwkG4h7YFEtij8UvIg61Iu3lQklYlF8GIk5IbPrvYy4uGNWvwWCppC
6C8Ws5R/v+g2jpqzoRlPYRXJw5T/7koRWwuQqxf9PyBNFKThaqQVd9vki8FAzL/t/6wybWVsQYQh
/oJwAPSJTcckHqQD/UKnGELyCmHdlNZRgUUVleGfVY/7b80NDMgjcjoolXVBItEpxiCuxl8nvwoC
V0IjaBbNryh96M4AceREPILw8cnUu3lO8XDRQ3opzVslT4IoLFZFHxQkgYrgYya7CJkvqPgdt0Ub
0qr6z+RIbTcyqkSnVjLTWyVPQnvrrARzrtRGUclzxxlbcS3fviMi7gRk1PqS1dzCy1kpM9q6/kl9
w6zQcBMZ7qlNvQHbMAhVYHlVBbrA5Xw2E1BoJ/vLE+7+3vgGf1DZsRo9Ub8RS05IvOutyfphDF22
m7nGF8I9zGaIdzlgdpo3yn9g4k3/CdtnnMN9rxjCl/5gQZH5E+NrRKblCe09RCLLt53TVxB7eJsp
lFGKpCJvdZm5ltHqaGnowLQCx+KLzvgYRJxbX7k56COfpqR2ua4rEgyX5bfrwHGh/qvoucJl+smJ
Uzs0k2y9PC484ErFBAct2fEsY2L2c5YH0GHMfI3cflrnpMx2cLMCXKXImdDrVvSdFKAp+Xpj86bT
TE3XJUobo6WI9jiVuqVVrWcXZqac3ZA3YluUqpZ99eBDaAWvVKSG9+y1dsXBJOzsbdKMn/qyBPJK
9V2ImvpCcW2QeHA3Q8YHEAO1zlmqoX3aiwdcNqWBhEsgrPHSBH50f+ncpvpsz3izFuO5Aio0yJO7
h+0hY/dxB9ggBHzhHy4ar5XJqqmFS0JV4tKME0SFIZ99isnu93rnKoh3lQvBziAZNc+hTG8iAN+H
Xb/akcXALC20RX9L7euzF4GiXqyOFyQ5ZKFKNbFxn7iVq032Ng/cqmyiNr/jTvARvk9Gmal3xCZY
CxbVh56da8yD8GAVLGZ0kfo15eTnvRzUq2zZwGeO+r23ZdYFIjQzKrzQj3+DLrbs8suSp59g39Hy
ADo3gQc4znh37oYo0OEQca+nfN9tWtYIzW/N+xJu+V5d+KiV7DJZ20tZZ6FlYErplWDzp3yCWGLO
al0ItzuRieAvpiJFXPLnS6BGgcDMBpD3egBE0R3uoffJaxkDAGAYLl1/pOwr5it2hDb16P4k0V6r
VFi76OlypsSLmZIXstAVzBAkLbM5wqqvH43w725m4n+AvtwqsUeX6q73O19ODLQRlGA64AcHZG1w
wmuG9O5fWc4O6rPkn+ySzoZQ0N/7HChrl5eVDAKv7j2j8yR29C9Pv0U9D5J6hk+b1jt/0quCHTaJ
b2FRWLPPpNrpGeJVkkRu569Fxmg54dQg4sB7WVG4r7n78H3ZUIWFIpDq+Fz3qH5XX94Zsh8znbBg
RRlLYypqCRULzNqrk5pj5BTq+ZlYZfzjbTgx1mmlUT0M8wMR9sNJbQQHFvIzZmxRA6y6P1+vnKAK
whCQRsC8QutzDNjnOglkrXbuRmZC5A2+pnKbg1BtLCWtZFxNfCrcsptI6XKNdjOyO853yYZcWGjF
H0BbmDApB0tsHT2FvMiMphz5PWGgb9d9zhtTvxthY2KsdTYgZOFVG7LzhDmvu3U6+alkxSjCM/cP
Q0T/YijJxqILlZrn5Wb5Hg1Ek5qgyiAIj/+X8PcP2VtEjqDzLXSUFxXOBv1dQOiC8EZGqWnhvsKn
b2BtgTYPJ94DSLcMXlC/Ah7oPlG+CrffryyBeOFOhRtI4XdpqOF6yFqFK8HKyRk84xvvd/8rp2td
nD++fSyF7aVK1ji4/Orr2A6O1mdfvv1WOUvKQjhVhiKDYcoV7AEdljlg+U5uhXXj/K3fwmPhAlms
skijmnmy65EN9/K1xUo/T5anSe2viZDM57geKcOizl3Cu1E8z8rJm6w3pN4uX51gdS6DKdFZS6wU
ET4R+f0Pn2qiqlHIe/enW5h3Noy0w+uTMseEk35UpJNFH611Mn4d86HZT7eJZi0idO5sTyk+0i35
CLCwDuatxNSv+xHwAN0Wq5yDpGemlYhUq4/wtUtbFZ1M255MKOdHBFEFwVyzr5ragRlhmPM9pQ4M
keuIyQr3BCSoNEabYLI+GiNfbVFK8ypiP4cOCGYE+utbMgsp+dmd4VOnCD8ZE+r36QPs/e+bBTto
L8gqElHGpFWsmJ5pqrCB5gRzzXNWoUv2T5EV//buGTDhV7FyzKLK/dKlDy2Gw8V/qlQlXHjr1SQ3
5+AKyiCR2rkJ8ijtgxrvpwfXtsaw5Di/d/H/vdPSncfy7hB9iuLdbb4q9tEG83z19LH2BzowXnTL
J7+advegxQKq8sMwSQQCrx+1Q4F58+R9cmZU44RvnVJr3+EvP6EsXUh785QAR0CMqPJuUzlgML9z
fIuQuww42CVbVRRqFRba8Y066+m3USJ/1jxYTYdiqMieUB67JKYzAH3vjM8PvJMHNUHc3iWpIj7N
jqi/TkRfVEMGz8jUBouI9xG8aI5sR0+vhlny3iGllhkITaB5yl7opBKRmrP2DBJik2Bu0sJ9fHLS
zaArfPLQh39wRuaudlY3nvMacmcEfXkmJdfvVv4S7N0vNNGo2x4sZe0fNZCsktn8BR3P1oWuhUEA
FnbAcRdUqm8QUEQdeD9C0EdAtZOHQc5sVD7rkME+aHjR0JU/d+HTc8pYD4djOhBYQGS49TZd8yEE
nYL+cycIP4h4dCrOM5XSC/k0VT5bJjuSBpX4+d9BifeDwWNPWFDnxQ0e+uQQ8U4mjgvy0FlUO/wt
qL+exoPE0ytSMBjiey9eYPq/h29i0xSh9lZHww2aSDMcYl3wqtPcqaIyWLKt8xKiZusDEi/MD2V1
8gYfmVvBglhS/F5XWxXhHd+Hf4Ml6JvwStulplvcCy5IljV2rjGAT+2Sv52PoPzcioaVl4BS70sJ
BWRkAiuWtUX/1lI19rWYiFkvKipnoln0P4/oitDVBIBlY8jQAtE4MThAQg/b6ghBOxz1l0HGEB4w
sFjLjLq0w27tcbBFBAGtFT1n3llxOiZT+g/5ykWVAYKskVN3+a354VGI1wScVciTIPH6CVWJfb3b
7dzegID3hNXmM7irE5kVpRrOhmzrwOWhb5w80vKfPkV03+Z6tnAEIi6tjy2sCfx9LWG3C2MvAKPT
32MmfIJhP+Ka0ygg0l6UD6w579M6Rb9G0nd/LJgn7s2AxgCDyWJTOvwD9dyDNk12WVGPkd2qvWmf
iV4Xqmc/uhPlDwME8IeG7HPa9NJNB0ZZJTWmKfCv7wYnfXxOdObOawIqzNIbjTms6ZPQdz/96dmv
z6PHQG45eDAwZwZgFqOdq5D6Fp4+9+o03b9W2UfPo+vsMt2776bcERpgKNPLoFpwNNTCYCoet9UO
2UGJVfssUO6DBPWLl9q1hBcDJdIeYMiLwqkp85jbAlhZdesmnTO3hYfirIX5jyi869egUEHJqtUl
dTfy1Fh3yPj89kAXeAXqbPUWQNnSyVfPwfF+PO4lKXRGNX5VFtbOMPxz2bghujXFZ/1VPMkrg1/L
ySeGVAekaDGDL7SBB6NykDaD8ZBkrSw+RpZhkQYCTOaxGKOjKE6aot1q0ijhY85CbJhw+d6BXrok
ApaBwtK+zVvN2Bmw6irfUvi5MV9W40k3QAvMu02s7XK8RSrhNVbmV9vopjvKIMEUchHhGREKGdY0
SFCiDjyqou7bKPG6nlIN3f2LHqIpkhOF2himzjxYnnZ3oq/6d4xFotaKTNHM0DOxBBq87tMOxM08
0DRe76jruTymTA4x2Pw48vp+lSb5/cxlP/bEXSufhqZxPaHQhUMi9KE9ira8j40sECa7EypoXNX0
juoPTVcdwr9H1cGoT6fhPHiATXeXleYvqorOIVo4E5uSvpIobu8tI9Kh8yvCceR4I5wYQPOFAr9i
ltF/XeW5F3qeMDHv4iczuoMzbycxF3ENdTmwRdTa9c2ENI7Z/5L5Ws2ZzKdq9mECiXXoHVbxO/2O
rio5BhMeMqCIAdScOhyP5+ijECQ+mS8R646SGfSb2IJGVFj6qmKYrOtSYDNRMeAf0X6+u1fXtqHk
GrjniJKiZFN4OPj+fKylN+0+6Vj4mrgQUPL+2Tvm/RXq3f68YMIYXrwse6a8gyoAIVYRLjnww9FQ
8rmEOcndBNXkkZUoL9pnWG4aCl/LEypcYWAObxBmGdEMDV026MzctvnvGWd/A4bAAz+W2SEZoo2Y
ekO+yLwuw4HMElCV0sLj+mLBpVaPB7c9iivimFOxWfvHCALnIfLBbu9udEJ8GFppV115Uyc63MC+
N/3fj660P1sKxHo8PPrYsGlJg01jbp88PHSJJpm7i3YN59pV7TkMFBRx4Qn8bw98VZVx0Mw1rcF9
9D5PxXJWxMd82TOEw/aau+Y3QjS+LWPAY8X2D8zN83AFtVubWP6qNBlL5nixIwF1BzQcSWu8rSRM
qh9HG5GdwJ7/F1DM+8CQYijU86bG1XfPqfXN3DKREl62QFIP2NF8mj3D5ghlxCcZzKwwtOdtCxJC
GeyzJfoFziqtg7muXKQOvphVbd33zIc/2bADLEEVhylWMrxrJrJ83PNfLDKY30UWjn6EMwlXA9h8
6OGRVDExmcCBlL9eJ2jEnaRolrJx173tMuP6hrowN6B3Bfd+DsSa+xMFexUGtbmLCLh3KkT0GBjV
I+lU12qkEB6JEDPOHueqhILGX/4QqwkS9A+qKGcLcrwoDK5+NZnUlm/xrQz/Tskteg8wFoXMIa5R
Kzr2+0ZccnjHI80UtDIO0H37vt2ePhdOpESif3ZrKMCtoS4vfTx3snm0w+dG7f3SIHYJFypoXnMs
gdatkEEIp5kS+Be4pWhfEBIUSszFRPNjdnffN8WbERnKHP2BudzkuuNxthQVGsXyy8KTWFEWlJzw
R3M0Yn047DbFFmrphAp9IheX26jQLVs+uoudYhnpB9dQK1slhB2MD1O1Ds4bfZs2iUlLt7HjQ8ee
whquGef8PYfT0E6BuixsnmOgxqIG/wjPvbVkgqqGdfdgJn/kgAXXzEO5O+qomafcAZl5uuMruuRS
5v1ZomLBapbfwzKiPVgTTO5l8lQiBnYYcPWyicHMqhW7COCqaAmbWScry1qbjplNZKWgCL/JJre+
1QThj9WqAvOwkyQIqKQY26io7uoUEB14ufuaCGzd7m5BPPPSye9nNrFFHjKuNt5jSw2XvZu5fu3b
GzZ8pABcxwljiIK/+cD5T9iehwKsdFX/OOANaQDAmJ8uAOpy4dGET2H58JlHQxUmTytrZgm8mH1X
dhZljReyNDNUjFV0/GrfCYox83R4Tdxeb2bqTQKOmpAIvnzgd8d38zClBpDtrxWsxUxv4uS3YNGx
O0qGuosNbWVwwtn+nE3V16FgXtUkXRELE0//yQW4p01DeJkYNp0WOFADzJwda4aEILDu7P6unzoa
8/NDgfpAieJds0zIO3Tmr0fvRkkkhsLwxnaJ9A6Bng0KSP4lheS3qmp/7jPJURauAkNAVeDQkTaG
q4lWhzTmy33FVOSV0DGJ3vPhrXSlsQp6GO7AIypSJBfgshEE3VkQsFtjc9xPe3kgEOVpc0EZRqRs
A7YrKmikJWBYhytGvoMqlhyO7Gi2ZNn2yKW4l76qcL7ZAhG7HZ9emGXhFt4RTPYGaCYMxPQyS9RS
cALB7haRe2tkpS6uRr0Q1q392wL4H00KnnuLD2OkfM7E/HPowLP8indXo+bxBx7XgMNfjvyqAcUa
co05gx4yXjCVR61X52EAep9PFa5BlDIZ+0ROrxn5on9KT2x/04Jbv4sDrfHA8Joz8UXHqRbCVRd+
3Dwa4KDwzBalpqCbLsQ7Z7Ml7oTnV9jSqOSDwLxDQrX0lFj72rILDWRFiZO/zd9cAqd8URBl6NeM
dPEbsFtGNGD7T6CsdQK5/xaBMfeVXwg2uh6saC7ejcQvIiWUspt5xn9IcgXOAxwR0z/SMzKu3oBY
5KN4uUBPaIZFJBZtIveQLRdxwS/JCiDCh0qMUrEd+yZB47ApiohdGpyin/83m89tx7annSAswDdb
TzQMm5v/u7COUFQzJ/oyAx59T64Gjem/bp8dsInuJMxgbCZERrY2uXg0PPtW/x1psq34Atw2KY0W
xQIb8IPsDI4/eCR0IcgDUzza3CGld/LKNjFoESGhmaGwiylP0dlHrioaBb1MkyW0WlQmrCu4H1+Z
xTfspLqIhsjeFNSsTdk0Ljny1jPxKYi4i81XLhihgV6BIdOY5cIBNLdv4iqjXBg14Wq3X12lE8ao
nKqFcEwlIPTqMP/C5tjgvDE6NsVmlXP9OCyGD8sMOKY3Wt3iFw/upVXJCA9C6INNM7TEK0JcZrnf
vhheB+AX9u+wnsmKSpZoX2DybXLPL5PtJUx/XtolwiwHnCrUt0/oOtSRgDNrgTPDVDoupadarXHt
wbkEInvjGVQHmSWvEORPTS2z2CU6OHeGr3VyO+nsZxPFNcFy4UWuWqydknzvE5MayMErCXOvrjw4
4rFm91VBxQyGqDRmrSmWRN76lw1cChdUgXZoIgZDeI1NvfVmIgoknzJyQm6lmy7H/7OlUWeve4BB
gcR27xj1JNGhK8gNM5Sj8Odhp/eZh59sUt0cM9KcZN5nlwHVLtAOCRjJb8N8pkpWmqaBZjcaMFMU
8BmFwATAlTkq3zb5oEK1q1zC1CIb4hCw7JIi+h/a4zzlQxCgcZvxBGL3YB7v1RhPdh2zhbsSQL73
pVyv8PrezuHsob4tQg1ScdflzUNwj1+HCbRgsTAP062xtIfPy7qRGR53XYh7cnz/B9qOjnjMeIQJ
L/qiuSqpv6c9HNnpxGmyFHVbprtOo7gqr5j61w1ATrO4HB2sGVhq/Z5cDRSc/zijzRtGlF+mcWlz
LyleHnAaJqxvbRfI51NvvX93ANpfTnZzoYPhEg3XVoaHrngYA1IMl/ns2+MJ4hBgozDjKUOeu4CP
GcisUXpZWxG9Ms9GT1n64IE8rmCq5yt718gYqa6lA1+uPaJZInUgWodkncAJ+a2jW6d1i8kUJPuH
1982MiW+OYDk3HvAdxI4tbNJ+qIB8jvV6yZKm0EzebVcMhshi8R0ap/N7ol6ziLVBcP1P2xgmR4p
Oj8Uh+Gnt8WdLPAPL950ph9DHJ/ueNWDZdNa78zZcD2IGhE57RExRhoTkkLlglZUu5GpCumscDHC
4urEg0Xd/rngqAbSnonOUhK+j/ylk0YQ7N7/nmlEq4xDty3noQL5ocD3O1z82OQJ4w8tsdrwtaEE
BIC2FHlRiABDW8NUejXoxOx/960dRobkKOTopAWS8iQzxGiT5kA+Hn2YQvbVgIgOiX1phs4JIaV9
VK4LzKQT/tkNLne92YZKHWrIC4bA+b8EB/D4ZeaxzZYUKVNinkNI8cTp5YQOKCmgPHETx2YNI4Hz
furnIhwPfyqmReNazCdkWLzE/XuJ0PdW+rDXe8rssApd9QosQlo8+rlpPktFeEdfbaWl+aAt+CXw
2zweD9kPbxlycsKrB6LyTfx9owFgjjt8OvKDvis0jMh6HkfVVSwD/dibD4i0XRaSLaPxg2PhNXk9
R6NQV2c8rdAcahJRuAqFy02LOs/A3pwFjQ4AHPDzUzSKl97V7Hz2E+2HqKEa1cA47tdpMrLx0DUQ
bHWttIzfN2FXAByjlLIG3PRnC+Mkt4c6vsQGyaI+WxGjdFfoluyDXljDBykdgRuEudQ6sK9IUsCg
/hfF1vuK8rURN4uPE0Pl18Dzw8T87OttEshZEke7bD6NCV3xFusvFD5ikTIs5bwQXylzZJQt55De
th20tZkW8lkRwc7Ntek7FoUbom94QRVY1oGYy/n0eGPtGQymeBSj4Hv6UoWKHG4vhjbcyr9dkrv1
2RUOrKAP13doe1bmrnGrs+/K31TW3A9EIh1RiblDelOyg6+tXtdJzUc7LwKJr/EkC4XVdrUKcESX
yat+4O72X/O9cI66wEYBJXcDvz46s6jJi1gWOufGx+erbD6qusfzdhO8aUsct8Spskm68aB4GRTg
OjxI3bTVBm4H47BNMrsOEZP8AnG+SRZzLwA9Ky6Ftm7mlsfgEijChOS/1Zh6K086gnTtnG2tFSkB
4/dwNh6gZT0OGgwGiKxLDYUZMw2XEKApi8PqO8mwsJGpEWoYfVildsgM+XzdlEieCK9wAEMdUgWD
4lr7bU2gKTutAmTaZBX0q52Eha4Sf45iVefcpABECaKZHGpIX4U1SEgs5F0gQsZZuAzpd3oJcLvd
Dpf6R8o/yFG5zdTjWJoFmIGGsH3prP/G+LqrQ8TRH+0yC1PgbcFMXXn8cl88YYWL/657M5JtWbFW
x6KqX5YjvN4IYYlnfBjKqifIBVLw42+58CAcd8FvNJvwnTwGbv/7iPX4H2N3+rTMfRhNxmk1300K
TTBP65ZcVc/Jzvj7bb+PkEehTFWqxCmw6D2GDLi3736Lv5XwfqJPQAl9lhrlhUSNoCkqZwdBpocZ
IVv6YydogXofuB5kJ//ntrD2/aflRvc+AtnCS0Wsv10LqxmSCrtGINGt+jXwyI/FlR1chOWHdq9x
LpEOOO4T9sj37hfTxhDRuOSmvYWLWQ1Z2ldRbabQJ8OeLic5WVscX3o/MRihdBvWOzTrvRYMLtMY
JHGVAFSpOrBLGz4MwWToUsqFnoc1n6MFvWo6sE1S9jdXwidqNC6tKqscSItZWxhg4pS6qc2jjBlw
FNGzMDzjPRjX1rJZtekfF5UKgEVfdOJudLkdccKDywO889/TEefRQBdskbeFJk3xv6Owg3pfaIkk
V+TgR4dB9DxFBYDDLx/F/J/vCj5p7jQUXs8b+j4oi2ThrZkrtyCkTBSuvIP+Ki7JusajTE8lLaZO
DRD+FexGNbBmGSZ+xffuUZxn4TRFzB1IOJKZ9TrbUrAxy5Ae3kUq5MCvtzqUUEjkwZ4ZaRBqDYBC
kxSUYVMR/DCNU9F1Ttt8nAATMDyGHyMe52N8bJR0Ug3VO2JYpir1ca4F69l79ggMpqxOuPHa8dQq
SHJRoJFxlfAKQhZYEzf7iWf7zmHwcpQzX30TOjIWD3d/tI/y/BqQt8zjLhlJrePp7Rj7V8ztQ4hn
6BjwuC+3x1kYxoNo9PrkBf+dYqcPa4zR29ipYckHhNSX+tOaWdZR5Z49x2gAR9o2ZdJ2no/CnPrY
bjA8KFbLqlMhx6ub4wG4qcJub5qDEBKD9gRbZvoYt//Hw712a5rU26hbiZELlk7K65yoiegkJrsf
JBMMii524avvfAACEvVaLwRLVEuHYxOgGaGfc0CSdJWASg17Bscs5mqhXztujWh4FDb+7cnXMdf5
wqNtZ72k4eZIU9NZNXqql+7KJYd7CIrSMfXcdb5qt6P1DT2EkjyYpxVolelnhi0tQgbfA628TZsa
6evApDF51zO/90dU9T5V5cqsCZKUa0rDDMV4v9uW6EzQxnTVV0ko6+hR7qKw2eccEqrkGrSOS90k
RoWIPs0zphSn/8Afari/vJsspivtieqhsqfABFbV0bkxIn5RdUW1cGVUqLENOuD1x5ecQMkqeILF
PUIE+gqkQJmk1lYaYdiVUhWjOIt9MhkdlWeoHcOGEkjOHqP2GmtrEgRI2/gcn/dyupHTwW+zt1iR
WcgcVwB/amcXQ8nP1d+ql1giPOzFEbOfRcdgWQnI0Sc6dFpz9zqRJyegWjUHAohGzialQoieFVaE
JkhGOQaYUghGxPTLctwG+sRkIkfnZwFWOlOIbU2kHVg7ekEO2klOumI4PJg+wJRhfPSx6LygVz3c
KxfIjYBj/3KresQgTyRf9ExAI4iK0D57t0Iy4PUXzPABtRH4XKyqU4IStpDcFhmOrdLisMMO09V/
FY2TNmjQb0lY7aDIBrexKpv8SPoQl/UcE+WtEmLgb9xvM+0l9+TlY2ICvxgUNNK0BqVBQDDlcPwt
l8o68przPY+B5FEqV5qOXgwAwkpzh++5sACdYRuRVIRGoZdH3koOA5/q63qnfvUiPfzgnjqv1VE8
cAaHLsDJwzy18pGdz70+L1URSeI/HMbkmyT5TFOaELP/kvd0INtuYHYwKLxpt4hVMNehbrkNls/q
B7JafHHfMfEFTCDMx9JUaBDejY28wCnEnjNYf+Usyi+NVESYj5rlbNMURNQFMeK/UfbnyO3GLg5E
VLvVjbmx8X97BzkaoD81BD6k8pmHx6Be0k/I6YD7rQoWx8Skn/c21GXG+Fqrt0aD3WhXmqZMz3KO
ei54vugOqpZQwpIz+6Y5taq0Pd3uUEvxwZdTOidI6A4rS9eCeEMp+AyEADCNGT8EeQYp/STAuKsb
dQ+5HDNkQFJKi93PLGY0QaET2jtSO0jVaeN08OQbQzGf3OaSLXc9ixixsPUv6y5x90tK6pVly8dn
jXH5kmHJF1Y6VHe6yCgDEFx7wI/kOwk8a/ijSb2v4WwbT3viHitXJu80YvrC6eZK1ABD84vOpVdb
eTrjf26UklnjdIxUjuzS55cUdfXuhiGChBdkd6XM0ltJlSLd3UFbsX6fnH/gkKT17DlON41JfH9P
mBO5s/dQ50LXOTUZVzCm2sN0OP5TgDs8QfMMDuvdbyGtjDPm/4APisxJit03VyIgOvqcmpl5wGda
vSHgj+2lL2hRKgPSavwjJW66urHwZMaJhnxPYRqog/n2+52IQ6xJh+4xpTGs0YOad22txwlSBdz0
y+vjIwT5tiwgtM9lDl1FMi/c/H3RmS4n5d9cxzKfbrqemihUs+rHGUbokN2u7C7+BeLLGBYNMQh4
Vl5xRI0MbchcjZG3KzrcVwtBi669PpAmvcWw24OWFEL1EBSSO0qj+L0x/mr6ng9kX4ECQdueprRp
uWz23Fh+SRUipLJSZiwK8VTGrkx3OY7KJRbMqrGie/Z62hBnEggWmvp8LQyi2cnCDXe0VnN0FvJQ
66T1LzIKlj4RiyMKAtSQkkUxEiD5WnIHRjzFWKwqPzJLrXDbOow9qo007gPaUIco8V0WG7YSaaY6
ac7pp0jXX+EFhmOt2FOS15/NE/L1lY8VwnQN69sSK96DFslJ28kDwA2EAbbp0ENWpAA9Nb9KQahZ
qPg1ZrxYbYe4zNUKVi9Bj3/O/ydLIA5B9r9RYH5unngSPuEjTXmtD50zXJRt1H7TzXwz8HywqB0D
QG3pKqg2Q0iOktiy3nlDGM3E30ZwfDzT5ctqH54uDu8L9AhZEf116wb8IaAHUqQoj/inqBA9OwP2
/f6+xpQPW+ohaPQDi+HwftdD/foA3ZF1OvxsFQOEjVU5OX5gGf+4mcI2cCzVynxpj5zMzMxe6Z0q
KDuOsSNHg7Y37r3j6DscjJFBYZ4pI5MK3tjuKXEzJFgbtcjuiv9zysVutZRU0F5efIoWc2NWb8yB
VkscwboqFrn34YjLnuOCTYdD5GBeM1ghDl0ERVpIlLV9K9PtcA+Xpu5dF66akvQH0eFbb5Qh2Aek
tETEMnydPcZdcmrmY4b0vgNjgEyORgvxh6+f/OvmVtWABHCRB6QWABNzkbNiWrH6k3MqmVxQZ9H+
oXkEQHpuAODWT6vf5J7m6jfC4r1PuONGZKYeH1bPv5//7GUa+gJZiTaP9CmXHl0rVVgPlzxW1Qqh
kAva4/Z9e1k0K2unH6ciMbwa0PeBGpMmcwwzfK47XsnlHbhqFf0nNyWXXhSJOspxBcind3iaVQ/D
GRSrTUEXGl7GXlXVGNmGRrujT1RtMP3JwVycP93s0iBS/bghrk+ET5Rq+vR26RIVcF5AnTtIohLR
x7cVWF1bFb5RFL0oiVpVoms4EiRmRMPKM+nS4TRh5RL1p6RJyzsmROuY2k5oczzrCVFXM2bxHh4F
eK0KbLksqnanflXxQjt+ViWmA2Udmwr0tSl7ecLpE7TU0dmV3l+vp4A3cP6uO0I9Y6SwnB5tl8W9
PsV296WHJWGQBY9gQTNAbNNaAz1fA2LzQj2ajL5xoljEr3TNKBo4YPvffiC2L/4ELQPAaMUAck3x
4bbUc8FcyME4jFBk1fk3cYYPe2Vlq4TaAWRcUm9baiFa/swqNXhayjhvnWPTTPueOG3lHzo7kEEL
3VaLoaeXJnljucdA3ereHvVtoYpEj34cr0MmaJF+yO02njoVjWIV8ScksKaFhU5yXeKUMFvOjRS+
1S5ymZRDn4DmJSCxlwLYRqc5fF5/6myT/x8Sj7IISJEEXPqANHFt3Zhl30f7KF+9CIu6ObrrZu0s
piaOgl4lCNcEKSlCjVZD9wODf40H6GHGzgJtKZmJWR53FU/98Sq9yF8oz9rtJkgbwyWEi+RN7RCY
TcqmxtKS8egEl+nYaqjQVpgcGQ1HZ+8S1jdAWV44WjJyamCEtM8GP7QsNls3gHMxJTQSKGWqLi67
J5zUZKBkSiRs8eC/UDbYZHADq1mRwpEhXWAsf94AVIzagJT9pR69hGVBA1mVXPf3/+RjSZjjN/k9
gaNcBK13bIil/SQyivzKP7n/9rKh3bgdnWaMdfqns9TuuBunnytpzLMp5dFEDK1toTndli267HOa
D/EMToseG52hI1ma4x1xcZgJ+GLXOubT3PSOkv2qLh/vURizAaqJ+FGbluPQw+8pFdeOisKLVB8l
lpDFWNffdFgh9au7gydKyFcAXV7bdnZd4AXU7JTt9YNDDNv7ZgMka+hr+ssfImWwsCAZuZZZNVGK
fbsZxqHk2XO+ooaebNcaJnkhyWWYiuYPvkp7jBslizbNaRKNfl3lkpcwljpD1AVWxEBnZTqvWv9H
Psa5+qJoJpdQg/SQxPpp5WdTbxPALsGEXHffTHC03Gsh+U3HjTi9+fqLindefaojSGAxHXrxMzVu
u6moGsu1aL6rw6V3llH2xkwINy4tyN9TLkENeJxV25VxZk78n2h0y9PURjg2g5ubneYDTjH1buy7
/CxbmpjGsLAvvH+5V8WfWSvLTjKHrmF/XiFYjzKFTGPuqAKo1xL8i38z9gkD5zTJzw7JgMiSLRD4
nIGGld9CiPJM0tcEEm9/s3X39Sbdd+4oYjmunLfiIhdJwNKWLu1ocas6H3jBCVfkAHg86bkj6Ure
zZf0wdigALBCWSqrTC2ngnteM2aAHf6TU/PoosBrzJiMIymBgbFQ30Fim7GO+MYl0VL/xv3ai4Vk
cDi4yhXanqa6ZmyODfanAr3rkqTM4jK6tQeLaol96LO5qJ9kpCbIsmXu943WAjsLXMIUJpHV839u
weMlPRYkJGdCwL+M++4Ri+OoxABSZNSwIi5JVEEWJB3A1kBTGcmMRRhNdjsKnPWBtnYCyP8x3EH4
Mm7KY/esFWQlI5emAzh9O5czVKlZaJVtdCYcQ8+Tes6ueHYsNNVbv9grTXIcGwXd+hf2dLyA5F7m
v+hqFvNWRWLPEEKc8RT9iyrD5snuQ07C0qjWrKLDYVgYlRkVW7t4r3c6QXIKYPTlBsuRy5M6ywxD
ZAp+3n08c34VVf8ZZlGDSnVKaQm2H0d598CV6jsVmsQin6+yREpDM7dX2ZATWJ3OGX7KyaahT7Vq
C6jFI+po7HfU3ZOFsGmWT6DQBzzqCw3MXrLqyf8QnipMtAt6FFWI2TnFRcIRDQr5cDSbqy+Mxau4
+NeVMyRfcGMGfcBEKVbpjgF5T40RlBy68vLdRqdTtKg91YO9EDxVyvCN0D1FrKlxd6whGDwTf4Q/
Tcme8V/YjlpeXpA8QHVaCS5LsUH7ejaSgfemoSirNqW67ICp3flw/mzhJghh9cslg63iovCKo7oN
TRrgUXIyo4DmH6Y0X9TRUkiuxkz1e5jnsS83q/3des3Ot8kJ5uGdYPa5aZ1F6buuQY3aDVjUuJMr
hayutcgtY3GuKSFIvbUBUGlrys+HWIdc+pfJf/+0HXI8uuPiO1ScDNYOtx3S87yXyw6GYjiTPamW
HyGoZETmimiO1A1RW2+/Te96GzSO7B8zcVWsjvvgDVtEsvOMpPax9DZ03MPiJre46u5BRJlM7jvE
D4I9Gbj0NF3sf1f3VAhXJ9uxAlmRsuNQ+cicFvh6RUlpYKd/3AKoXw4z1DGLl/tLWhvynovToaxG
Eb1mjMJKleBah/LUc1qQ19GZyl+xGAAdBkcXQCV9O3Kb/sYEuKdY2xvyo+3BUfZzEyM8/yHMTtda
eN/WIzol3hbPEPPmbx9kP4ZbiCZeA5Vt2QXpTg2+2VnyKsdU0rBDvdZQJIFScFctaD23sJdEo9ue
LQ5JervvpICSmCG9MXuC9HFO7V300OAo4PkZJwi8SRjHLPOPl/H0r8CWmF7ykeucIdNI39Jav2Dp
mx5TAEg3cJyt+IdLGYL9jS1vizIzE6KacMtkYq862dIRtJky40shP67r8MAvCc2F3/Nw9to/A9C1
lifbPYQugb5ZIjP4lDFHoyP7H1HcG8jmz7uw1+71GSQMW+YewUeV9ft6bvmt2fLoOOTWrQoDunbh
ZrdN/2OSdyhuMCC3WK4NSExByJUjokS45zPt4rWQOtzaCIlWk9ApdVpPU6YarMDE3+XiVy/LbyQc
HOHWE1AZv3mzRSc108w3aWtuRShabb7VfzEluX405EsaAHTwP50cmjXI9kvls5KUWcmhvS2xhh5w
Yl9bgtFsRwTSGTYTr7jxmEgf9ZR32f50KGEzQwr1U/Ar1+I8geiAm8DLVoc1BlBBu2YM9IfB9yEA
fNxEIEWR9wJF8IWefIDmPJIiVLeCLPsqPkYu8gNxQKl0X9H6+lnDuveCY/VRB1Dr2xnbmcdv9wGL
vH+AXtYiIY2Yf8OxyK4MN8fV/OVAIFkLLRIMfjITBJ6wq4aaoO5d5u/cWbjUt06V3A5meUJ92iWM
IT4ZJ70hb86qrQBI0lQALls8/biex+l4culpWZF4ttufoZ3ka6w9yT0SBfK8/kaw7DjZxmJsLMZR
KdbR4driuJCDOf9dtJjU3wslXuL8K44KXGjs6SSg/d45Nroa8LsvJLDUTpl4IVaXU63FmtUDbeJe
x5ZFac2G5kiuSGZac1yrPUe0BAh2dMrPaT6VBqykM4d8sCL62dOMxCm7w59XWgppRTJ5Xu1mMRv4
e6ir0oyHqEdruakE1ltNXjuJ7sCDgHUxLZFt73R3VmGfZ7siPGPe6WQ37dy+AKQ5O2sIY3Mcmr3a
98b4oDmIavfCnMNCTYubgQteTXhkc29v/z9vLYvh/RHvmJVmj1cOsXF1hpYAfwOjMMBmLqwBSZe0
EWrUw5AqsxBWXrr2tJg3W94EHySahFKa4xRZkRF1Qi+dphLba6loXkHgvNrrOrKr4COEYD0+LW0B
zj18FAJdWnTDDEtnW7eMvT1P6wvA65KVaIM9/0SLw4HzyiUXu0xMNhLZ9/9UTDE3Qjdd2SRDjfL2
uiSuhURxS4C/6KGm+uwMJpz4858HNC3UevjYuFvl08f5SgUqD+zOcinrI0R5c7smxwbz33Khd/Ez
+iqwbvIN6TrIBGz4mlpgzbxcQaETlnjCpMYpUSOhJtsX2SUk7jhZQnDExFFK8M6s3Ms3VQ3nlq0O
5U9WeMjgWGvPhn7/4bk8Q0iHITyWCGJyavbQnO+nc1q0Dds85f3u0NnC6llL5u+6PIRQER7DXqdx
oQTHEb7CtlsPQhBnweyzYWVbfGQiFtTI9pU7mui0JDxElmGj3W2GQ45jQFYXnAXLvgrtuz6CXMk5
hh/+cjeFaCjQDzfiY/vqYU/wAHj/2TRu5eqp61I0Kvs1CleYEpWUAz0X4umaVaoBRnnd3yLe9CTl
bDzvQd5MK8dKfs/g6rRXDmIpQb+H3nVD8i+hhmhyNfUU5JPnfsl5iEvmV+EXnI3cmIUYfPl+2GG4
3JS9c2+Ivog/SetOtIeMFYWYyAk8bRr74tp35ou7FeU43wXbsA/g7BzCPSuQ3wDTWV3KY53q4KCl
nKQdnrMkUHAGSP+BLqTIzyFTNcEYX7MPLkFJ/Z22JlXppuHWHAsEYfOhPnVU2gnyRqiT9nWYGgvS
Ob0x6U+tY7agl9V9YhwvhwhBBec35Y2lw2dZ7lp13zJOLTY+i8o9MfFigHTX6HJoiBoUyyQXP0XW
W1sgEZcu1BVfWYG1Uror534yRUkVK00q4n5RzbqZ8nkM+sbaO9fou7/RtYlFwbntady3ffMGfHcw
4eJ5t9PRQqwkdZWYiKCH+IDbsy7SX0A6wghogFra0ryQ682orH8JzGeUmHJ/v/zDUbXzBTKyamg6
5kg8OO9FkkMPwIPNhI/jXbQRXBTXZige5OcTzgEYFy1ZbZYpfz10u2gnwKPe49je7jAxa5Dy+u+d
7wqG8C1Le/YuyuKuG1Z+RVZ+zMfH+jHhtLf795dPjfhwpHeNKSu89Qe7Plj7uO5+2l/+tp3sEQB4
vJSIJ7Ds2/CBZxrEpSnkiQnfj9NL6FvsgSb6YSuFeFh5s4B848JadBoNxK+t4SKnHR5io/ryUUX3
U+jFIJQlpHeZXqi5FjD+96Wo/MQz054srAkIZzjLf/P5VSR11rSTpz4DPzd17tkzDC+hFs+ehrYc
C1u9EAGAIRmpgXt/Mzf1GGIhALzqNNiITbcMnDXxt/TvdLGUe1hUnu2I0GSbSVL0SDACgP9LDmwD
J5Hg/jePq2mKiy6nqXUQsTsd2byQbI2h8InDMGoCl8p+6+ZCpdQvna21RWgUL42o+I+1jHiF2hiv
1i2AJOZ8fmsThzGNUUEdL4N1mEtbOG8mddO23JIe43rzEFhzQM7uk2fYzNRXfndiAY71y1rCiTZ+
7YO5xefLKw9e+d9Df+x8MpmCB8dbtUK8NSdzLCTrXiqmsKE432ERTs0sCaz6XGTBedKpMu0BbJ1O
UyVs0pSbxfMFN1MhMIgGSZzghNjqrY/BCoss7K/Su3u/kGV4q46GtIwGw3FvDFj9WdvG3iR9p2tZ
/PHsTHn3RCieyk8QnOsbptUuf2abIM9EzedANhKcePxymzi4G4RtTN1wObx1m2gBq6p4hhBIRA86
GTttECQh548cXg2RCm2q6eeZye93pBt201k9Y7qdQ2eobWnKvc62mH5oXVcnTSUFapNNnauvTo+2
P2e4qTUjAMmZ/pvOcax5ufX2lTGvZn13DYgaoS97aCzqTqKnvMvflmM0b+lgtIsERwgDKlIT0dat
sD7lsIksQX51mMpP2sWcB/pH+ZaDE4SjAtr5SJCL7kQF8D11t2yTYN/fVRJwnL5YwGLybveU8sMU
L6aRcbY/nfTbjwHOQcaXcRrIAlz1DE1RXMGM5m0M/7bVTHESPbq+/tgoJR5/N85/MW2VA6ntcLHS
BXH8k7UlcMNF8etCodaPJ+8UbSMq/ygxGsaYCiFpSV11xTPvogbTznMtqKc15UsvpNbbBOSNB9DI
vBPGRu5qMfdVfUbbEfczEdfAigpo0cpJeVka1U3TJXZuWCZScvKVRU61QfkEmaBJl4yV+BwQpC/d
8WN1AbqwtwbyfVL2qhtvE5/cNOtJFzOBshZZS/APOAcQddRTM+qt075nO98RM8Nw2qA8+e2rCDnI
8b69BDgVFozNwgxkXGWiuKI7rsXo/brkt7RjPS6FLH50JiujLL3+JKq416Ihb+pW7hIEo6a/8zF9
3PZrNQbL1E3+gXX0zMyor887ZKhc2r4Q2AHlbxlb0DK98Q8QnJFJu1S779BmZfiNjZ1tiV6NdT4X
VZ/57sCdohWAu0lD6SOSLgrEYiAYTXjljoVbkdce0Wfc1lal3oxwBpfGpZZnt7E+tMP9s2eVND7N
3syXw3zLBQetVa0IUoUkR6THnIYYNjZnmplhZPHGJ5Np3m2eXEaqg/QXRqfv8rtM4NM7r6LTy8Ah
VhWl1faZGPa+nxtEX/Ve8kTgU2on+K7ZJZhIxXafecLCA0ultQQ1O4RbektRcdB9Aheo6LgG90/2
V4BrYUSsLuyX+S3I9uk0IaNkybR757q1wgvVNSlpCXd8P4rxa9CHVPGLdUV8uKWFxCAKkwfUvYZG
bE6TuKgW0dFQ3nbu6gNrwc7+aAfEz/5HJi8t0MId0ntQoEntNY9EfmFrHbANsWWqoq1lk7kUCPNM
+885oMmiTe/WfKqn4hOORHlpV4wgrqfuodVZN7rn/kSCnC6aY8YsHkjSz45O7/QzXp+m2GkxYD9/
kxFP3hcDZpak3/rDJFHzkWpBo0YrqQfstmcgo+/CAOltJAaX8MJMfaULu7s/b2YaAvRmxevKEeJw
QAWKuRIUdLqlfhcxd+cqVB+KttNW4qIdgWu0m9o9be4in6xlf8HJIazSpj/1rYWK2vTRkwBZDyVx
YAGdFE+cemi/pTPdkoheQcv5C5vAvh2xKePapjmkHHvFTU80u96sEdvnL5wd3VTAVTCXixUHdGOQ
JsF4WxMq/QYPCdFh1b1JCLcRM0pF4BKTz18Wd+qjOU+bgi59LPU5y/b1fObKcCuhpmkVNp4EXHsT
rCKvjB7r5/w8qaQ8O4u8gmDLtlNrCp5hUa4XzsxBHbiAefY2X9CeZWkOkf4Sw/zgvB1oc8ZCkWb/
LDkhHivBRA/5V0m+uu8EGP7Qe+7pP8KM+bqJZiDPZR9WBS4yqex3PZfervao0wulnDM06Kd+3/Yi
rNLex+2MIQ6buC/CARHBn4O7+jK35YAHr9bc/ROUXjj+iHPQf0/UiTWDR+XNt7InbQlVbfkQSoo4
ljyd4eA3kxO3c7756P5PnS82KXTHcJJWfjBBICguNDwlZuqUQakOZ10nu6u/dyKfOoi8bppJC0/P
CsyHSGl9emlAoxxXZ/Acdlk3Eei/+xVN+7c1DBfkl1leKGbZgMHGes6KTszGdKsxXXBGxJQbGJ6F
sHOLdwoGYZR8Ku5nKq/Jwfsjtvsto00JQxkHqtxphKMy0/F3aGkQDlAQOlJ2oc5FjEqIYm8EcAlh
YWzfvgka5j/rmdBuUeNYUFXEtobvVPLZXPyc9v6R7gVgDFOJmt8WWXW0zWrk8PdICID44T9Ex5Re
ItVNOpO5yLiWQeX9+f1VUTMFmSrOebOYCWIZ6GL8Nk3Z3+QChPwo3/YdgDQDJjgxwdDLbrh9fw3O
GQPCi1N+FBMwAgabXL6WzWMot0eAc9tYBdwugEmEiHyk4tbxdpfiTW2fODK/iWiL/OvijK0nDYEd
NqYB3Y8POazwm7C5EV796xFU/iPaAms54ctg8cGYsm9CoDuhL+SbQvz9LhbDfzeg2JranwIODxkV
bzkLR3Nu737uBWogGU+2mAFMmoCXDxhgbQrFULZLpDAYp70fPYgblNHuIHs7Z/gSKeQpOD6xkw+D
giNbKCOJwvYtYkKxNblHXX9jzyIeijeXnx2RwTU9Vkcsv/dNRCbKGhr+H7AIk+ej87K2xjdq4SEj
bEwSbBls2vYoXzWUNkETyJUGoKVnfGTrae5awOUflU8RFrNkajJ1Yu2fS4K9DM7GfNw3COnbdqu1
qhvtJivVjtk8A0AsgsycPswNYat/avHyBGN8wR63mFGY7bFEHKdZP8P82UqixC6gXJMr4mv3LrjO
makAWtzK6tW8H4Pfsvvs4+zhbHIY0zZvpCXNLgsrOPX5FdhIzTtPiraQGwKez/RNv2Dnnl9JdBIa
VS7/4JB67Q4bdkBYYyrTX2QVwBGEmK+p1nIGTmimFZRvDMtpY4sZ3uVKqVuDoI1Ex4PtEv0jU4Cz
aEoKUKxWEVppsGQ2FS1/ctEyr02jaHeHesovlZHdxsqFGZjeTvAnQ9kS3JNcvd8bEv4TzBWHdG7N
VxahfscBRUe88p6EO+cn9i3KiZmjIztiMLFDjxxqs4hwj5iYnEXfdUjebhcbQihYzQ+qC8W1/QTU
4Zk2PvOt5yPqSWgHKWe+bhcn2T/n3RW7Q0poB3jo3D2rPZYGPe6w5hGCDsBDBTI6efKgMhtM08+i
OK+08AV86TQ5b8qdAWEpIypQHrNeVVljQaDAXBZtRuRRJ1jROezEjqkcKo454X86VKIx5ItqAGfp
ZTy42UCi2nKnGCMwIq++vIoMxcJar8np8KND/7ADDIhvEHg93sCiiYhuD488Y36fHMW3hFw+odo2
zT4lRVa8+psZRaOnFTf1qPN1Y9iB5o4RA3N1YLuPM0eEklJjFOxFp8NMvt9MoQ/j5aV1Xczz8Cz3
BEp8t4O+Bj1RMdLKYQ4WIotVTyGccE9A1XlEUo+VUAYabwpu/AJewsOkoiqhE3a7roA2HApXNB9t
amTnWpgRS38rzzQyb1loYUynTdstqgBc/meRHrxJj0OQGplfM70Xev85E3sys5eeAdvVtlRdDbTz
TyaFgDv5Jhh485taIO83i/fJoSsIffW5Wo8Udcepzi0Ge9BHulaFUi7WTVi5Jd8klYtEbKSIiB7n
PafslZArA6MFMu/hRF5LqjCdIc/VwJzMskFxegriAQm88p3aUX1CzBeVs7WQuW5LEQ1wXAeqlL+Y
+M9RuzYcjCSCE9qAgwJFZok754MPgp7Dhn3XmJ8o4F6QYn894RErIwe3xzTqd4LuggZQC/DoPHyf
AiIJmAClN2VzEK1wGyyv4nyDbynDwd5G5S64w+qCZ5XWTbqjROuSW3/CQ3JlOPCRQkziMVz79PsM
0nkye3O1yYfWYCJPqfSOkWqjn0WU5oWbPrKe8e/AO/oqOEz7/eSDeqiphzIaoaK0BSMzGmg60Wzs
FxATyhxN5xXy8AgGfjWiAH4Bh7vG5NXTOFA9F2DL5GxbkwuoptXQc+0pJsMpEjQKsN1ngS+tvyPe
Y1LCc6LKcW16vIGd1WH1j3XnFykDEKj/viMfyxvB/o2kbO+SgzuOU74nKBCAXni9hF/exWe/hlrX
LwqRyAGAyg6HvXSVXtfcXY9E6Oe3UT4ivmKUJW+nX/j2wuXjIJqaTaccCcgmbvVcwe0pv3jlhjCQ
HH6SNQOnIr8Ad4YiUA4EbMQ9sgSf8jqZpJt5sttrhBmNk2v/8kPqMv/5Sf07gCp79Lc0iJcw9TCu
eVUHOoDTXW6yMdqHtpUK5mz370A+iXqtQIveh6PoQBMwg12mWXlSVsNJQe930Y54u6OIdcUGT7Lh
aG2iMG15xGl8p7L3FLI0noTiQUoEGHS70972BS+11TR+m0y1CRyJs5X8JAkslD9+jfWKIfgQlGsu
08FUgzat6uD1FZQEY1z8cOMUiw+ftn9EL/R1fEOw9z4hZoIJTDG5uaus1UrdEYBe9tbnmyZ4AQNH
cnWRJOh24C8kNDu93ucnyeHMMonAPgVXgPS1FUjW2PPkrvp3L7Joh7yxVLEcc4NZd/DR8oIfUtih
qN+7pIVS+fekD5rlMUpciLtk3Sd1ob1n8J+hfXTKuOKqPp2eG4/0SMtK6j6iwVCXtMJY+w3xl6bu
Uaf3xME6H0JV2/BJdGjxyHD0MrMmqU3yrYvmPyGQHz4JkpJ33Mjs26wEqznVd++S9T8MGEQao9/t
LYaGWPyiHFNM+3wjqTQhjxRSquJCUAGaziMVKo/rkKggBxQuU36lLhsRUckv5jsvQteoEcdIqhJK
8a0e7APn1QRFKjWx9IPrhrVVljum9jvrv++EA4xE/5bIllHrbf4l2YzdPYAzKqO5rCp7buDbZoSk
CxN4xlr7tkVs/OyEWmyaz7Pg0rIEQvft53//K9rdbWuAo/s+ndZeQrtg6Qw+QoqFM+gK83dqOzxn
Szy/FpSmwRq3btLaWAa/TWTXv+AcuEESe2iYuGNAteopQGZj6Q8T1GgRPU2EgPs7nsGdQ6/+FE4f
r5f0+2o4a6VEOlEf5tS0JFdvNwiM/ZVRskYKzG3Ttwn8cskeyiKhQcfG0RUidvKHr/0zC4xKrPQf
QRN/ng4m8Vzg7hltXU/WKIglq08PZL2WCLl9Tskt4cYJWamaXxmYQE3eqC7HqHTAOa4uGNa9U7u7
Age3b+gA26/pRRlQguwnUNkmvcwbephvqnCV6/Nlzv4ryGNHfv/vPaOVNiE3AgJkZgRik8SYV6xd
jnj33KywTjxQYqkXziImr20oNj0k20wg68/rCnaD/MOxBjbtlYWaPXRnUYzwXKwChpt5PA8Qte05
+re/eP/RlC/fUY+K1HZC62xocl2RumLVauiDUWFzEX/7QaKLYnsauk6mUe6DA2phgU5cFvaDeYbs
VyAbCx9RNUc/P37mFhyGiMpm8yaMtuGLEuZHI6uRfZN2Gq29fqdwmnwVsHgN8w5ONLQR7FBPCT9M
0axfyG+FyJZHweV353pYWKaM594lMwAHIwdLxH84daJxNMdTooTDPjeC8fXjLALWrPEpJYWSQjXG
OA+NF7ziks32P/OSNyT+0mzF5jwdkkCxUp0OHNW6nqG/OXDQ62qrQiRY8A+E4sVJtwGN33U/aE58
Kv62NIIQRVgFsSJEOq0cXiHnpUpxm0pT1wsXWmMDG5V9UpoUgxHYl6ID7uekXZDIRFKew7solLB8
meRi5fVvKPZklqc7ClHMZh+sOmP1OvV6pFsW7j41iRRGEilnbthSEfjZ2D8l0F3EBamtHEfKjNLH
TY0fFvsAVvs63X26RzKXUHQaMgInM95WQEIjkzS6nYVvnY4D7/lDt6pPBUCc3PimT12PYqB/5HRU
W7rOsNlVzhS8GeRl4ewoEk3+VWDaof6YG2mJQuXg+cC3mqDCh21MpnUKOGtO280vvPHI8ltFRzj/
jZ7qTHjRlTtCM4VlQskl8kEiFt8eyQ8TuAODvMIWavuDFjfbTVfa0fHmllXkp6ELWMcpPapseuh6
RBY301nwMRuffFkkgzg0P7uY2w3DmPpajnmlohnxLueLeLKBqmvunHbhAu71EVH89pj54Nsn5oyE
c2BtzyghtFrnFSzoHfckqwmdN9MRXWUTMi5lppwTzhTUCgP6XHg/PX3T0dVgQsw2Fh6pZI+a1iJq
5CfSduVwffjCfKSZMQgGCZ50AAh7ZcW+tazFpXz6pHd4kbnCHmek1YNIcvCBLU1/1Wfc1RlWE9Gq
sBqP2kKPdao7tXPwqJwxHKdck0uVOFilbuKP/3P7PaEDTjLK9G5iEHRa/Q7jTubWNJpooj2jHEfA
p9gKjxtURh9ViPbr6GfjQh+jeyelsIMQCcnhiK8FrWJ//vg0fbJm4wG5O9qblDv4PfN+1r2NEPNI
G+U53KGkQT/iEOmrMxynRiPtA4AKlyojv++3J4RoRo6Jjq0umawRRD/pqCU0zk2YWsIGzH5kTXq7
W05OQkl/et6LcAlKVMTbpIC2ftWXDSYANdThbY234sN0FXQtp6CLjv7ZI4pzn9+tisFNNUM9LOQU
SZgmPL/6qBj6Owj/QtsWF6tteJMyGogukhlTuRTNwnARB7KG7emhGf37fjM6xD7oCG9TbVoXZVCH
qqqsdd1X0faX4XhQKJOknE6P/JwQIo9kXZ62k7wtO3e3If73G9dw/Iq9BL8F7V/GwSYcTffmWC0d
+Ypc0DkhKzOa9Wi91I84lNgqFLiVOSwcuL/pqVPWOI2q3RDIRo+US/GqSVYGDQb0OWxV0TbYXFDR
78AVKq5Kl1zdkRYa3d1GLHwMK3wTRU9N+/09dgeouUzIiCIYDtC2P7Vf4NCNtzpG8uOisCIvD3A4
vdtnMTQm+9lwJAvvck6aOguCH1WcIuDvF5jZBIcftxqr0ayLcxwv8JlOjaRrn8CEDJsvipJIJn9V
wPAVRO05Ioi2FB4O6wOd+Ojcj8Xy+W6++04/aZfyApsqClFZb2v9a0IPAknQm/PcMyTeo8/rwpm6
E+WUPkezqXNJruGAm6gm3IZOUQIcMBEZC0e9wz83h+HD67oWdGlh7W4CtIe5dYzuSfbzBMVn4Wzj
8Bh6dD1nuPETD9Wd4qnXmY6u94lmCEXvM9pdN6W/n3ZBlCYQX3ATZ0jA4Z2iXcISWy1zddExBNl9
IKidK3WfgYkeHOXTOXmHKs6HBkSfLofbJT2MJ6+fD04s9duSgPUhR11i5iaIqgzTzyUW0xJu+II3
Mu7hDkln98IWqq6Zog/EEMOb81ADzZGkYeFVXc2e2Yv0oHZrks8gNcyoLT1IwW1qeivmoNWPv5Xa
LuQFooyRDr3rb9jXnXaIZhCOYfcsG8vQb+xTvnpelNjwoBRsjTrOk/nGorUK7N+ZECuTGF5BO3EY
fndGkdP7p9Hay5z237kJGt/yuT0I33Yp8eUp0t6RoNQNPCmo1rqg0Byu+mWM2YPVVlriEMgmpyDj
Kzn24RpP/3c+qvHGcLmAApLTJoaTZbJB2DruxSw9c1VCMEmy44Bukux+ix+aRLay+0uXSZ+olSZz
m88n3YNI4jnWckJjQzRyWGvboixidCJaOJ+culGzR0sJ/5nTtKLgtfLOWiD9ycfLDv4vsiX09xrN
eFeZdgyAAErrBMFGD5WGoLXVETCu1aQQ0sRM2eoFpUQt68gCzSalkoESmTm6EToB77BsGfnIeOMK
rndgKL3dNohZBw9mAdb0GeVvauyChpZt1F9I23v+bogUZQp3j0tmcyE8xDm3HwRhqepIQutOYMTU
tv1Z4In5pd0yziKBjiA1qGmKH3QEgwJEXdxfDgop8flLEsUQoyY1+RXOWNazITfu7b0m+fz9CG00
l8CNHjlZZTSB8PYgNo2WP3TRUUisSEOzBsJ+zmKC6kh1j7KWMYB5//67jj/zpcSEel9inldL7VrQ
0RuUnR95+bonpdS/9QgbGcID7jnQk7H93MCCNQsYtocxvvEqW2DJnsUuLU4ETeXKR51j+XYBQnNW
MjMfxaL7UTFreeiph7wqEeJAC88fFNTj8MWIyXZY7/AJMcWeelOzO4W3muPHLf42Zbv3bYgbhUi2
U6zW9leiO+lh/ZfuMQhudItR2JAmKf5bxEH7S3aOi25tiXU73jhGaYlihIZELA2GmrmFACmMV6sf
R5qhV0/nKb+U1gO/p3NwoL2ySnvrlVhrbiH/dRzIfSyWM0wjCYSv906vP0l7uZJrTA1yjQVawTHO
FrU4F++1FpA8//A8sdXJdN37qZ0Mm9XWFHOI3wNSmfiYrVLsjXpwkse6Qra3/EI3w+IJX5d2Hx/Y
Yc53KxmpkcpMLc+lFUbCModM5cCuFj+5pzdwz0W1la/IjRXh04UM/rNNuCkQhclctp/+/lez+qn1
A2Y8lZgAA3RIQv6/5BJIkn8GaH+ic8PgcODKYcfl5WVQ5EpP9pj+nSr1mMOwZx1BCXL7wiVeozLO
BkCBNqRiUDcFFkPbmB0qDVafqZ35/boWyvQ2YGSy6N+zBKDNhY+h5c1twn9Oh2lkimsf49EDjZcr
5xnYxzT0OoUrsPE+dTLScTGItSl6dQ5AmZ4NcogJ7HF3IBubM5X5fk0FXwAKKuW7vEzEG6kCcMmG
EDsl1D4tFeUvFCaoq65CSq1O3JW81KJe4SwkvgZysGgULUhWPLSq9nvyaLtOKm1nugLmCizKrmqL
k0SlJVQHRNfj3KByt8tcizJlheUcyRG2iC63z4aA3vGCpyS3PEGifX+s5EtP7530fPUZbqpAjuX/
EPKFEhD+XIrZVZf6vyMHkrUel++PU97tawqbcUxWZnFQIxzNXh9KeYY4sAohkyNeF+P28UspaVNL
Kv62/h6cSOMm8UVOG8vaDspVfvuMNyW5Gt2SYiRLFIbnO/N3z57IPz4YjdjkYMc+CPSIOwW6u/GZ
+5xXNBQcGvtgUfE8yHFa92QpBUcltPfsl0E4WykYH4LS70tIPEN0C3U6gpsf/PSL9+z1MK6vW3zG
0T2jz/UjwM10dRfy8KhC8Slnj26OwQLHrmh3Khg67+66xkRuIvxJ8ZV30o4LBvwyvUUma5ZLcuE9
KENvSR7jDqiV8+tfpUf+1klWc3eRL4u/DL4pUYw7HGZRnBH22eupcH5Z3srn+MPHIzTGZH5nlS0I
XPJt7k5vQjW0qpeos+wPjLw8PvXYxnPCN8t6NSCadEoYtTsPJVcRUEzzWo5Ij6NTFuGjOpVRATcI
CbSQUQMK7hvlzJqagPVIDcszCcsR8dmeBKzomkda06sx6ybth3d2NxjuV1TFESGu3bINo5RuqbMX
cf0o1agIuvkiS96HFMy/DHx5H58hBOGUMvov56ww0b4Y7Ma7qell2vzIsq4A//bjPUBR3J0auoCM
rJ8loDIKjTxfpBzgrHcP+YO6aUbxJr/64tIZAkDywJV3E+qbvi+Q1sKhsCcfS9p1KBPm1b/Yxtg2
klKZSi2K6pRXI8FlGBctn0HxUD37g62ByPLAlCu6iWFs0Sa6T6+wtFmmr8gVAvhrn3WeE9apObIx
MQuMJFCMlcSDlmMENhNmmw8sdePTBoFtLGbmoD72UDvdHw09fqFuD3XMAGiYZVCNlb3QHq6SBNjl
PFwf4/nsjXSV+/Uh/M6BRJpuKLlsPw38SWwy8zeoblKsOh1aYgnEzPCHiRqVAhlrCvoK1I1p+sMh
85U429UtHnSwRwzpEMluMAsDedTQqyG6fh3DizC8MmCKHYLqY7FkdeXyKfdwSmlMLQpdXWvarJqy
LuDmTtJRaw+rX+b44Xjhf56J6bhaSIcEQikmxhKfeZpGs4jUWZ4noosfC2w1b2aDnHLmXOEUYXX5
yHuthXUmm9TvI3Bl9a6ktTjBCWIm9SgEJiegcQBKDRmXJXfbigTkIeQgRxB4KlQg+EjV9nUFQVgG
j0LXtyE1yziEln9fv/GqTVHsW8wYpcLTjuCm1DRxUKeAOUtHZCWOkwZEJwyk6XFTekkpZCikRy6Y
zMAmN5UOAt/iHEiOfH9pp8lZhL/YaKfAHy5IQsw4nL+UsSbFXCDY0RcONHFudB0wj4WdmEy2gVGy
YBjJjnQw+7F9Tu9Vg6K+kmqwQwFdKaDveKIzWHQc9SNsY7f++G8rBy46XV/LVaOt8gnFvb/SVq+z
LbxRc9YoWHy4CuR/8KCOTfnSEyB2S9u7+NNRIXWb5Tj3dOMx0Fgl4Ti3kGcF4IGz+TIsnTmzJUXg
2iSYeMq0StodLFw8JQ19p7fhdCexfBlyyRq9mHar6hESutcbptAil1fwqXUYMz/chVYU/h/7plnW
8y4sbrAF/KmneK2Eo5xxyEY/+tEyvjXI0LlyU8mUa+LDfAcu7Rr/YlFTNrgfct7ztBl9eBui5P2t
DXM3fMf1F11LoykFYcxXejNc3y/rtaLstHP7yUkQFK2Pf8dn3CGfZFYJ4DLry7TlI/z2WKUNDcIG
BmtzP1dMtwPV2mVg77+qtbyUCXPxsitjt7jgcYw27x46h04iNf7lQgT0McuHbt0WuMThRp10RwOY
SRTKrYU9v9VS2yojfmi6n8++fv0x+4t0zVtdK/w1RxCUPHQbCJqYhUqiRyZUM+N4JmQepBh1u0vn
2yMdfytYR6KGfOIBrJyZSci2Kx/N+dnLYqoMhIJeWdSk92GA3dUs1DspQ4lEyqyC3j76Q+8u3yxZ
5+wO0f0VoZRylpOVIaIDC6GWjiuEIv9PpDdYXg9rtuTiHacxbOxwozHire+lMyqB+1lQ/r8uENwk
syCktWpeDdCXegR/VKDOjUQ736nLcUui5eSvHZI+dXeXbmrODPDue3G1Ib4IRFWkS/pwnHThezDy
ymgK2nL67ebAEWz7ARGx2vjBZmaeBFJXXuF+LcY4ho8l8dRmlZ1D/m8HbCLKg+t2mmJHxjUqksbr
dt+zpwCpbEtad2YDE1y8z29JzRdvmN/Y2nRCsYu9lj9NaZ0FcbvLJPUCcQlGYZSQeR8WOUVkIvbO
ggOzpknRAZVpgpFFMtXsvCNkQ6A1G+CkWzTsIjfmZUGOme4F2VpzBd/ja28II63jPUuGsSENu7Nt
G9YKN660ngqvLFAVKOjhUWmhsL3eOpQkcYXMwetLJJ7Jvam4P3LyHh80wWVJD/IuwYpn/dBlPLBv
a/cA/w74LsO2XDhUHCZelyTKI5BHU9nFSV/TGZgXyXRewtjOd7rwCc1H164EQ389MZSIn9RET4ny
/Ug3c2DMYRpGyBWi7aqOp56sXa4TSCmzQqcC1+5IgzlFsR+Xe0U8XdBHBgHzj7sZWrc9EwidxF5A
htBnLjsC7rWsYT9Yks84FP49sL0c96PQyKLlKbdzvpgX9IwkYM3BjKotsW4Un+PyOm1CAomfmfeu
J883ussOSbX3RHgoYI6zyv72yhCzFAIjCM5vzltLFantZgWoSN8fSz1LrfB/MhdjAESL1xRne5Nq
S8SigSn3N8DvHR03AEWwCt7ZZZwGWkR+npeXJpey6F3iVKpZwV2HAjmDfe45OWMCOxoITa7R0D+3
vswxwJXVtSyyoF50MvdpXaWD1HZcHYV2Yi8TRuluYwXBLZYKabMPlmQVE+lgd8ZIwE3AxV6mwSZd
GRM44aEl+WDMZze7Q/aCrd/4Juh6/Cvr9zg515ymNgv8Svyar4X37MMYb8mFX6xVgyTUR/nstEeU
rV4/lzKM2ofmSZBmx6u0yy8ZeRDNWr6BJQun85XsKCt08mcy+hYORctZMlnjhzBByxkMU2hHHMzG
E8F+KXzHvl3goh4yAfOcb3H10FpE7g77yQ8g+k62t5oRX7zPb8vzBJiHR9ynlCq/rIChFM8uSgLK
TR/LycrUhiWoeYoBWYV1X+BZZkKPHiTpj+rOEQrliFmiVM/IfNEb7RnoIr+VM4X2XOgMpkpZKVqS
BtL8u5KS7ed1PPYYNGwYDu182p/IGDJs25er1alNiDnpImRIix3nnK4dw/+Wpx3yudG1rqArTd2C
UatUaKhwo8jET8suZWNabEhZcJg8ORPC1+WOHtyKki/K3UJ1IuRhT//tLwikacRptcOqRhB3kdGr
9b0Qo3fBNMTERaMT/kxGNrzNi7/NKLeGT8qsNmVPyrfgNgcEl0X1CYbm5ByxfJ74AMPxD14N2ZVq
ZhOiH3cnKGTcgeT8KQM278T/Y8lQdTYY9A60lsZ0ykdJPGMX5h2oQv41YiqX9S0+ZylgyE89gLOt
27zPv0iDZXZ3Ryyn1Zk8Ofv5x0X5NLDex9jUCX9tH1Ma2A2DtMFsCuRwTTbL9ca56N93nCZQRajZ
fi2WkmHgmhEjDRe/k/pDn+1tjHwswTukZwUFyN7nk7bK+BdMu6TgomlLJqGFRCzFnPjfBlB8nIHq
b7rA8t8Nu6cEna1N6ieeibUPj+YEh/CTmmvm0V7kVm/J3BahSKcZB/Go1XjIYKJR3d0LffU0W0fY
tYeFt1JAtBpDbXa3mBbTTauTzY6T2MCaP8B76hPqltYRVApFlDrU9WtY1j1xDTfhK+H6kVyyrLjX
XAkueTsMgtHzMus50TJ8RLRS4LpK1JhouBhND9wEdUO4cqN2fN9ukFwHxxDEgr8KpGD5K3FuFqI2
X6/jjEVpdpWF5ls2/5IbASMFPtLLJCAHvN9wnUWM33nYgnfWeO3xrLZ7p5vDmfc74sgz3XD/nqz5
z0qRn/sdl4XT/uhLuYfkk5TLG2rh0vcDIfafjA+4YKjegyyljLCWrDrT0q5i8I3BSQU+RIyEjVA4
iPHLuSUPkO0PBXB6NbhDiwItX7MiWvv4wXx8patSffrxiB76GAiW8eGbY5rwF1XEkpNTbxTDlZWL
13G+Xh8S4nFmB7RPOzN6K173yxRCuNXxDk563rRBK2QU7CfINbn2SbLHXFVLjA7SnFRLb+CW88cr
YvoTmUUtulV1qjU1N6UNiAaBjnCarbqHTdkGij7iDLqvTy4J9T3n9KTo4x4bgWewG/dei8Qj9qum
zfdhap+JG1fUsFUkdcAyeVP0RZPb9VXFSKsQVK8Oppwns41Cm7Wj8RCVI3YnGdD/ubSeOPAqecpu
XyjmxEJUbOyoArjhss+yehQd7kOrTv4plL5bN8euSn9zXFS8393wjJZpWW7z4wFJpPbEzBjUWQlm
aakGVbFq/sPFDLiKkgerI+X2XqCUZfxXYo+HKJ846RB+xsutDgT8z/CeQZMB8nqZVn5M5Zv2HXu8
7kViweXxLSn666U85EDpEz85X6wac6H70+8uDDXIXjZiW7JJFnKZopchlKpDq79cWhe3Z+IAuqar
9/+7MSFgqa+f9Mq/FTKkdEsiLdzVCICxkmRoBA7hFqeiJ5eBZNo5hhseE6CH4nOGGfqC1bSsN54j
touwCbsfx9fMVuH0tvP0Z7iu0sqZnliy6mSm8EGwhZo/L7EZhit1tf9eVfqM+uI6JXhbUkSgBGK1
GG0sWrum8uJMQpbD8KRxpmPQa7F6NKhkPgaZrAccIFiOW8F4YQXurZmUluTThNdoq6V0Ipx7k3WS
1ij3LdJuAC6hSnnFfa7692xbNcCvFODDR6zALIhSNMX4fJVW+LDgiEcfQeEEvFwTKm7xG2pBT+2n
KXXTUswj0GeKAUz70m+DkD6WpRgrvz91NV5aG123fssyCf1J4BSiDpS5FQsnM7DulBzLy4t0iEjm
6uAKK1bNxbm+6JTQpqLrsENa/lc9Vmj40OZSfD5cPbX0f9uIr88Aw6oBuu5+QsfCF+mTk3JWRhWg
SkSm8gejLCv6uwFN/CgaZCWZj+sZdvvhjM4yKVUiRghXx/IsPF6hN1B+jGwnsu1Dtk01TEdpi07n
Y2+1QARUhbkOD+2cgiAxEop5QEuv01rI3Lutxniwxnl8c4Wk9Ny1D+KeQaS6MM7JXK+sWGkuU7/0
cXMzxZjSHtzHyMtVIk86neiBWoGLbdB9l6ryEcEnlHYAvDUKcJ+NHp7ETb7C2ZTJY2kZHo+ntuF3
++epzGSA8aMYaYSP9D1ohaOmNCV4mR2kJsBl8OgTkLIN5yA86kL+snOEveV329kCU534l377wh3g
LE+tgUP5tQl1Y+v04WBZg0gA+dqFm37FNs/+SQuEk3vT4rHjt9YNoK4jS4HdDDNpr1sxT+ugCijv
b0Q4Q1j0zZ7KZHIaa8Q9SjLAihA/1lNVQDv5J4Z95lwq13hrpIc5TmOu4EMih8AMeiYYETXgQHpL
zhTnhuKvVijdN2CXDSwB0RvC74vp54L4N0yX9sogg5aq6c1V/NoCdvJJiJPug4KiR2oZ3Ap4YHIH
NqIcpWgiXxq9yC1PeGMJaOo4rKCmhovtpVDrKJGa3YcDojVp3mUESAM/fiQhvSyuuZrT4wzHM+El
gn+38jYfZNlXqWfT+XVi2DN20FXI+AJJKLsJqNeHK7QC8IdHDz5C1mqr1H0YJ4O4JYx0kEWpJ2Iz
KjlGS32Milc1znPfYr0VxjyjFBZ9FBn1fXMD5QmewrSf+Peyon/9w1B7JM7RvSwpHCssLUq9HCa8
E295IL4O9NyckFe8v/D8JUAJElFotFa/ygaeJ2AJiP+uiwlUcR2m085bruYF5HqiubTrYWFuMhe5
K8DjYOHFQ0Tl7OmYkLhJt8VIgOBjnjCToVqNwdEDgwpUa1bOLjIefKPTXAGOCMLqJuiGdzwWO7Z8
kglpn/w6G1G5F1JvzMxToui3TFpkftfXchSRVr1wU5Em5zamEiDKwPqB3V+CcMpfXJ71nhEFpe3+
iTOJs4lLARkD8Ug9jFR+5mkZBJ4ozF2aHd/Uzx5zKfqatu6G1rUWnvJBMtgDwPvMVCErgf2tpXvS
ZwJJ3akwbuwUWZPLJJIujVf22W8ahrG62QkRlDyKmazo9xqYpnxnGQpuo93K2Z0PM/1LVMILLkDh
AnncjazCjXaAELG/hmt+5shcIVVVXVh02YK1nHosS3NUX6NVBH+sNvHl9QuVAwvTAwoGLdzgXcTb
7g9CIltM+GPHA1CG5hO+kpfXV2veMNqgPfzKd+EREIjl1CBfOHly7mCz7Zak3mIu0D1mJwe8b2sF
gw1CCysRXevDJZTpu71mClXDnjyewamEwiSDWWqOsxp6C3jAj9ebd9rz4knGC+DiCV3Ozf+2eE/g
W6/FY7s24FK5RixEgLEBY8i7A69rre+hd14AenSJ10Ge+lyiOuqaAj9uU7yspy3X4AsQfMtCpfae
jjCXAyXZu5OqxeN91deuwre/+abG+sXpo4gRf5IqxoRXUMB7oyNSKWAzJixbrsodIopqRjW6pjSP
uNOxggLGrdurOJHHFYU5KtN+4lu70PuFPtq7TD+oRrdFA8HyuSe+ZzsU+MxvbptFGrlno5KbOFyg
lK7PgKs0Gfaxv95gjXCGd6Njx+AuO3Q05cRYDEZUX8sAfdhYOlngqr6H6VtVaqydAoQpkuJbz/hZ
Kpfz+5DeTb8AoznBg1Q7cIB+va5EiKKA/vatNRJFVra+EW3v7XwQvb58WcleWnAZ41P++bX0e/M4
ehczfuFhwNjYPk+WUIZOOVrTva3LZrKEYBgYk3GO06XqWng0NMlrCMBEE9fawil17UA4omTG5uhC
8SKZSKOGTSsQMbvrRxmz3I6l6es8vz24GKOQg1THRBY6fvKdlcBL3GoG9CUyOyseX0o2jgM5hPF+
l5k0n5bdK/FMvRhrE5ko3oCC+vqP8zf2UvKTpys4DInbwFN045Bu25pwx5oNzH+HNArTv55F+Kzl
nsnm5YZ5dP9ZrqeD8k/aIco4UnLlI3fVvQb8Lbt7RlXDmqag+wibc2vXrrUEwyP6iLHRqY5HseRY
C4atYh5vJvfDxKHvTwW53ymgW2Qx6Y70UsaVORDU297W0zRO02O8UGe2h7ykfr4evruOkbaDXWB5
+SKH+juWByqZBDn1VeNsl9TVPCk+V3Q1ztU7n2pb96KtQs3WecQkFKLHXbihzHGCK2as5m0tPSjs
Oh18iPhM5pmYBWYF78amLWo0MitgBtn6SaTIFuGJjZIxruvraHOblzFl1VakScP1+u+ybXYoLaJH
QW6hCzDORH0/E0nujwSgVqNeUYkvWb1UGGU+y33LR7LEAHeuDNu88RfUFpF+2cZq/58jEmOURIPn
IwpYcAJyVp5n39b4DFEDFsSPuTL9a6nVfMa1eR+QqVvOQ2ajrP7mvPGxRp+wLB+82Pml36LuNi3Y
pJ2j4KPqrFOOqBKcVJ+KOE9vLV4zlT5DgCfCOo0vSgo0qCPDGkqgt3L0qs47OQkIYD0mtw3Prb9o
Yj1kAfLPFeXhRi6zPa9qsD1hVZYcb/wXj6MlDDW+Qj9XXgG/lByVNF4Z2QbCJTJQFCHbhiVYnE3b
JFDGI26VgBtEThm2ofA3NuMjT68s2c+oVDSdw98n7I4JnOLmYLO7t7nKIozsyPvz184t+lh1YJO3
Rc0Q/X5FuX5qXdESmmQ7LPVk/ugnbBuxV897euYmIuEEliai9IMWig6lb+J8zOCOVD8wolt+p+0E
knzI7ZlzgprKa/vDcJ/aA1OtWmrXvcWYB1SqEi2fT6st+k3qYiy5n5+U1YlXD5V/JcTVxGVOt3Gz
xggE9iTeoJxD/ejsWLdCcjRwZaYfLqnkSq87hpmz8EeDlnV1uLadnsr0AcHSepGyvklF+2AEPRBv
xNk/I7ASu4qm/dYiIwVH8gIHiRDsisIOIqtNeGis9PGVWG9bO1vBa8v0wsbFF8zIxpllqDE83nKo
T3wiU4cBIAe8mc1fwjX5Sc3BV6wmFgDWtGUobJdAlYqyif+IMndU7S3SX++Zie6iQN9HgaCOn3PF
rvGBwOBFW2SE9Pz6NVgRncbwe8Abat6x6tM69C2Z0DDOhZpl/L2fE3jfCH4OhRbPMRRbxd2EgEmU
m7hAgzzB6ZRHrs/NL2XUqXCU40uW1pGvxgE8JCOxz1M1qJqmw6MTK3CCFlqFQ0FymD6grmi33Kdw
zRj96kn8z1KwiyauHlP5yM0oV4B7W/M6YIFTqSwk/FedKGp95Q3uIjGOMhBGa1Wf68gWSJmmOZvq
gz5shBLLi0gJrjI5qAw4jUlJ11VE3VGKhbmp8FFpzbzKtO05SnyTQfzVv2g3cjeMlEnzIJ9J3ekx
a6+qYneS6nT5ZXWK6DOZ/pI2itAaB+t+e7PSH5NKxyLWZVeqHs/LWqvh4mZVspZ1Tw22xw8Wly+a
1hXVhcgyzh1qjrwSwzN8cPE5xTXN1gRcJKPGAm84MuG4H01OZ5IUBkvU4MbFRqLyLydj/LKVrU0/
irC1N55JyabwPtMp+e2HCBwMGA9DGePWepM/Zj3PwDzKy1eVJVw/EsrldkKKlx9xOF4t9Q1F12Rt
NTRYThVwqD0yrh6L067o09rbXpXGUOjbjZHMZrYj8SSnhDKn08+/vnR+IUFQ8+t09JI5ahIitdrL
KMqMG+kUMAVLMV9aq/bhK++ITqTAHe2Pz5eg0pTLMG1t7ozcuC7SyXbMG/NkEGBHhEYxPNoYgCoP
J8EJTwnwN4767pVuulhTb4WsCP/ZheC26P52DOUER68lBxCfhnDHlD7a9bLI7h4muLIt8Lb5bbmU
EPQByZL2iqA2qKUzg2mqByT7R5YpBC4BFVl6YQtWVXAI9984tNZtpNK5hs1EfQIHe5LZ4L4hLoIQ
kp+IWpFEYTfbcDhkZE1ROjWZZRMbM3NWxmhWJNk2o5yNyxueQFL6qyqMk5MZKtZRT2VPPCervxE3
LjLlVmkYRbGdTyVcjN00f8a2DgWL1GUxxMX4xcCgEkWjuNAxLxukosENw0OQ4n+ys15O6N7SvVQC
dcvB75VUOwSwIqxYgTyZdFRzKJDCtLFasiRAuth45Jg3kt2ROgZrUMh+bEJoN3QRuVn37sDoL9pB
+e1SFF18m7LAzAhgzR5hflPKcthkgEAvTNk5vm6iJjZedLCoNM98gFUwAY7In0+8wswmVX89SySf
5SCFtn1XrRz+h+xiF/3foTfTRAYEA+GY3+rhWwOZcHpkyEqD0BGMJvqgywB6FRTJ1sFqLpSlWS7X
5ZK2vehPzWVjA9ZLSziWY8lESDJVu0msDzC2pEmHSI21MFhw54FLCD2T75kBw7LZOxPV9VGPPylY
yEaoVlQpNwjCRAt/a6/VtBlwAUgoHKgMUgLwLbeXOZKOzHQTG6vmBMjLgVnmvcHrDqnuhAEvUmBG
qhND08y58pgfDmQ26j2FTYA9yX0CaDkGJaakytkciTpJKz+KwTfbf40Hg50xiMd+DuPXQXVrllIE
mK9Tj8B69lI2NsFa5Rd76S+yRbzpXrndoSDvb5RtCvF16Tg/NFv1QfGu0JX98okX54cHlrkCshxK
1T4Np4IRO59BHq48SnTdMmW3GhrIBlHqg7JKzaraGr5oQ/04lCIL/y8XqXIL11B5c6TRoUz/UAiE
DUnTKwLh+p6ViDAjmKJtBN1ymBO0GuQOL7qeTJEXM8BaVbvP5tFqVRNPPEm2dJvjGadOD31DJqQr
Lw0uRZYfp5Ro/fu4xrQTxTM77MLVYJo3o9NZZuQ45nQsgOKP7rkZZ/2u4kzmJ1YeBdM8wOIFLGgr
AeQM5P3IUZOqamxFTp5mNI8LAaoNBVIfo/vAJUJvKyXEUI7ztqUwuTHDssfNHO8etx588dyOgzlm
VF4O7Zs6b7fS+bfLsROHg8w+d+RHBxl/BNy2mYBC0q+oGlYY2VxXd+aX7FjbY4KvGfHnU7ukYcPg
l6w30Q08EqmruFyPh6XfYX3MpnQU1jHlwaJd4OcS4+SP+Vk2lc+AbPl62dOXtBy2Z4RG0uYvE7ot
m5AY23b6gdzZfdUH4Zld3VwnfdHVnEa967eqjIsak/4OCWxtJX0TQEBA8NE+bvwr/xCEciI9BPiy
IOlG3uGBYFoRWUWpcVq3g6pfS/ESyF62Mov1VTlFG93wUZSqhwZkm+FL61ZFqEDePY+5qqTSTnQe
8CHbbwMQYVl9qDm2KiX7pGz1yc+QUFkzs5znXtbu8WEFVS2WUqwoJ10eHCJ/Lwnh9Emd7dHm+dHn
AqM0xQmR0uXlR+dzzoNRAjsrQS4pQ/NzMO4Y2Wx/wfh5L0cvgwrMmvv4ASq5kYyvWMGvtAkfO4rj
LaEBchoOOF5L5nVl/SGhfu1RkVvymuHnVMILrWL1xSJb/ITU5lYHyeoefIOYeJYyk3dGg37MtuKv
HOfJFsWDTj3I6VNGiVJGTFdQFjFZ8ozQnUV6yABb5Q5nFL9JVHj7/OAxrPHqEPvhbZiX2mAFkmGA
ou5C0hyDYZIo/3BlAcB2iT5jafStQ0GUUIwbW1yF6adihwtI38k2eRq7CgXk1EZqfgs6NMYZGQ1J
K+rymHsjSX68mTSH+cUvJzsOcg8KwuILUfSmPkVmrgOv7yTatCzmqJkdAWJbNWpNaOCJk5Ronr8H
h+LeLOAN52mZGiB7mSL+syVqDHQZ7H6z5k3+XcYwAnF3b2pc2/wtXFI3P3XbLTgzFalApFOQv5gs
gwN1GSsuULrvIvmPdb2IM5HKiC27eRugNha6+TnkiS6sN7DJuSkf/eVFFK+ctnlKXsd85Fo1XTNa
dIvUJtbsw0ffa2jSSLqATi65+fmmNGCBS6m79673cL8k60ctCTdCzgUK9cpVUd6sGXrayS+bCBvC
hWZOk1JmL5PXwh98ULTY08+FC256KEAN13tUJ/oUEqkOk978V443YHme5NtMRSvS2QI4zqFrcVB9
HB1lOdKQOsZUSDulvh2RSYc3CXU/4FRH54wU4J8g3YRE/8mcEs5y8IXnBfYj/n+9gnQL3BVuQW+V
O2cTkxEEjGX4wb6dXExTAoqPDJ5KkQ7/h3l262Y4s5Y20lNQf0e4KmY2dMTT48FOftz4Qgh4pcIf
V1oVdhVzfC6cP0+u/20UNnS4yMPptbo2FpWPBCPjjssaSEh84zWYWWhE+ITEFQzVDdQ2urdLcloz
ad4GN8x/D71lmmrzValO6vEAt8N5AB7LVwVv6dlMWZfxzvvoPlr6UeWn2efGaIBbqJgtguCyXgAj
Y6EWTYwfPO8/k+DBvXkEVaF2Ca/Zao9B8MQw0v5TPrbAWEg0YdbQHcG7LgrAIQV0gVp9uqx7owQ5
a+T2VW32RbyBVmyuabaN/2XnNw5hpizNi0eQARJ3Ea1kN+H3ZabEYL2ojnYt8LCWxcf+zssdXdhE
o5mbnQTxl2e03QBi004/xExiNEnL3+uFJK6c64K/Kea0Z3ztCRh8HW6iRuUEWyFGt3e0RJ4qkD3y
jFLVALXB0hndKTZa+rRt78vmMu/HwQjH8nC3tk+y9yGV945k1n9MqdnQLdo4w5EZHwr6MVr2fjAn
tPhvPJW9sXs7GCCvLcjgUh/Y4ac5EbPdIr2dUHi66fDAFr27mjOCDH/Vz8E0jgp/EAnhoCAaPs2s
n4BbVclclvUv+HdGVMdLfMUvcW42Pt9oWu7ATuiyTjR68HP8Mz3oJcU3GZ+Vv2L0eoTH60FAyfs2
BNDDf4/LvDtblwtqZFgqbT4EGx0UGm4Glwb8CQL8/+UPv/Y3uaN2Dq3iFCdoNvKAtqZyki1xE6IC
uCHr8tijMkL3UpapI93h7LdRssf6ewCejRbMK5UWbye8xYCtbaFfOUetb7DV6XVGQul7gU+kyLk+
eAq8j9Bg4DPPK2NGdMKTDdy4f1MgjcNcQLdBOIr1LsDO5AatfhMvhPbcPL7sIaXwR9kUDdN/1PJD
mDG8+n/5yUTil0wfFrTdNbMIrbRfZQZfSEORBuHOC0w3VecOxcckCd7r5Nklaf5P4MPQWiBFiH+c
yUVsckQN2DYaNDvHL2dmkXl43rz8DGmQ5bNpKkjymX46L90b6a59YckrbyQw8jEneHdd+zjUmdn5
wLE1dsi15UKe51cExN2cPDfWgD17DtkEkd+kjuLVTaW54yz8X+6qWZpBtEfjuYBmZJKswN7WhA4I
L9NGeteVjF1QUavHK1Kb+oniWhkyQGX32Pe9pxyqpU81xtyNCFuC2Jkq9DXzdjz3kMw5mJDdh5fO
dZwh53T7ko13Jb3/T9LFC68sz2AFCCsLQfBJ8TKu/rMFNQ9DiMY4/E2gcYKk95nF1Ki4cU+xdFpf
T8cwf1XaO4mGRSO5KDSSJOcZLTz9jsyhFo0DOi9bGsSAzcILda2zTR/5PGYN4n6UmgO5oq/VNOJK
cXa0bpiAHrM/7z6sMU9szn760CD91x5dYBT0G8rUP3+HgPT2kyExyXBcgJQ8GiXYPT8koXYY2xLb
Omol479gVLT+gyu+4evTuTspwxUDKRTZJ8j50eS/Z2aR3fuqxifRCqD/AZYyUScCfFfXhrFUGaED
B/BtAOxuubK5Ts1M+1ttaGLBaqUVCqfRw3oKJuC4fvOyRUllH90B8bO+U0ICpm1UUWigT/oumH6A
d7fqLXNfqsINxmLPy6AoZwxry0xs9XaBuy8ZQJvorFCJo8boMraFHr/ladjX02wi3xSC9N346CGs
yDOcimIxwTL7wVr+J05i9+TWha/urgckYxgQZ34LJlheS3Z94kptdH1OxMhPQI1XUSZE+wti8amU
39Ec7Ul2Uy47JMzMl6/VXNcCAcK3bLkvrLs3uJZ31StFLO2IgGhXBrcxaeljwWP4xrzZW6473ApX
PlRwGL5pdUV2oXRVPSGKfFwGGLLWFR2oIuR7hdrhPoNxQXevEsUJKmXSVC3uC6IABtHHPJDvtHjn
/x2xkAq23H6il3yz0j4p99Puju43FTKEVUGRDUuQamrcOaXmRmQL3Ico+fkays3IhWXApfP8N/oQ
c4reWSGjviJo0HcrZoEUBwsZdWyEMVFiu4wZtGVFCgmb3xHy/w1zbnZxJOQ0+7hgSInLU8BOAxQA
QGyOnsyQGocHqX9v/cGuB1EjLHnENKCueM6QyqR2sHuezFIOhHyHGZYFr/YEsOC3H9zTwRV6xWOK
S5Lj5JwGuxpIeeLhfGWzeuyk2OtXZpQ/du35DzNyZs4D9e8SkwDO4P5vHlC48z+bImq0NyzqZ6Jo
OoPKBAL69Ds+1aR+/nrWZIg7vwuNo+ULTCASlpumtatAgJK7/WQs+7nrD19KIQXlrWXvLuu6ixIa
LMCTR/aQ9LVKe+zDv9O/Ps2IuaYH3n6NhZZRIPvNbFVl3Ps24dA0sTRXwichettn8hZHYb45ipEl
Z08ufI7Bk8ELrwAtKkTMQxwNNmE3Wz+ELD/pPRHzRw8f1TcxSZ5pPZ/+tyCwUZ7q3XhZZT1aaO9m
FlsUhqBkOjuangVigaryhheS8nD107N6czo5xaprjK92KvtTwUpKu9k/F1OyHCuK7F+uT2mHC9e+
h9j65s0lY+xwwoUq0R0fAbWF/99USxpynpanTN5xXnjW81eKJTjfL5NhNBEanqnGJMJqhRAlkbkD
+4up/4SSoeUcfAE9TLJLT1BIhwzNNbC3+rrpOmCQwg2nLat76UrsDhrCNqjmic0cLCe1l8vmZRXd
9q9zGWlJwv40wDc3LeVTehvL7KWAi9PLlIJdUDD5rTPU1knEBFYSmFtubDhnnkZRi/1NtNaAiY3J
ALM7TRrJZdc0+wSa4xMpMrPkGU5daTRziZSNnjQtNvGPqUxh1rOzVj8JdZzrpAmmc0nQaCElf0qK
9OMpUEVauPE/QpQghxV4iUdazta+WK1JbVC1Sl+WguJ4QfjkEOQ0HBT6NwU9DxzAu0KMExcc/7ZF
qfkwKZ4yhZ3EDch+5NwLGTGLKm/xNWcVkWJvPSLmJcbXQ2jQFITw1Zr2/H1dDOkA2ikIdNdZdo7z
Y6qgIdg8dgLHhL1l2yh3EMJKM8Pb32YraJGU84vWvuhseucD6WyUr05+P0F9c8NN7Oli3tD9kK7Y
qrl9YWOB786GBjgS8HQKtRYasd8+9KAuGTomaZbgW3JAdNCC+cU5MX5fd3i1wj8jMYNLxxiCDdlu
OCqWswcAAB0c7Z12WjMYCC4MgsVwQK6A9BvRHmcuOaaHZck5b3KGSxPRb3gRFJDhoTBBSyC5aVQO
FF/rt1ozQ2CZS3efitey1wLcWSy/di4xyxadMmUTyAaweaaliYPMW1hwkoxv6frqQF2oU0HIIRsJ
VLxv9AOkFU5oZ6zLnwKwyeC9XtkhqQFARNLJYGdw3AEBopRmaBfu2+vpNv9MfbOKsJD21xwy36vY
fdKpmKSFwExfVoQwFdFHAUJ9vpIX8DDXVGoE4LCXidSZTlpSeRSgGmAP31ncVAjU6jjkAEebaGb3
8/x76qtAkREbKfje80G+DnnaCh+36TPMnhZyEzqG3etKgYExEdZL/UTMFGAoi2Ez5mz/pl7b3YVq
vNUwLXYVPRLwWyxjzveymF/6d8kMuPo50vumKP4Sy1IEr4k+YMy+6YrtWRCf4b/6FTeWoJlna+Pq
WpE38PKRMGG6Xz+XN2B7HAe9LPAiMcVrfTcBW5PfjkLcwav3moivuL3MvwEjHOiXqoDXNZFJ3hjE
99soXeo4h1BmJbVmwnC40MFWm9YrqxhCTurKma0rVQqDk4IO9NsvCKGt59WWWbahtx+qIB31KNxv
HsMg6W+pxIYsEunjRaJfRhtI8WHcoNRag1FtmFn0AsywtquwxyjNwL1I/eKLLQciwZ3JiNMBJF7Z
FRrwTbA4nJBkVHBaJ9AnL3wDNc6yEgqY/yqYck7rWCITteDkK6p/rTCOFrLKfX4saq+swBmboKrt
1RkreZHJ1+5rVT17qvp3eA53l0P+wLWrRUZI5fdeaBjDDraxgEa5RGnMTcE84Ls9dVkIeSCue7oA
21TAJpdO6YYR6K5p9rvV4p7p+Mz3L2AcKg23EsYyFYV0sdgb52L/jXSKgZT1QzyepeXMxrpayUu8
HzJsYhMefoVcmpZwwHrjXxdHXKIlvOl8TLd+4Mk2IU17vJU4wQF1XJy+zOSmHEFEk4KecseQw2Ys
idBE/pj3m1Uh5uLWWifcYvBO6cYSgV66xZ+FvzmEUkLBLh1fVyvYuE9O/9jPrdc4rbNLg7lrq3GB
WKM1LGgtceW5hQDXmNtC0EOuxiU5rHjsGy03//2Fo5+P97OiyH0QY8wkW5iROgNjeljYNrcI89xp
BvZjzYHeJBHWDNTHba/EsHJO/UcYd1cI7qefNUNGJhb43NeoeuHi0Y2Aa8nxJCe9rxdy5su/wGoa
Mwc65noxk8VRxq8T37PxEUvKVybdq9dyF7w0FDljIp/v+XYnGTYu04SYM2REsQ/LEkrKBQMvINQG
teWXEFP3fuGHV3Eo3pGrWenDdTCbfSJfzzvHkfj6BDZRBMykG7gvj59shjilmq6TLwroufSkGiUR
c7FAh8d1FyLQV49Dj66OAUthOIXtPyx0+FuuZCGfdDliRey/sf9Sfkm5jKD7i7sq2+1Hl0rWORsp
4PetBf3RzL73+UqCWb2OhSqhwlcqK3GItak7h6Aypowpsh7tvsJAcGpDhhVMQlu/63MNWnncW8If
nJ49U6Ncw9p9XzLfVIJ/Zbx9d40g6Y4i6tI9RladayBT1K6/JeEFwZsorbi5Vy6f15H7WVralQjN
R44YClJGgnsJT39YMxGWR9DgKR798monXiTnPT6ZG1Dsbmq9blwrJpRPqc1jwXn8NYfIVlNKD4gq
apMjRUEIPS7sGA+mvw1wwyzR9ju/fhEdAvJM+YYWUAiGvN8lt2qlijg90vtJECn+I01MAXxgIpso
nfLNKtVVcpknDssqvkmQdu2HfiZSYkcPTBWHxLOr09f9mjPB9oW7rtigpeCSztWZtXw1MwDcX+xc
W0jOOzoS4fKVA0hnE1dT1eGHt4pMXFsdjTTs4mvsNdO78NcC0HpL7InIOJx3WmnQnwF82UHGx4ZA
/AWR7J/a8XClRfW/Ti4qR9X+sKmlUYxVBBD6LeUIRAyH4cBdVCKBVW4Ak5yXZ39BP1dRY3j++Eci
63NVJ+oP03blc49D/0woDwRTEo+i16ooj9uBuXMPYCMvxoMrhS9RUYA0KVLtVQkhEDgCEozw9YlT
fmadivdT7z8x0Z6QhGkIu9+CKFQofvxSRPJSqPV3jhiFTmD+dMV7BrKuNu+24UwXSMisYH3/QrEs
Av2J+IlLMZlDlBU9lHkHRsJoT3wvBJysS1pl8bnC0dszL4vJtcu47fJwVuKZCq64gv4POyXQ/RoL
6IEHKSyrtAfC9uoEoGjVqbkCq+4Ch2uVO2jcuRu2+0mw+a18Mywg4ihFWHvGoTW+PGn5C038O09R
UpS/3Jwi9A6sstVLuaFSoaRhSrKlbdfD8ZdaA5J85nqaEgMrdZM2kACCwsYxuZW+9GuvlrVZ5Wjg
55b9ZZvdphtsaYxCG0u4fvPhzAAuUYDU0AHMWUZKRvICUoxDAu6tiCERZenj1hfSN9JBiOztfpAO
aryPm1HUJuGr0pHjkGu0hXbmxAx3B8CNQHSQvE9IrQ5OHEdkJzGmajPgxH7pO5ZM2lfJ/FU6hBDB
OIVVwneMTLZYJB9JNXOBsLaXKqgDsAmQO1uXtOK2HqpLY7+f6AElMyvZRLSUmTYA53tW77CNS5AJ
72alV/ELPHDCJ4K8gTBZZ6jnqDyyyHxeHZ68CLEZtaoLykhE/J11LNceWUxzgARRvPhyBq5pPkPQ
LuWjjWQwzxa3nKgq7l4keI7jX51OcCAhjSodHWi5cTMT6rp1P5kk8JAfC70kawzgHQH53f94SoPT
vMOhe+O1KiFfo0RbsRNchf3eqlEmil5s57Vclx3kWS9rM5QIYCuTg0+FtMxn5JadboMO5ZzaDLl7
hPheAI0Za7/mlNhiCnAUcJ22kyp1eWqadqTfVpzpqyXJCUQM7n5KM8HK1b1FeVBDmHZwkJ63qLpW
WPEH3oS6DEdPH9Sjd25ZjnpPzcHKRiFflnQYHYgctnGFEOa0YsbXQoFVY/7h4REtmnumTKoB0KF8
sfvHrcMsJH6zHXXFOPS+uu/krGxhNNvt/QyAMUozwd81RnaygcHXGXAjG3pfdwfTVX/kqLwzV/CO
9E7DogwAEmroxcRQaZLTIZJN1/vxgcDFArfqCImJQ1rr8/nG5ooSRykmSO01q6Pk2fZJxF7XnxSL
IseXz1w7yQeq3Vbt1JUzTK+Wp0o0R+dLtZnyporGles5559g2gyQmNVIankfYQHmd/QUvnRx9Mtd
+yOB4OV2Pibs+iNbOtdlcjd4OwMM5rkfbB/iyIsffsU6r4COYt26tr3Uawyblml62OM5+kGZP9Yv
qCiFA7wGMO+B9hS5NgpneQSifW1GbvQOqeTPqkrJt8tdMuVV9mToz/Y0/fvaFIQNyvO+j7WFhraP
NLXGpF5NcD1OF+LB9+v6VSPnwodvyh9GxIY9xp4yWpX/yOap7zEK4Op6Zab5Gpts9bOSvOhBAuKP
aoMw6c/kU/uz51SGXk54/e3iB0BoS9oIM6qYUapxE1GPMLg8NxDSN6h/VkfDCh3OyAtMQWTvEV68
rQXG/uTLrrmZJcHZtUYCMpWwbCqpzlDdLSJr7unv+U/RAV44khPTF9DJ0fdMQJlg9ZtdiZiWIp2I
phvZKoN5tOECEaqvtGi+xlvXwZ/yQNcuoXnZ7J13wVscatEbomxhaCz3KV7t+fldllgyZWCb7KkM
XUCnhExHo+VpkCmw7WKkBtEpQctjdlzF4xDvogl6RVrfDML/5mo11Z/FmuO+gLFyHYodfC/7qctR
5Mw0HxcVg+G/wk7NJruWYpVKg5NgEawNysH5yGFbhqOzF8lwC/L2BX4OptgiieKkK+roc6yjUXXY
CpSvUzv2096Kw9kIAS/ezkptZzRvlSbXkUsm2CO/YrkxXid2nxI7sn6O/tGe9E7XnbXHY/yVZsIi
0zVCmPSNTr58NnjOjKASzCye0Fo6x+YSI1hUN5/EzPA8wbHlkFyED/u+dKoJz7KUizkLOZyenxZ/
+wMI3ElLNydt/1OUBipqY6FVt8OJYCENFmjchz6yiwTMlSaZEJtpmVqZC+JSPVi5CpbSvouuD5t2
JabHZYHi5/PFkptG6BiKQe8mXkuyNR5LR/nqTNuHc+Mmg8t6IcO/QsQRrDbRaqS+gzVTjfofZ+Co
0kDehYWdY57ZBIyR3jJvk8177NwcrdppgTIF2WjVY2C/PuKXfS+I7KOOQXPjySbmeJLVNYFHqfbL
mzwTNkT0Ma4oIMFJIkUH/VTTdxub9/uhCPujyWeWL3I0EV4OM8rpQxnjyUAlsMmkX0DFWHALxMq8
Nl91gvB43FarPjGK70jAvYREU5K9zAxIZZfuhEAhy/xi1RVhKyP/zHJfGYBQLM6hgZLWpyqIBjdI
N9fT6EXREMxeSQ51Lx1tuzVZy1uZhYd6p9t4HRBKKUVUz70FWKClEkdF1ranS6+2xR9TNzejKncz
+hMLqPRBxMFTEsQtkJfrD9XwFPVTA15ClLspJWwcVEGAVXa36vAfdRyHrRck4SEWpoo4QFVItt6t
+ace3wXR5hceh3f/yrzOckKBHWx5UPQuLDkWpyRz9cWCwSNIAuxpl9JvuU9a4sIaLjz32n1ZwMhy
NoSo1KYOZGwaM1tei2EhPJElA+Qds1Gy8+DCBu0yAdpYX99eoY4yqxkxvsYcoe59GoUIk27OhpFv
Y+bvIAFMQqi3jKzUGxiX+dpXKKdDk9Sx7ScPGI6Jbx0vDnsPgF5GwBnz9qIXin5ljZhYalJn/xxA
YAb06XpnlHEZyhPLHKVJxQGk9djIvfAIW59sPffYKd8Od5fP+7kPsssYElXEeXlRKvyONp1grAEC
mX6/sDbYXTtGCz+A+fJqOH55wDLoicQnCi25w+xagMpw8x2a0MOF9rLP6qe9Bwj/DX5E+tucvTTS
16j2X5dNjFI3HgNtSiBtnmZHJYkZxH1E50HPAJ1F2OEOZRJ4rDSMUQfXUXmddtGnMVlmB4sIVkA0
06WsKNC/Hh0S0OYni15mOdUIRhhty8Yda91/VVbKtLI36T8dkW0N+A0QP6imozVJ1FS+2XSoYCdj
8/50SGYm+vMcOXsyLzH4Pn9bIwyZUUPyt2apOZnngEuxlOrocdnLXBdB75iZUu30Rq8frbmtW2v9
fkW9BMZxdo0Ww9eg/n3jp646lfI1L0Gb+zl7cySn0QXCGEUHa3GQstHlQ52yCEYBBLMchWoVm9Pn
BubRxiXVbbsHMtXYGZfK8pVfRfYIcC3vmxnOCnhMa+VRes3sOTr20TJpAGL7+0Rkq7HBgOeib3Af
P7WZHnIAZOq4vD1wYC7nQZKpJD25xUkqowkWWt1u5s+JLiOSJSudE/HbUgF8i7kE09S23zjL4n9k
/JzTwHaZgGhhWafxDVVccY1sNxwHdD1b5kRxRCXAENBmHCItMXBvPWhx7/3EmZIf3T1K9wc8Q2Zd
wn4y/k521FEseCWv94nPiii8OuE6Tj1baxjcoL2n8tbI+N/WQ9xFcE6fhMHDuFXzwPCBuGcNnQYt
bCI+TgRTUfh85rUDNFrrzxFhM8C6fZAUaBCdOliQvkYjZOikGCcK/b/+Uxi+W3pKsotSC0cFrSWQ
DD4eO6+Nw/cVId28uZ6KJStLqH9BPLuDwSggYBn9eBlUPmuxKd14rD4O9kP2EwNPbHRlXzhiNtNT
ytGvCGZoMMkK8EFfNd5T1Y9wsfGyCIsChTGCWZvtpc6+zB2GyRk73lMyJJDFmLoYeV2g36xHbLG6
/5fmRnxb1nENgvrZrZus8cKBbyLTFY9ep+hFh+eCn3BlG0eOUOQDed+COi1isLR6SbvduM9htR01
yDKhEcamXcbHFzrzvWEKV9vgr0miTJ/rz69mUIdxdyXp0eWHyJjBJO8amnf5Wrdocl6o99OeoR57
R3dpd5laf5bipADcj7lplqM+HOzlby8TZSSQIeT5Q8SF1sFXGJXdP/N4dZYphG1vogrZyF50/7Ry
Ja/sGhCik5+UYmhwVt2BLTPrLAmIbLyam2dU/ta8Du3kGWiTHIgiVzIETHFNxyFAh2O/3SD8J/TP
jGFJfFw4Be9jxSU4AV79ZU0Gb1NFMQM7CWgnL8VdUV1vuLHnFVo3pFTZ662SHQxPCwZhvs/GWFLW
LguNH7qSdKUTW69H1TW2AAGw8OJsQjBKiODTpdt/V1AY6dAw2LF31FVO1Q+6mzI9OJwd6EnY4Rrk
NH/iHmElNYgtduStZy5rd26oxD5A92R/UUhoU5B6p4b50qVcLFawMk2XjAmQCvdmAeRyz1cHe/FB
9wsdvTEgrZpG7mrRcpeCnTnJzIcIgp9jNcYSXsE9t5ed5IESBotjESkNaCOU/KnriMAe9pQsr+oH
NYwuzsXJmYTipclFdZ2/mqLBnt5b4DbVKTye82ilT9/jOyEiFg9lmnrmiT6YMZ49k0XPKcRJAQ3s
OzFlC4FHg5tvkOhWrXY4Mj/s4eTAsiKb3YIvqc1+OcZK7Ans+MK3q1obvdNad9xFCIqxLh5B8USf
mJ7IwOjbGuHipWQlL+GD7O5UxybCZVtx0cwIMF+Ww+K/2KlhY4eQETPZ0Z6UJYvUyntcu4Y4ebsO
5HAqt9hcddBVwBpVYmyE6KdE3ox6/Afa9r+BRFN3/jHB2ZfH22wINPlBiFmL1uZxq2JIXgFA4seK
PVLWoysTdZMGDXyaq2AIJZy9+oV5GgxWAVlWVeUBf/Y/tNm71potErip1U8SL/00wQ35XKGcp0zE
SV/fA6gv4DJNewZ+DHpm0hrKQkBTofCtgCVBJ7Mgtt0DufKuBJkG497BhbYXaJREr8a4IXIk0sor
OtEbrKaMTDttzAwePfwnjwUtVLSO0YqIeqRj3VF6IeEIcl3VdSfmJO4MvjMuGDCvXAZ5K75npxO8
rUD0RCYdaEJ/Xs8L5Yh6V7IVXCfeyyVDc4Tvyaeu4N6WRJC/NTUOExCzYsPjfw4UXj4agvT8gJFM
h5prEh/KxMYPS6hCbEcwwDt3YoW31MgsnTRvGtHGf1e/pMyS3N4mTVOAgn3G9xi+PSAyYR/keWPr
ScOzH4DWCpk91j/wFZeGxAJSbMtqS+lx/wVfC/TuPHyJxw8UlpamJNEyDPbbsuokIpIc8DAPsi7g
SG2fJZNQZoCj0yKo3XxwIuWDTYl9SpZsaY0gZNYMXmrj5pL+DLTlSzeoeMkp9lF8ulCB6HLkcO46
/TIxHOmcM8T/yRvWuzfYQy96c/Oa3phK7cLJl9aTE/GFN4zNcwGERU2X5+ohwC8vqeDlzwUPjqX4
UIamf3XbbiocHkqq5IXBRGGLZke05QZlXb423jtKf0ELKosbyopMIQCFPeNC3mlfpMTyaAoaWxdd
Tt0uEd9NnY2rNiQ+ga/AseAIzQxs6t0f//Qx6ix1hCUa0CC5qnoezErl7k4jlOxJ3KMLZVlVyAuX
y7R2WaXxviBdzG62ad5e05QTItOV8ZmPOhg7bakerTBCJvQaZkH43dBTWw29v/EazOCIZ4F57rTw
YIozc7lyW9M93T4e+PrS/hMmyoZVNk4ayvHiBgaCfUE2a5TJi5gkAryEJqUU31tWC4uRejxsgXA0
W0fNg+ntyKgsJD8X4qMchzBKC+e3o068f3imCOwryB0kyg5HTb8pIx2xfmf/WlOgdbUKJB+LDJcs
yVRc9QIJAAcbZ6fypmQJMK7Napt4B/158mAvqjYTDBTTJadx0PZ/si7xfiVO3Q0qHDEPSOM9waHL
coQPdLs5UOGtGPVwdNrHmmIRmMw+mjAe1DiRkWp/RtSq5JwoAF/fuYH59NfPlVMz6YXqdZdh+V/G
48I5cLNPj6U7oKIzGEocOo1LiBGe8CNnTXWQ0cU5IJLp7EORxOhDbdhH6KGcaks8m2I46maoBVCv
fTIjts1NdEk2v2n4lsOy998L4cApop9fu+4pB7GWK7vNWkbN17QvZ87SdmTia+OO+NDfRHyUioVm
L9hFkWIpE98UYpmIXSjC2hutR6ghY320HIqihpprhH+e2j7K2n48xBFVDCyKyje3jLHreAQtu6vy
jwo71+Tc1FxUTOXmCkmOHWLlMSS94eAdbrHtP+HWEZTSZ2iWOzbBa5IBr7A+TfT89qDuWK/FUmhi
u+p80n6EA8tmvx/qS9ujz+8K0QIJmd97LTFvMJ9MH/pgF+hukZyH5fnwsMmtA4IuFH2X52/JLwTM
lJcXkxWDghBD+7d2XmYxo29lXXdO7dza5dy4sRuU8AebnFwfUcenQlR7DTHkjoGeI1g7B2IZf5fu
0ZHDq6ucdodRI3Op8knxxJ771VQ1G2jwhNmitr4Zd2JAXiuM6lepytuY0Efg3EMI4CQhDKl//7pG
L0cAsX6BVRR5URA+9IH6scQl6GuB4YX8FVfZ885mwN9n3aFYhed69u/K+hMV8zpPD4Qal3lJCAG9
GhVG8WnL/loPx0/hspvj08sIIP2tSyrN1idteNW809RJVlJGJ9ETZaMHIEE30L4PJltRFXyyvikC
A7MyqCByJnVDtZ6Ue/E4u6ixCTKbbPseySi8vPUG8TpGotesQ73UepDZR8K0MI1iQ6KCvwQ5Xey3
DuKrhVKzTBOpLxs0h0SLrL4TtOMJvkMjKeKkbjwmcqgLX5Id2q10rEVhOxcXMguWaCbQtZhl9JYr
8UMjHNONaomJPq6unB4GBlONMr27uI1wiEKR9h1y9gbmP6+MIsu3tv7OpVx3QcwfkhRiaPaRi1Eu
bJMhsFJHTF6aNr+tl9v+DlSnytffasgRlwGcbcHNmwbw7ZQmVHn1Yjd8jF1STTGZZe8C0F1oADSh
5WlXdz+BtBjg7i3oBGXDmWjWWZDyjVpuxz1bEhvV7L+H+Gmfi2l0pc22hHPPaTbkFzEK9XKUFoOO
jTJo762rruOXqN0uz7uifGRl1XMaOx0pXvhEEeugbfCJN2xqFoObHtqeWmDkQJBHlXdVl8YbCstE
1NJ32nWZf4FPwOU1D1reEh4nitqL7fPT9w/y2VhzwpsAanJ6nz6sYShsEvfeCFgE5I4YOKf6hkF6
ezUPZNcDU/3apDloijlxMLBlH3kvgou5s+qJVaHF+uavqVlSpc8gY1ZSQRrR1ly/Ff3Q0ZG2Hfqj
YEDwLjpO9tR9ZaK0sM/o8HdZwq+raVxnSObDg2OyZWyAXPSgC4YS8SRxuQRKAzFKU7BSpR+8RmPI
v2a+VMxRwzWZmwTELaMQ4m7rTZQ1psiOfKY9nyoDbePx8p0tFr1s/Mh1K049/dBjIehEv4uez9iw
zzxplxJOAT/jHbkovENOq8QEvpLontPdkO9XXsZeGhUi/IwwbjSxBvc585fRaYpPKkhKiBLqG4sA
z5/9UPySx27fmVBonfFlHYBXNiLiY4nthdEC5LgIESJDiMSbBkOuUX4YoNCnnPjjducL5RgfqJGO
iPDMQXeoJCF5Bc7J02d3MyRVwgD0dOMuz5QPPmo3vod/MF/O1uED/3L+lsn3Czof22zYSYzq2vik
hPKlwJkvSWohTFM4uFSl/QRdjqNvTmUb5JRUkhza/XgKBGjLCXqEjgJHnFzgvlAdgGYReeqT+KOq
/sg/xfoFvOto9UDduASQVClS+DFcIGmM1JsuABtAx/5cTbKVAUw9+ed0bCxKo/0LeEJEEU2KiOTk
ml4BJYXgl0Pc73cMlCfhjDARRS9LfNtd0ejz+KKAyPUjqAc/1OOoYkZ42HddYIH5ayaPuHfbjfbF
x4STzFTnzdyqySobeoJ7HuBjTJfeN+oRXskFGbawHrqD8X9Yr7gwy0uOnxgVpJXtl2q5rY9tabun
1/LoWfdEZnkIqCAHRIh4W+f7Y9aWot9lDwjOam1AxnExsj5FNFqaKy3W4IOPglTp9FndtT3AkgCu
2sKl2t0oila6ovnJ+9CXiXQXqAlE0tstPO36jhFGqHlw9edT5M9Mk64tEtLTfWjCgZYBW+lpAltU
0W9/DEsWUvoR8j51SewE3mbSmnDhutARk1TEhtIt1xQ9mESuW4C3vbRO3DsOQLzZZzc5hdId8CZd
BKvnXcpX5PKBw8DRJ0rXj0MpN5MQ4bvPAWPkxmzu1l4A2/lM72I3qeeozPuep8WEOKcpwQYuzLP1
UGjZWHXH9Quq6oqt0juHwDTDnW6CJuM3kCKbsjgFnRoDrLfWcup+5a9KO/b9hNyZ7/3iPZFVt9k/
Bn8iuEUfsoFfgBT5DkofVjy5V4oXwi1YngRm7mws262NHd4xi+5VYiChkugi+MY8hFssRoq1smbE
OTuyC0nwvi65TCFp5GPMyoWhbvORsEfqDyJmwBBOP9SBo9VKDJGOQoRf0m4GeElax+1ZpQAgZxcX
7NphuY2MrR6uddT8ihbwxDpIgkfEJCI+aGWNwRMUzTr7jkBBB302G0wizaUaP0awYnh81F66Biff
F5JLwBCPEvI0CNmO+WrTHsJN6BLz2W/S5Co1VLS9m6R7EMrhvXx/olFFzL2otCKhkYZV5UvH3Bnp
kNKwkJn2s4VE7sdOhwpmfqJe5v03pF4CAdwPvmtKvjgyqfGEm56zYR/hAwCJ8346qciZZpsosOCC
QLkmQlx9X627eZ5EpdbqKJ9aks+q5qs3dy3qU4DeeCBtlHNsv8skP3Nu3XRWbnDiLQNn+q1DcDrn
wsOrWfWqLhsovjk/JVYYR6fEqqBMxhBGKTE+v+6PJmxb4is1mDyEizSA6u/HGkby7tf6bIEna3b4
UwvLIwZqn7x6eHdasPupwDB1O+cihFomga6Ulvb0AqzsVHUSVbNolMwr3ihhv7k6opD1PTTBbAb3
Rv4T8r6aQC0jushuUslPA1QALemVguWz/gTsFiGMhAvpl8BT+6n/Ar9xE+GkgMOAvh0DqPlLqTMb
/AidB0EDiTnAmHbYmqfsKAaQSZURQyfDBcQJxEpEOZv/rqSLG5P4XjrBiqWTPYIRPV34WNIBHiwj
2VWHRfIKQypfsg2ZZV09Hf9G/AYOMyW5zSXu3fqDMOFts0o4uUDXbVkK3m6pXdtOJ5gQcmyaT2HW
H1SXNAwhQPocO5dKdJGYpNA8KYIf2V80TaoqZWPrHTjcI86gjuiFiwLh2RKWVB98LCQYWJTNSkZu
qytC6acVNQ4wdKD50xS9cVJG4P1XS2kfB5bKbCgry825UoqKK3HheoekTway7hUzOt7VSSK+sQm3
wedJHUGkjBmB0jcXJ/alHsAdAeLTM+jtRv2MWW6X6V7zBcfFJ7qxWoDRYcPl95+9jI3PaR9oakHF
PhK4NaWWv/dO6QAmGuHP8bvcHZSX8AovGkMhMgbhFQH5g+uD9Rvmi5/0yMMhh+iGzkUYywcrs81Y
VhGYpYI8QzOolNrDaCDSW7bAU1CONSW0MxDxWcONd3XvBNeh5Nto5S0WMdwf7IJmT0kPE2XDDeeT
jjYY8LAawijRcs1aI156k3D0dWCWq8Mpz++KoQs0rmFBdOs4SXIKJXFtS3WAtvd5XwjnRuIYR5ax
R2rcJvTtUSDcaGm7GXFgUSTlkqhSLjyNv8nbSAjLFJNWG8nyVB/rIcehQ+vAIg+/XtIW/rE7MHfs
4L8it2G6OBtwj93QnTiycL28kvIXrf7Fng1HqXL4a0uoA14D9cNlFYFIY8R0AD4aKx2Df5WYJyr9
CK4wraNjmbgcNMSAAiWfEsWUQejYle4M+vbqXb7S+TEkNThr5RTp1xJEo5NMZAAF5Wya2b9I0kFo
XnmW4u5Ui/mHBiJeaaPTydAHPOYcgXr9Nx3gWr7ejYw+CvQ9HsdxQtsqH600HpXLZn/kbWD1sgkA
UPauUBrc03bNSa7I6CwEHX/Ab9jUfGdeb6drXBDgYtqY+lx+YaGDqanWSTzAbnNGqTkRK76zS7We
SqmI+MTpXFvlx6R3zH6OaO3wsR+svfTGTraYPLhFVpAhTPdk01MpOasoywgTfxV3RPqcMHyGeNM+
1KhaaqJmUAy8n3x1XjrBJtonK8ggf6vfs1nhg3s2ffol7ZYoLqNTj87X69IPd2VSwXsdE0ydWZ1O
InIa4xVy7pagicNks8R0fd44ogsi4xMVgD2zII2oi9Ny519ucp0bDlwpjM0042RI5IScFc1ZnRKg
jA0rt+KguA8NyQ/wqQE04Wm+7dM/k+eYojiCp4VlmiM7rcds1YgNwvKcQsyWh7nIQ9L8DWi975RE
xmcdrLt/+mq/VEceuqIhp8U2LZZJy7t33DJcrNXzXNe5pNF5tJxFsH6K4hdEdrWGp/S9Ow5or2aU
JDFlgDPBvKK4PhjKmFl6x9fnZjg2YRaIih0cdJkXcab5Ggvz7W75WvzC/iBXcPbGzRQKgwDyUXch
oySXpxZcMEDNXEbQflTQMSgLWjrSouA8vbkbtcqr8vL7/XKulNsUUkc0ylJxKEMDSA31I7tDGUwI
AkfgaWrRcSsSgdF9PRxAQRSlWvIZlaoC1ATk+4iCN97BZbPbqe+rhdDQgm+t11Vp8OAViL5oYzbU
2UWZ/k4vhkJwMLlQ0IXDTsHj3FzJwilfJLveC3bgAVX8GhPeQUByvIaovVtujKADjPEAUcW388sX
7LfG5N6GmdMaKZAwwmkAvdqsORUJSYu/A7lwiM20D9OyX4xco6PXFPE9EhFFua8IlOUSL9BMFL3z
skjNW/NGJ93obLy++CO9ZLi6K73zkqZniNGZOutv1Uouoc24sdYfhsrpA8twqFbMmgQ+3ss+7hts
eP2VXV5jPvYHlCaf64G/O93+h9WsNwWSdpdSmKT+YKq+s50ln69UcnnWBova087azUm6rjt2InSB
nZjDe3m9OwSBd8YkHHgzIC33y3yYELZI1lQLtnUsDFyZETE8RxQc5+M8AlpFRx8JGgjnQjajBiq3
XEHAPMNY2O6UV0iDn147OP3QLPLgCh9Lb9o5XsZHlbx6antA4hgkYPadVNmH7a8SJYg4mI7zmkIQ
o/nVwljzWJHp8nTLetv+eLHe5M4eVgFhyvQG6fYkRuSv8reavwloToKMeC5K/ZsoAkuRFu9u+ugp
AdeqYH3SfKEM4RFPbvsuzdSWwBR/H+B9r/CFcu5UHAzsMJc33v68yAcpdufoD2igkyuYwU5gZQWR
6yZPnImuF3zWNrSa8XWLQzBz8hVVGRADOa2781zXUIQsotU5yYtZB6NO1HulQO7CL9OsEanmWRGj
fzMYg1ri3++/70Yn7s3N98FBZSdOqUf/eVszvIns3+6CKe4UG7QKzNdWCv/GrrNtY8F1V9KEPSNb
/9f1hMbBSPvZJVtjVycqPyJY28rqQD5vC7rvE7IYlWh0wadWNq3WYh8C9Nf89Lf60JUQAblolvp3
zog0vBzgpMYd/7pBf6A6ka2oHhv+tuz22uR4Q3N1ew+Zs0PJS/Vhjhvo7jJIKVMWh65YJ/ps8ynR
4qKH6oDNgWSPn46rZ9A8H/QVMG+tXWU7WdMyOQ68tjyfvzuMjnLLFcUc9OxmFKorUSUJuFiZjx68
lBAE/hlgIK0s9xGtmEs5Dde6yPFMZyrnisF67TvJZ0tp920M1LyJth5kTLg0lqgTKlX3vGgyVXvt
8znGkLMCHJtrS11z+LcIAn2Ew66f92V1HqfCb1BpwdBz/jvfBY6wUgPKeAMcnjP+ncDZZuIbPs7o
M0Bi35CeHpf238ZH24+TuKg3Pcgyu3ZgUH+ZmD7sC0ok2pRHieDx6I3Ev1RYi4jvVG/PKvuJoLRL
dOab+teyhgHeHevGxMnHDW+Q846kx7HPtWN+i7MYPerrd7IwJ93r5YdHV4YedUIMNSPo1IkJOpb7
kh7RNc1CUYKf5D7ui4/5YOM6O8V7C8x+NeVat9k5SEak2Na++QCY5kd2WWRVKHIWJTFhxGYnPakA
FBahsXSWd3VvGrmKpV5S1aXlH+itPTQ60T86p45TOo8bvjgIUEHMA+kw55HQ0MIXt43PN5F9BKHS
CuKBMgNovOWL+5eQ09FuRjrLXdQGrh1kEDRZlIyuZRMejUOhGiP1J7ecOUPdGQBLMhKuc9Eb7FrY
euaqxJtPxSmKsifotDW5tmom7LWnG8pguiCESQCsq/gMlSx5f9aEl6e+mHGJ5quM124IahRYdtEI
Mw2L3jnSl5NDjNkBtlvxcDrKz3pkuDpzDvw842my+kvWsQoM7aQFLYBj+HSCCNMDrALgSjGGAAo2
/oo63R78Z51/TQgEyEuCGkGq5mDEm5T73OqwtcJ1N3e9pXOaMI49tgk8yd7uGP4XW4IIhRg+fHMa
q45vCdnX7dpF2gNNakIlWPTT6AKUKEat6YWhWXdQL4cp6yEOW5TTxVDLDWWeYGpLx71fQTSsJCsD
KTygIVtMDt1LPyoLZwtbyrAKw0taVuSZEo2b8QPLBPdzY1JUQhWbQ6mJa0743ovubRoWrPUXeK0S
qrhPRfsu/1+RVQ4qmGtA9rwc56KIpwh7bXfqssyByrttagwC0uaLGv11ck1w7p9vAvcB+hdS3IBp
Q5DxKnzcUyckblvGtgZW3Eapav07G8seCgnh+e+jP4RhmXXYqrQy7tCuvFWIiiwbyKoxamwjQNhR
unhk5cpZzq1mlm3NPDQvE1U6B+7IzmMnukRcUrrycgIbt4kmmLLE7+BMcblZfUu+OsZ5j3bwFX9I
R8NpfD+f8xtqkXDjI9yQiaKBSG2rGj78v+HFN3rcD9s9ZiqH8sWK/2DwQ7ALisdkafz13C9PagmW
6/ILcz7lqycaj3EwbEE0xChIkRhWdD7SyJkzoUGs0LyrkR431fBX3pau/3KrfjPFCOI3ubgQgSJj
sjBkUFM540PGCCc3PYPJzdTyTJ6m3x0DU/JimzhSx5vS25k2pJ/N4kEqjoR2GMReM12dLZvy6k87
+5PPUkJPA5tDBGGgYi0z94U+/62w9W8uhgDj+RNsYwA5rzs+4pBQPkZN0Gq+w/4dgklcw4s4ApuB
hXHXUlX2FB21Ib4/gUnRyL5yHAH6E9EQ/cttyzDJTDpQIP57XWs0pJTN1WXX+aUb6BNBq2qF64Ei
rvCTyo1sUQSoJA+/Uo3vRjsDYmUMlOPJzrMxTsTFtMZe3pf6XKoFbdcu25hdn/0+S4Llvmfsjb8L
vzKwI8UlVAtQHzo19F06gsI+TcKyZl94+PFIwhxm0kRD9aClOgJclJR5mmKzGDKN6XFhVUT2w1yT
7pm4c4nmkO29+B8ZuF59jqTCwcHsu79n8w064ZNLBnSdD31rFmn1LxQ0kxMa+WIp4hjpaW9270FL
OjOuIgcdW7oSlQ+1+Zz3YiDjqCvEbDvGOkfF7Jt2Y45Y7cpv4fNTeKvFK6917hePjgA3rl9FC7m7
BykVERVzfeoARn/IHpc46vtBf+esJ7uo3tQPIGzr9bv+WhYX0ZcQ1fj0nT8iHiFO2wlTi2hPbpTq
1CaO5jgHUVaA4+CYN7gjGtbvoMB0zMgwP2C7YuK3jIQdONEMWmBoRr/H1kqW462gUWl3hG9lV6J/
+fdjCAB6BH9O30l6ZmwgR8CGlA8XMUgnc169gmj66X0iR8Q3WqlpzfW55+29ErfhRTNvrSxtPN6U
WUdwehnJvh+gZY6MVjp0yy69PC26wZM0M1ztD9SKxg5fHHwGIRZBiFKSNXxHOFaoPps58p7S0RnD
rfy9bjUTLH/Nn1sBtoJfdZQeltIHukiXJNieYspvnmJr3mWvfgwk4q3F3e0HvHhYyaK6NNG+3Uva
AOnuy0RFnd5YhPCt7kK1DCFjxTqt3V+OFbULdOq7toH7pu3FcNcjYfreROO5JUg86WGPoE9YmLFx
+ZTgJ3vyKFfidkO/BmTv+KweLFoyTWqEKdPfmwY7YGYCMMgKDNDUHL1iDpXlyJsBvmcylpVhC8dh
3oaXgA/Gf80YPQ1PQ3iTZpmO8umzxksyOVckSHJV5c3kqhgE864QTIMY7F2Hdk1r2KM4syzI1bi0
GZxddMAip/7e/z64F0R23sz28sgrprsUvG5r0ARki2/eQKhg/0C9SlGLJ7EH/Sv12yfQhso5ZSqS
rLuukomrtax96suiTyjuLmFc0FBn9GxpkDx/KB3KynqZi9Bqe/a4l7hxJWZ/XPP8FPUut+wJeVLW
GMGEgn7r2xTLBXYJOoXn00df5wKg6P3E2R3KzqiOIW+eTm7M6JQa9KsJ+9+fwlILBfdtcXobixHY
GdiHV1c7k+x5/9tX0zmk/UBcgGfXmO9+M9nMuseMfTesgu16ji0aSwGOwP1arOUiKUASQpmhw1Iw
eb8gXVvdZVHC+L0E1P/l+r8ghtEG6zy6+9JjZGbgX2RF0xiwALXxxzPOR0P2X0f7gWWNN7iS0CO7
LvzFISizf6fUlNQkLT0W7xxjo/Yyt7OMWj+9Satj9LnCaz+fbW7ssHAOobc1HIwKiJURJePbqQHf
sE6ekoKCr7DW+Dr5I/7yK2TN0RzIUNxze6/sgx/fNAHp1/d9Dn/XdUZoveXWHB5FneFh62aR5wEH
P+CvE+jugF7Vo7zZQDaQEPrCjD4Q/tPiglZs0cFCcYob3bCwRJNacuHoMav7o7z5i5gweWIGCk+K
8ViLTgx7LFddozRb4LoBGHG3tSIT0p5bU+qfUZPp0SujxvZ+wwlT9M3c81C9H9aVt1Wh9YtRnmTF
Tmm5BXigcyuEfEJ71w65ajFfbO1xVCVKi1GTSqHIqENvY9VDFS8ld86LH3kyl9V+CQslupwnXjQL
D15UIAJokbvtiJJ5zIo8QSpkEH6t4KnKyj54WdxAJDOSI7fPFmC30q0yjF3PnyawQWqRhEaj7+Ft
QaOW8eY4mgne6NAIpRjirlNwOUgaShNd0AxoeP2e3hUAAioymf63mwZ5JX+rlVlmEBcvUX+wvRBz
CAwwBlskUSGjtC16PmUy68ljE/WJktpTTQgc3RURJ3vsUmQTsRDnsgAbWrtxMcjlEzOaxZwjEUqd
8GQ4yDWLDpOnvNIfLhYkWFp8ESRBxtDQgUgKSo4JxWaaC3QaHE4O0Up7U/41G2O5IhZaumzrpWUI
/dPvg2ltc7dLvN03V6fvJGy3YKh9AiiNJBmqMUCTYz8I1ojJuBI1trVTnPMwG/7Epd4mDhKD7UPt
5lIsCt464gnlZa5R+TgAWyi29inh3ipN0FnR5KEqTOjhxvSl46B9o/wQnGhehI8CZspelkEw62Cn
w71nAbAuHte0I5t2V+UrMMfNn5E6mMZQz7uKLfd0KHu0fEXDK++AbHtAfIWWHCglY75a/aKFr1ii
XznySuSxnt9RF64ssl/wWss/fmDQEJ4BmZfM8Zp7lM9RX8M8vwoxrRqNaOCd4RSplw3nY2RUxhWz
OCEb1qBoE7P04I4gHe5MQe+PvqxjRX9q3ufc18+dAHK0hGD8wM6zkuF8ImkDKEefuo+aH4R11oVL
/CCpf5ChNX1MXAVRCCYkIiQXhjRspc6QlnehfW5hjbhoZQ2o7FVDoAJCZ+DHB1u+sapJyZYE00KZ
9I4FhWafWVl8qi7xEysM3/44IZXsi215XBBu8DK+QdulDMm3hIy1QQkiK8HCGjt3rdZLgua0KAOU
YnMIy7D8sfEcXAt33FviqHEu4D4fLKEgDVxvzN/NW4lOX+5Ma2rJanpo7d8er0MXGkQ9oBOUU6fr
nyMayey9vYSf2nQ+EO/1sJ/Csj1tZrLfSgZ6EJLDR/HKgk1uxFF2tIDsHbVN0DVeHxpAM2rqCp8i
pNYZSjr0c9qYdBW2i1Y71Dk39bdewBKPmzypNDpdqCKBc8duoxiGOMwnmoFgYc/b0RrT3jUbXkwi
aod+waTC/9nHC4u7JJLs+QZDabR0z/8TbAfez3REMwrp90twgWdMJ4BSY943ulyghIWmNrl46QOn
isegjYDyNUizwln/uTchTL3n14ldNE4H3yNfsYIByu82N3kAi23ACcubeV+a7ovi0ieRUuFnTSSF
o/qSvICI+Uv/QhofEUQfkv+QREC4z+iicXEjZJEjlK+zsrh+ya3ubPlNdXqc1FTUxK3Q8wV3klml
mA4nx63iiwV+8XpT5lnOYyeS4nuT5Y7vknvcnlsfLUXf37f44PVvG9uapPjjiX4d+GBN7gB3ZcWb
6/3jSOLJtGwpssqz34Wx3dU7HOyC5gGPe1Q5m8XO3jhvWUhu4vr/41tPX0khRPuP35Xsnz+W6L5a
/O4ZBdRUgeJVfr+gPdmd8gl4xQTlPTgXLtXw8z1tp1X4re77YlzMRZV+VZqYvkanmlZ40EgSI47O
glpb83bA/lX+xOHy7R63kcgpTXbMXripZnax4+16CFrwdVEYLUNVVzMuXBTZy02XningMcK58CXf
ic862saNWDmr0qY76tYfymmO/Kj/1W2883UAwSlOKNnqqYDVRdsU7/T/otIVr9EY+xdx8ldguFk5
/rszAVPHdwkbE9CxS3m7AxmoYw+3EqjIIPTpdbvfYpxysVMVm6Ng+KpTfNBBoBC1xP7x/3bqfBBr
vNARVLLmI7nOKjtvbLfQv9rqmAC9QIqTnAZYyXG/jI9uDUdM5TIGyAAW09Ua/MtgnujJmeCO5gaG
L9ml4fAFE4jW05jmWiN8NwzSlpGMeLLpBYJmcYL0eqPTa3tFSlUOF7J/put6oBCb89vdPHvOaYyV
YV53h8OzJV5H7kXW9ZiZmY4aWUrfvTJuxjf10QIHN/TTNdB4BcpAzMQqlpaGnBblWHZ41Lbxb28K
SgRnbOD32UDQ/tMlOyE8rVhbiAe/FDhIJqFctwtx2jR9ZBlDH5Pu78WnUL3vkZs9Kc1aNPkZY1iQ
NrcKvia98fnntJbkU6KgcQOclVE88Hl2z8m8BZIauN5T/4un7JWg6S0HVTxbM4au615Hq0v8lPpQ
MqSMTc2SVugiWlzKhfBwpcJw4pQcp14oNCrdSDp0/C47tf50rPfsw7ofkEuv7YucnOs2BsYe2huG
SZnjPU6Hs7B8RqhCGpRmjwOVk21bAF3914i1wZb7OENHwLAXPy5cpVO5yi4djhOCaLRWNU8Toqxx
V+8YBtyZesXyi/xlytbBfmTDNt3YmHiBS7s5RucZeaG96SZPu3WGbhkV/XoCsk4K2iKY580aCqTG
07ke4aUfjLxf8uw72cj6ina2jyhfVkDb8ToAcn7o3euNjuVt0S451pRsfJij1pPl0OOe9a0lFqTF
jn/Cutn5iuXsSUuO4ynWNsjNZrw4NtNvjcNsMtL0pJvbVwfbZDeVkpX6OuSN3OU24ttEmOsRiQtf
G2drkDomuWgyCg9ldcG2zXpkJlVKfG8rs2HYoqzy+cSQn5q3amf4gH5HN0NN3vW7ZfB5Apxur5nl
WRDb2GkNp67/WT70VWFo9UXO0HPJmzuFXqHk18KOChi9eg1o0/lBIbeqpdvlF/5UDHZm/NVm4gbf
keAdY/nY4LRavucNSNpTdNiR5d9GnjUgtSNkyCjaqR78cWIo1ILvAFTJqVJHQj5WvyJTrRQD8hm5
tK/5xbbOkpT6zfdpMrxzh8E70c5CAwwhAf+Apvb5iHaSdGoytQ/0G6TB2etN2HlmbApbMn8shAW7
YPafsp2jR0fMSg8FfatczEglWi3gVrBwjkjDXocw3Yd0Saw+lG9upindgv6oOzu2aQFg6rwXPRLj
5BHtWv+NeAvkRzjUkjOMHAy9mZNa+xyvt9JKaMHXkak5dUsehza3nAQbxV7gNLGLrRbavYhlhpP4
GuEPRwby0dkJcIZNxChdJdY79w00CNuRDpSCRg7CIzzYUf8EH0pJam870uDXwCz2flgfL5dZtT5S
CJjjmLPM8QleV0qdjyOpvfrzlTCNRKdhUMgdPoT1TdSPwTY7M3c8NB3BpSjACAMl3EK8M0md02/C
Cl7djY0rTZr9NtneWIN/bAmb3+kxcFAGkv0A7nP+s01V1hp3u0fxQZ0A3pnO/I3ql/HJJX282Oht
R2JwAItyIy06/Fno7j8thMLaokUw7/Ja86roy1kErlGdxEiC2G8ZWA6iHQZIlXX3+SqfbITHwSi2
++bn/gJn5Kb7bG74tMOS21fuvk7spwxZQB3+CTgEPyBo5JFSDMUBG5c9fLgwRmu8rpTlc9Xx9moT
esFW784Mael66oGnK3UGUFjCMIpIqTUAzFqD4uQtSAAKQLZi0j66rwa9sK2/uwjSCfHu7p2Qk7LP
b6aPAu/SOqyGW84VyJr1Im1FEIqipF8ClCEh/ee5T15CHW0+g7MIDc1XWDdIOa0WBl2/a8/bXSra
8Ad2tdV9+i1Z7rkZIm0SV4Qh5idhq2PB+vcbUrs4tJz5lQZoghjPaEv8tBKWxs8VrxyEuExuLHAw
mxXM7naQlfZX+kAFmw2OXIh1bo/N8ujaGCGJvZGtbwUbDGVKly2MLznwTqqUJ2ZFLfAYN7EAcMg6
H9sn6VNGWsZbVWUft2tQ2kOQQVC6CwiWaLiICH0NttMio+VJaz0teuGTudZ8CnHra//2jr3HIcSr
DU0E5Du4t7lYNBWwEVRu136ldUxHbKSY9P2+3XuDRh5a6kmC6I+V3cDZNxPWgz2tNUWYr5/d0qiy
vurNirEF7QrVmq9K/u8E9kmNCc8LKkZ8imc6PhLg6o+vQso0tkAxMxU3BodQTTvdu6XD76n1s+m0
8GVZjLk6EaCwGWiDIpIcjqRBYc0Fht6H6qHzrYPYDh4CZp6+RClAqDfU1FNmNP4pQHxUNaPxh7WD
buLvKX4sGnJ+N4sIP7VgRhSQTPMcH9vYd8+tEPNAvU4Dl03l3YjmzsoIR13mRTZXOsnCM8tm6glg
V84BYrodsa5Z2cC7bhBfCyeCdIk0khEM/12QSG1b1tWW2uY5sb+3Jbr0sOY/F0VWr5+PyKcx6HLu
MfCK+phD9Rcz/33vg57qB5fTXaivny32DBauKCRY7ZEdDH4Ofs7GSX09gkxRmCIOClUazH+BI45k
8bxLkqa4esqiG8Ihb9lbOmeBadYis+VqPlVjuTktkETq2NODZWb+wW4zyZJRd9a2WZcHAFKDWFMk
xHVzoplsttdvg0q4cmz2j3MNwYokkvZFdZFdedJ2Rdl0L0c6NT2nOOksu8ih6+bi086eFC1TvHU2
NKHpsNhNNYMro8GAKQRImTxaQC0EO3v3rTQgdCZ/WWsFejaUeeHquKqYtqEyiaC34/ypkAyiaO2L
zZHpPrdU/Nl5zgyuh8DQfoOGrJHaV3NfXSDmdhyqHMxfDwNzoSt1KwE4BUhe0iHoi4LstyKmTbxO
pQyoMFlsaGDwDhnKlY5OjAibZEaQMdmrb1GYR8oC4JVKcAzvjoYig6eUnxDo1xYyWkymT90xiS+g
h+8Xtxb2QVi3Ej33R0gE0VAm+WkuM5yNMnA2FeYHcPtWg2wynBTD0E9DDQK87ATA547FCMOj4yXZ
HdP1Of7gDXaYN2STF8xsKyG5ZSxZamN65EtQoPD/O7k2/yOl5hx26L2b0QwaKRRyyG+2dwoMT8tP
Ru8DgMS7eLficvuErwQRkAm8dAzONEdfZYa9FI8QdpDEPwUp4mZLxK+ayCkde7+T0YuZ3f6DoaW/
O1Brbm8e1IOhJcWh+IssQEikE/4dgW52annTF+9ifgdhzUNhAY4g9PPLIfryZ1TI35zFsgu3w09q
SA9g7KLJCMAtbBJDRUz8gUWJKZrm8dOHpaMlihC+eRsctgxGVAQAa3kE9izRfM9J5/WVe3GA3Qlf
r8wuhpb1mBdvKeEKT+MxvteRvXhfESf/vR85GZgOOgjvb/QgWWyLavNEKCKyK2w8HJDQvLPKzEbq
Ih1ny+GTV/gTW+waSnRjz7dL8vC0FH2vfxa7oD6gilyhABa8/7uqLqJsk0VGogduBP164bNpDnZR
tbRu3XOgfd1tUtKvMh2hlxmGhY7IvqVedCr0CZbQHDxEZTX2Rzlg3bv/wJ+fXW31gZ3LyeXNkH1E
fl7/BYMKX6ej0Taac69rom4KT4XHgnjhcgKU4mLAn+Cw6B2Wojd8MI0bzPY6qopvysSLxDJSXCLN
po1P/Euz+H4w7df4LG/7hvu1gutusbJYtCdALomlYfW401oySMaNZttf6v/inUWcWxEhokeJ4VFH
We491pe6gJ/svvv4UAduWfhx8/GWwCf/XMcLmLIz5eTQMsjrAYRGRe14hVJFje8MSoa2IZljPEtY
mT9abCmnaOX5/BOAsWn+zJ/nN/5xv+feWC70fg9Qh19eYZOwu5qb/9MuMMy2GHoC7IyeA1/1YQKV
NmcthqLgUAzl4p2zpMBvI8n2lyB3FM++2dMHYWwOMyarxNkk52E9gwJN3tSA8ri5LLeJyqRhdLkR
4OW6vbAVc4mGmhAmyAM5eXwnNzghaLhOaucitxX4i2BetxDy2dhlJz0Qf1UGrRLpZ8Z8mxLZpCAB
7XGZDCMrsg8OzNBvGHKaIvlm0UORJF7nB+vQ7wg7p6h+KpxDLKu2TYR4ZNV7GDh3FV3xoW30rL4l
yJdfS54igNgQczp8umodAfJrx4umwScKGMXvJI8CDwP6VqVJ8knvftW/QcPYMPSulWda17f/TSQ+
jJSCQeK5jkNNnfUmWeMWpo53MGiBshUJqxxlAhmm0cRDCuHc+JAOHrXDotB5MTtNeOES4h+8Cn8/
8lrSuIaKNsX8OBUe4V0t6cgJ5OclvtSU1sqGHzb+Jb+HKZB9PKqfTy/bp/BAD0fN+VE4607PL/kA
FzVmOVBUxT6KGVz1M3rEeRkIxY+oU3rQZbfS7EdOmRQQJwACMgaHLURa/xm22CO3N2hzSv/NpXC9
dwu+8c/6fG5gDgKdgrJVbdu+96LXDlf2vyXAXeIOflnXk75egjob2qJeNsmPNb4/S6mtVCi9qaxo
QEfFmVLUjs1G2obC2raTOTBDqJFEQ6pDgPIr2U9A/E8G4cNs8O7J0PHHJEVgESgnYvudJPe8N6+h
dCflJnDjir8qkazC06KwpDE5sUlNlNucuQs3T+DlAKb5Gcr1dOtmtWl0nrYqAeVcPCFhdmm9SQay
ya3+QvtbyE5IXEtQcGg/aJepm0FTIYlvGnZBsdajRzLpxxdI4umWkEwtYMLbB8ulZqdWp3VE/yqJ
iMte44/oO03PIDFf8oPzfviCxYUOfJt1yXSJJ1auw8WOxkAdVo0lUtLUNb+IC2OwbJ2w8bTzeMsc
OGR9DtFCjNpiSU21iEikUZ4tf25vdNK8MRTQkNDCB8sC06RLv4tqlNJsF22Asnl5IkxBEYSIMDp+
zVWtCFujlNO6u0O+Nnjng6X6fDnTLMBil+NItNJoi7f/UTDEFmJHfYO0qdcy0umpAn/d9+0vH3hf
FPSEGu5u1P4skpg+QaXQPMyhmYCPuy6ZTwkmTIy+HR0eXZrBYkemn60wwIvTHsp8T4HhAFSQVVz8
sggaAFdTE+2CFswxseFj9zw+fO+3+7lLg83cl7P9a1auZ3Bw16LHQvzeUmDnRj6Fo4JuITMsfqiu
fqhhZ1YTZOilHnn1o4aUdDxTQQ3oze3kJ/La7Owb0UVtFx4gEuDUYpoS4Y4N3WeeiYo703rX0Qh6
rQTIfdlfM3D8j1FKc7H4zgpefuc/7wxEsh6G/RVTUUPaF+hs6qmCgaTnjMMg9yX12xj0WknlWJLH
6d3UAnbx1fP4gvrcbTwr8zY7kresv/KWYrGcrWUufA8JeA0IaBO7Vtb3ZI6BnIvLPy2KK5oCjvIM
VHCNGEIgBE7WhXnEzsvOJaGGgLuvP7ohx2UVi9Azk0spGAFmF4Du5RjlZ/AH05cZiL6d/D/iP3kx
Eo+DGRs/IGevLWmrqNfOFMbUCK9vPkknXXIlUN1+hrhKYqVfZ4uGdvLYHZ2DsznfIKQlpllBcMPC
hkGZ+OtknfyOj1FcF64tfdWeyH44dtNwNrWcvB2IBJpMb63qc/WC4jmibZJRxzLNbO9dREHsneUR
QAQFPFrC2Zh9NQdVQ7tb8UdfmFrVdRbjb7GqXO0bmap9BxWC/uIs2pz/BXyydJc84TBRQFZPLusG
Z86CyESOjlCUdmb4FF1WBBeK7JFrmTb8lUH5NrxgQiYnYTUWM/rAX7JfAYlpJVZa4OfhiHX9gECQ
Bor5R3HqYwez/3XnH97tfPZou6VZ4p5NVA62hoDfdQQpmiXQy/bfyYyqrOIjq8EfF+rbixOyC2bU
i+5ptBn0UzAoIl5KOlSXXePpGMDri0QO9RpirEpC5cOhr1nTJOCprozkoT0kNUHmNmqb0eRoVLbS
mMk2ouDqdGOZJBZtSm9wdhuvwlYk/K4IDcVYM9aSK6VuH46pg2ud9mOzPzohFQe97q61L1/TT0HR
mCjeo7i2fTYNWuIMCj2P8cglhhHqvwGr7mi/9vObyNixnyZLpUmxFibM69bj455XTk+QaUuKDVoK
4n14H+oddPglSYtMGxpaFR/Xm/2/kADLMxljk0LfUWBYYLrSp969RV+3q6V8/l3xrWpsD0jXZzud
+DpdUBgHCk6oDXIMtZUzPOkwXkeBh0/j2vN0O6QRxHhc/7/TD2mej6BOINprk5b8B37NsnK5YY40
dnVCHzlA8cziibWBmwt1BB+ygkLiChefP8tkoxbY1Qg2sKripSKX1E0TO+ce3Zxw76cptfntSlwo
bf7WL6l9VFbuYruHVD7Msvgq4Dzp1gFWwjnRZiJaY2A/4I/x/f0UHHxtWiuP67jQ+6ccO/UzSL8L
CT6bWGMwh/Sb3NBVp8MRIoQ7HFEFzQ2dMtKalaN1JDJwskWxacep1puyPRt6Oubgu/+8nQG7zeG5
hZ4CwLE2p4zCmkX37oUUrxU+dArMsEaCAoJWJPb/7YIKadxtNAlzXPC9TH7aFVNS6c4dqIBdr39F
diBGy7VrGrBHCQQOeUduW1eMvdo7CCvkjdc7CdJAXQ04GIaISJzVcZpHfoZBZy2Z7QbToqdryn8+
f21Lgg+ndDC+noUEK+g6NcAPsNGZ8cpcWGcjyko/BNu1lFUxWqqPcVC60Zj1CrW61ZbssodEpJCJ
cqTPbPXVM6+oOeGRDnKw4G0/Ys4czjqZsr6Z6Kd4MWTsHBH6x5dL/SsSj+1P4cnvevtYLHEhHcvh
108nolvLbi0j2YneOmtriS4o+TNKJZOnEqY+D7w5gcZ1w/pfi8Wkehn1lzaIujGXOw41O9LVbIwm
10b7k00DV+OkAY4MxhrUdvNI7W3t8pr4dMBXInWw+WfN6BxxQva2jIxVY/bpDG1nI74ix7uIwwwN
JEDt9qpaB0q87N7UdocXQ0gp/8xpv39gOd6eX2vTtWJ2mKZ7xCPhuKu1gkFfG+rZ/VToeCn/ki4w
H+W0pK1JyQunjnZR6WtGXbRDMQtB3m7vPGM9V39smMCrRSNif23iEOO6UrWK/R7O9trteAQ36XCE
lDyO8Fxf7YlyvKjZL0jkxw7IwWNYd7yWgd9pfJWY8TqXsr4yc6SO/YWlROnBaxYiln9T/RL/ReYr
yTNX3eLxOG2A3wLOjPkYXvRX3zpAjuuOcMvMVUQs0npjkEjhsX+Nmk2nwS4zE6Inw0n93WY9CybN
pJcrye+xsI741nOpHzTc8tS3MlzwHSKaGVIsqCMVbTTNMmHhHPTYfxUTdXqb9jnho272bXeqHFVV
9RkG3FbKDDExW0ZU+uDbY8JSjloxy9Y+YEF+VOyW4OTRy+NMPTFkvj/t+C+l4GmBsiQ9GIjDSHHb
exYx41GD1mrZ+Lac4cmL8wH1eMlJxZiD6pQB3V1HdfekXvVCMP81Hls/LK5r9Hl78l/WowZS8O6f
yw8XdBZ96DV0KCowpXSsb8LsJw4H3qClXjsuJQ9eGva87urckQCrfBnK35kbY7DfSJ3ag1LF6vVN
hZMlMbuwp72gDQaEVllkSQ9HYey7YRXKaXQoTSyoDj/yqQOVMAxkTvjCtNAJVwMJkW0vxDcnG7bd
Tf349J93RfhUvZ2jI0qEqpGT+pTAOLUbk8XQ5/aOfb7HNPRz5bDE/bKfQB9uGl2efx7S5qsSZnS5
4cfCvZ8hqmOssC09ZEonZuKDR8//aOMNb9hFTuOoakw2FTs9FwyMt/wQRXm2Pr1lmoeu1SZFItup
n9dG97cg39wKTDUXKiUbhjHzWy2HGOnMWaW+Pq27XwwTUC50x1RxrfcVSTBlnLmDXkUa6MH2ozc4
DcEDbpvEWAnnlpP0M/4xDB1BjWke1JeFoM6sgmVwtqujwWSvF0iotdDQ8v0xrDrm7i44vI1DWu7T
NTM35VzZWZ3PHnW5/VpFWNkhYNpCFN08HQ+3KiNOzvuvn37Olu3f7B11Wk86DmJG2msokECaUTBm
P/cAs8Y0QwPMwTipqPFngyPNLdQq8d7UYM999wGtI9Tqj4nL4BbruHkPWvHMzZ/FJWXHgpfcakfc
yik9lHL5n6+xOz/qlU/4RyMPV6jyKZQ5ITGCLxUDaiHhCEFfJyu/7BDXS/DIEFInDK4kdNqjuost
IXLQz/3tatefruZZZajdl/8T01KWBEapBYgGxDjbj4bSom8APrY/CRGWHOGv8sfBRcWJNgN99em0
tMVEFKH8iaTD6/XKG7RNOHqrb9lmY6ipFZs6KKvUn1BkNRk1Ht2oGTSlv78RH5ibiClfnTdtYLEn
hyqTCwAHib8uhUbfuqvGjxT4+HxSZV2a6wv5GahVQC9i1niXpsgb6f98XGimE3qBfMU7Qu73H5jL
Y/Wo
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0XyliKAZZG8Z0gWUf+dOVkMF/XYayuxpnvfAGR3BLEfUbXBqVxDxxhhSaIW
8S24Fkik8VGBV36fGujVLTM/yOY7K2UdAhFkJ3TEfQD7uAUhU6faqEJIU3AfoYH34ggJkAvucQtI
Cq+5N8FphabJ8MG+7ZkQYdzS9Dd6ficCcdfer/lGdpA2w/jjscRDFaTbEMtYm9YNvq6M6MFM2o0z
mfq+8xnoh3plZLwiqQplrNHi7sW81BV6kRufHIPAmlVI0tjftkHesUT7wUltfm4Mv0YrOqxHo/+e
WCy9Uz+NyXyR6uEN8EfoHowRpwJitql4Vh4wb+BX8Mx/49Qa3r3QJzjyI7Y9ZHSlNTzZVI2lTjkz
viISdNa6XoR7Z6/tYnDz070TJEHYIZnkXOOm7Dfw8vf+zji48eIvyhMVJCQ5oQv5n5Y8Bshx8Ceo
zCAKVKfkFHObNbjjpIaDx2oLCUdZZ5lbs7AnV+X5lAqSzHfgVxomsDaNcXAebo19N28RtwgqpN9V
72m9kStGNeud+LBkYd7+B8joisk5VKpUHNnA/RML/nClm3xKJMJRvqvUD3CiDqNkP0uKfTA8qHGY
7XIsjqRrG0nx2mwIr7gDtChkqirMghaG6VMnkP1Of+7WR04/fqCSl7jM0mYcJc4qV5mPhw6I1g3e
f97XFTfKtkZGU69wkdO6R69yAcGfwGMVYxCOWt9Fdkp+E+KCO960h8ikEwo38n6S6ZcuuuPbeJov
kXfQY+2hlrsM7/80F0HOermLE5Ul75ri8oPZkQe9xmLxL2CrjUDEWiXMq7UNXMA547H1CUeqZgqF
frCLJuZQ6oy3AndyTTUxAV9mQCsRJh8UZh1Zh0uqVECIIpkLnJqR/3tulKVNKZ2V/t2u87T7eWpZ
4TABeboON+Ee9Jnhg+Tuz9vFMLz1rRMUiBwU1Fu3ytulO46JNKXfhjiUVacACleQd06+kR7G45Cb
n8ky0YRj5ZSOZHa3siFu2OU0OdySAmBDXmFm4JyZ5goZAJNd9rl8JSj2OpNhliVF0bgUXgcmoQQ/
u0yAAau7t2Dx8BpYVI7opE0UmT7UrvqJrq0AbH1MMto61J8eMB+tY9LOrAmbhQVFHbHuiBS5hmEq
LY/OvfCPlFxh0rkVZrBOEbBc6rPKjBHWmzwX8oIxxPFhq1bridOMGlTZQ4MDr4/iPH1g/gEMNhuE
JtY1zrmGFiyloF/7J4jGvkxJbrCEg8ehihwOv+7FF0/tyPQmQBifkdLbULgG3PfPjd6XxfKtaYCa
/RXOViWOjU/foHY/83T2rLwcwlYahQHZtLXRnz/6Ssz9ebOqgmbn75plwMs16Y5DNAfURykCgrbQ
CQuuGo6GOo2EpJK/ve3+LW/ORNzbVT65FyQBq8auQOnJ+M6OpI3wCLd47XNdWTfksUr1L3XiII+h
ewHUJ4X1uVsU9khwuPemuM/NkuQavKcQ7bMFnIEpgYpQUrEvVFKZDemfAo8IHUuqGrBzpbGbwlPA
8yrNQ8ylucbxI957hO+Kh+dAj9puvWuThoaeLz3Nqbs0F0uzVxgNHS16YnqyM5WQkxEuMgWe1hil
7psCp6gnzqovt6ARgMNQhzh/pT+8iMKdV6JR2Rk+47lh5ezMtBdYf8P7uphiQ3pIFa8B+8Jp64Ru
qNuXCoOZKSYGw1VzSyvfxuWQkQ/vhedaZbwOkdsrLl8y7Ymo4X/bIhUcMaa7h6vTE8BcLbzbvudR
AcVLjw+lfGjM17j9AcuQaCO8M0+9iFJL0222QJvpUMmaOo8LV4ClcAx+DGJpISU95wXir4DtCohM
7f7jSbmFmOYQiYalMRho0zYNV3E02iS8sWLKFwzC1rb3Go4YPbf0l/+mdOpuBnWyl2yJKFeuLcaF
UQB4wMSftcPmxOyxjG69KNNc2JWSO6UVb46uPUTw8BeexTGTmOMKBhKo7Z4tS2LByPxG24j0QQDo
+UPHDG5+b8vk6Tcbxe5wLp2OLZqT5OpbmPsZ5jDnhM4judpBSP5PqQuocYZmqjhKgk8wzKiuwEz2
/zpWx29O6Dq2dTSIxEaGHX4aYDY3IBzAAgqtpaKUgOWHvrzxvHbDtCRlryD5gqLIatjcwDFPqdUM
SgvOKfW0v4680Uc3GttqOrfwYE3xIr7F5G+SlujJdEvo7nwSrkozt6Mk2TnFjIaU1TU8e9xLChJR
ttOLGnQvpvx3qYX/jghTxYbu4pVk3FNYcE2t6n9pyvfuO9S+cFQY7uhEYNBF75B84S7HpccTWqGv
UcxpohAjAgC54g15bFiirkq5iI5fbSBFy4DLMm/bXvBp3fT+6SDbcEdn5COXZSVsYhHDOlvglIGd
EpTsxK7p1T8mAiYBcurPwjRrLRPie3B0L4udcEzQyuqmCm3mJ7Ju/3wFkAzlibRHc/XIqWFbZE1D
Hy/hKI9kJOCmRFQZDnupmm7+Fz7pABHxYFlpyRFmFAzu4fwFnJIjhkrviF97weEsuZXaMiAcV6Cf
p08OMDrMpuggdYL/5+DOpRutTFEKmVYMzoLX9JcIeXXCy3DsfJVe2AEPcN8YbixgkX3SMOxldf7l
KFC2aCUFq/asfrl4fFY2Vew3t/VxmhqK0i+XmrscbQ9FpqxVQ9QmBCnLBnPzCK4LZmZ6WR/jrl28
K2ZpIVkHCbcrACgKsBdRqBtXo7w+ScZ6fNdjFPIPi1qNsbFL/+qFP12Mfz+Uvml8rBh8v7IX45ig
+Y3vcrorp3TZoyE59xzHkUdRIaTjsdmtUX5PzdDjxUYVPWP8EJq3Yn7yNl77ExI33bxX2+QVa7Wj
TuTqSgO5lHepMUQIGog5iRY0Xc/l5hjKjOaDfynz9cFkti40viqNbHJoQvyNyJsuWMOXQZLBeDsK
imAnQxph02cEDqJWUBLuhZf8GUOZCLKyFaArYCQG9HYfKa06cv1Pt/83U4InMuC5D61h39pfHfYD
nDECECpnPR2ZAzWERXgCcVNKtlWaEQSm3ONBSRys5uvA20maj8WMfYLhtWBd5MFF3z0PB9fv7/CF
HFWhJGLC36qaCzvgDLc4B1r5cRIWNp/34t3maJU+otQFsOuR/a81yqWxzw2OqlR+X+lm82GuFDRA
ZW6XCjpcXYTitJDmB13KnDa149Gu+6FW2uoQgj3nlmxQrly0UHKa8zJeD+7ujQFHJah+MnE3IEVp
fDc2Vhj+AXZ25F1FREOWMAQNSc+kfNC1MRCbZEBmmKEsp2v4oqrbt06v/EYRvKVBj3MDPO8oG6tg
Gr06UShZ/FGAWsw6VBNG927l+1/xy02uEObTxAxAPk58aP03d99Q8vzH4oJTNzYB6R8JRyNhUlGL
+biXgXx0ZEPEB7W0U2hkfI+DMgTqyOoONdmIjG/eoebxGsxcV5Dv4gvHsWLUkXYcLtb2cFsn2GjH
XvRawKcVBAeGTHhqICv2ECkQHNoCzBYmKClUD/C96O9AOXKN/P2uUWg2JlNMcx+UEHfpG/1kQ53z
Mnt0EzbtShcXBc6hBLP3bsfPqxZuRxiGIjVOqqRrNEbEVAW7VDDE9S8u2yv6xPkZrzSI0m9EPoPG
wD41UGoh9Il0vq4V36PgtEWpjVYWeposPFGspPiWQFV7h0VZoBxYAW0GzrwYq9PpVs8rXs2vPzi/
dV9oKG0A1bm825j5JEUfag5QXZAZ3a/g0CfIpu3PcLp1yKS2wmR9UFL+Bgdl6cQVke5AtkSeOY9B
//OyHtOJX82w4CF9DehoZKjCp2kum6IqEc4o96Z3rk+HYK0ir2Ot3OwTXMjL+yUoJ7xP/5AsNepw
kPQICZxUxjLU/XXqOzhqRSeJRg1bIWoDeTdN/cBJf3kZcHCyqAFnZ4A9/s+oF121roB4UHFbI7y0
m4KcY+WBmwvvb9lR3Tru2ZzjdgTLaCZGIJoIapKQhEnAme6mRyT69dEJjb5tCH/U7cC3m2MJpw3Q
TJXWlbXK3d4SsUKKkChv1QK9mMG/aQr+sf7IcuNwbUjV6ewsYNLk0/pc9dhH3aQrKAWGWdS2XQvB
I326y2YdmMyq+At/4VaDk0Boy9Jr2ZkxLpeNTjpldhZfa6rnjoCkHxCAcKgE9juVH/hEo4+gTtmf
1ZcHbEHMVfKBRhTkMlXJZfgyQvrHLjILuWb7lOHoZEWxFXmuGgcLXkmUcocWZUF3ze0aQBZf8XTN
bvSwsAPtc+FLGIPJJOHgH2XESBqPKkxeQo9khtp34rTqWXsNUUWSCOGHej0Zg1bQMIfV73VOWdPW
ZuYJFvOMxNcYqx/RBIm7DYiMQDG9QJYe1KZ1jXTSmIDGUubuXxqkii97jrD41qPU6Jo4KbOFF+RX
+URzl6O6BdR/ZAyTGT3UTcqES9AZuCWq1Zb0mQIWJ0/gd6HYMRAPmgzpK7DR4ObANFQJHMGkUvKR
us5XkH+S+x5FkL4erhUDzfU1MVKO4SYNkvDynWiuAZwXla9CfazcwSvUlICxOhoi92DDAF/oSZR+
ahwNH4ptaUmjskwkkH8dCZUQwwRSkm5JMFLh6DbwI0yYYnSV2fa8W7VRpcy5gEWa+bjdIIqkkfkj
p6BmknerHdoSkld2s9MipHwyRqcNrb2PKyAts7L9NHHMvgRHn+OqDJ2/GO3uWQOVuI4yEkif4L6Y
dXhdUeWezWS1seGgV8i0wR5T1oBKHhMRlkCifc85LVr/Fy19MmzCr3tWJ9c2Qs0B9df7Vf4ejGRI
TCoqPmlBzoyucwQgTKSQXQ3R+HJNxCGU5dNl+Jw/viHCYStnZaZpl6IAXMjfETG9YKwgDNpaZ1rw
gi8ugbqBIb+rRY0NbPkg4pub1NpEnx19jPGVEId0O+9tNBphMoHhBuk89O964Xdt8sOFDnNsbJCP
4+Ox165n0rESc9BrMm+KE85WInsjmggYEkO0aWRSkI3TE5ZPMLCwnP01KAHi/iIRIl6KIRe/NOEC
FU9ofZSNZYAnwvyhPbquPdxRn86zvGeG/Wsd8otgH5Sh7eMtqvC1X06DmEMBDEaQDlA7rAo7O+pl
223ZJdiYY4d9hir/fWZGrvYEXBfsvvXTZ/RvIIp63uish2vm9w5adw7h9ax9wSLso7IlZCbUMjGI
/i78VU+cv3EJlRRUDyExhnZhLNbH7jNqKXIUS6vVxYWuEh+ab3cgmqYM89tMUqjpBuhoAqA/tUgc
XsrJyZtooemkew63wEmWt9TGcAW9tIq/v1VKmFa0C/yrq1+L5LmDC8APqjgKZL+9FcrEeR+nLLQc
OuYQ2DiBOTmPrqCubncfLNcpHbx1EC+MDN1T92qyFgbVUfVNHtANGwwgeEuE566zAaDQh1dtrUvd
G1WYLCMnPezmxs8GoI4oi5Yn636ocwITI2uksTlarlfprgJDQ7zgejvQ8DtgdILiQ2sIbvCAe8gu
larWi/1YgBQH/vdOsRA4eqQCZCNLcpYsoAIxC9cnMNE6Q3YlLQJEzSfzzVM+xzgL8Y9dCoAiwM9w
bqOSnK9sObqRC8ispCASIRKLw5OwhsTFzuQfEhuuPonNaCES34jcKsR+/3FOJeXffhY7L20amdTF
E+XUWLZJTSnMUm5lccV8jjEp0S0hoRV61Ak/vVn0ZBvGFC2IOSySctrveiO7vc4Bhc+8Mu/us7ci
qLBYSvOKygOKSu+zbYzIshMgwPhkRP18qIKID1aTtEaYuZeS+6BrVchV2OzS5E1Jrudv9zMQm2HN
5MsLg+kAWbJDZCxp7KYlGuvYheS+BmsQ4rPZ+SdzDMfkYHbOzgL3v7F6Cra5pXGCc97jSsK2wftG
UXi9C/vJCLVPaw3GpVf+aIFj6+ynLZnK7+km/Sq4XWrFP9AGL+ImyqHwF1A+TyOIvVjTA1kuLkJj
vyrgxXfblEVmIzDhNCfFM35RUjeoRez+t3x3mQk3pV5T2aNeKV6UOtixmNdTlv6Qy4X7ih2cxAE+
uyhsmxM/YghCcgsAcNjYYsJXkzYfprd+f210eIyuui5+ksWTROXUrYys8XdqJIUsbfgVqDq21j96
lZQEZbYZh2DvAk5LuD8+Y5KnGkRdISef8j1ok5TY2m79bcg72aK9B3OwtjW+u/5UzgZ80Qm2b9ne
M20yX+qoaX5R43tOmDzEtzMaR5VWC3gzQEDHLt26iZJejW8KY70bEBIKtAetg2czqF4xTAA2u8Fi
RWr18VfhYrDBhoRWCETE632U8Vchszct67l0JrgqugfVQWpz11tBqLnJEx2VZzsdMKbycWfDDqj2
rV824kbUPRlLy/D5jqD9q4p8YMQEDEIOB4H8BEZDoox7z5nqC8VIvZUmdKC2Pn5onK4IkAU8WV0I
gIgOpxcqxoqiI6B5uQ3Evfpxk+aPBjZSVB+rkBaQUAV9F+kLFjDEDRRLAcGOD1mgVSNCTvcoKbDY
CvjINSkRF68/GNBQMyvXzp6yYcQx5XpgWTWr6vU95YoTKPLtwCJvxIYVgoPfJnmORN4aZqGfL+88
2NAjwU8W7M1w6FXNOsW1zCG7SQmrzf7Fd6r7eufklXF1yKZaaGIAYfCsC/Lzk6OdRodj1aLHMOT+
1WAhOfhDzb/vEEbNEEOZJTIAlX066aKjLDD2UtsvynlbZ+rlbUw13yRvRFkUAC3f2P3/X85mCaEa
bGKXMulWFWUc9Iz1cuQ6ohEGgjQeM9pGDzMW+dp5uWBGBiUFR7j1miWXkHzhMNoENMiU9bwn/LKO
mEjdx4J6Cyk0+wtCtSFbN+576rX6CwoBKucEPdkx2lB5ukvNsJhVN5q3dDn+wD526lBmn8Hu66RK
sl9pAQpa1rpW5Wd1gj19D980tZo4br4iISeRSjFdn32z0Tavu2hpC/bM6Bw5rLvAgDETrTgTyy/5
oEPrCWsXqlb/KhnIVbIoupOHcS78HkZEcZg8nx6p/64gAUBwmPkW8UnFvBpts+sLu3/nsq89egLh
I4mKGW9sZ7fKlNEEtiis9abYkvHeb//uefC6XMJ1NbyIdOh6H0vaF0y+jGQbZ++CP74qXjA2aeZv
leONpz5thXg7gH8koLESdis8g0UaF8j3lWqcYIRWbEwQyZcPInxSk5L7mRylmeFGlwoWecX8aWDf
5xi7EKE28r5lkDwxy9Y+QNTYZ6bddvLcJSmZ6mEZsf1oXHV4mwK7ZhW/GafqyUOK/6Tm3Vy2Qjbj
5s6EAHiBfbKkEdhz7iH+Q1tgLR1P5fAPvfQ9ygP79A5wRho5XvDmBEhTjI9surzbXcJP8bqg7uGm
k9ricpM9wKzlRmcBAEZFrMum2atOF22dMAzm+/Sr6ub9liOUNy+bUQRcF85tPHy3GzLXvh+IqhnV
jEk2E9ytEdZUG/QcolHjvNQ5rt7CuuChQrQpez7WqQ9qrV2MwbbS8wbONT1g/SN98Expck63EH7b
GjD6F1+vIb0L9NFptMuKmrTdocYqVIUWyC3MnL5cv8UVm4oLUV4nYFQj918dUv2GHU+0MaUUsDtY
N6tUWmaTUBH3hQQmofLnxZf5eQWA2df7K+OQ7KKk3lAAldbsmamLvjq8doYcXnr+jxqu1jaBAx+0
1ov8049CbKptFAIdz5/HhfG0czz+irgkZE+4zCdRX3duhITBdLwxXSam7TvG93zj1RuOlGjqIHAk
8OQHatyNCS2LvytiHwmvgLvv48pOk1BmNDMvJEct6+85cRttbbAYkU2j7A0/MClIIOmJsaWuPxOZ
aQi5Bvh0G9+RI9RgS9ZLWqzVPzIYXgq0EQunZP9Ia/6IGhGZAGCKA+kT9wHfpnqyUDGZhWvIpVDP
RWkzTRoac+71/wOPARx21s0NSboxrLzWLponDVhQUxqQnPR5nex1O69zG6F2preoThEjqKHdgpqW
RycFZA3OrUW/VwWuhTq2im7KnFf3EFZIrT6jTKqJUkjVhbHtv3EcwDr9x7Rk4Xt3y31/INE5pae/
h3BAkGHyAD7E3A1HVgnt7hzxdORet/VYDDZbGO4TchHWw6GF33w+7WVpI3BM8kJ6tVJjs9lJffXL
LX/LLR5RESOOUBwculZMWV2H/d8MfrwR7lhumPJP+udxd9Pf96oh5kh2YhmCY8TMQCgykwwI5EEg
kyVdj71ABJocjGP0Fr0XPBLmcoDLcZCGznqLtpT4g7ds8LqmpJwURYRdnqOJIR1Wacv6wKYF19rl
EvF2Wm4Ni1TY4NyDMSNvqZuFSrIjzqxiV/8NDO7wgGDnodPnM6wr21memUsezaIdr/suLta7T7BR
xlNRN8SHXfNre214BzkUg//RlNkVzuNEmpnzDkn9cDiGVtTCStpO94yhzLvyWSMdtaGEuQwyGDbv
jyeo5q6gEIO4YXJc6AXuxx1igpQixlyeSZt7QVz88e6o5G1MgUdDrGV3lfi09hhwbtxycCvxSTUG
SxNcWWz/Vjr1+Z4gXjOdBPp/dcG+t4vMeMTQB0PVgFh0p01KNtNXPt5+kI09p8ldbOqj5uWs0BLx
G7aKSxXPmM/6j8x5ZqNpwjhuBYxlhKqzXDvEvENaqKYZaqP2/v+j708p16rHRiZFEZUhRup43lyb
9i6j2qpAhnEtsh0E53RyYuj3F4Yh8//Yi0X9vD3BUhqrphPCUaWN65zaG9rAEma1Xep3Wg984heY
RAn/m3nehEZ9+Rll1ZUrsr33pNoAZ82954mBa+rsv+W0uNprVETpOmkCenOPVA1RYSo+V0sI9vf2
gZKQDZd2CtEJ3mp+vU6PH02kN2nNGau+HQpx+imUpFoVz6Gp6nuzd3h6PjznIOVGXrRUeZIbWygB
9UP8hgKckQR0233b8uG8hNglN0Yo3Hd/dtJuKlfTDMuVU9adZXOtnashSd32an3YNsAQlfmSx6Hb
dBEOgLzakFwDUAjpkO1LKwLu+wXiAOeHf0r3uhrcprPrFbunv+gQmR9hkwrpIQnxL6ohzzliPv/L
Q4dyc9rXtu3Wvv/hpjJIuk8XYy46ZLQkZPqmo6Djl1G4nxdyQyr9c+YBGZ8ZCUxFXKv+b2u/7yVQ
TCptE1rjTj6R5TlOblE091HWbjZ8YPrJdFf4Ypbsajc83fo2AYZ6lLgEGC+A8zcaBvOq7kPn2SuT
QtHHbZHcAwaGTY3bbjPWpuS3+XEi/5MNMNKfs5lRqmPDDpf9QWVpeI38Cx7YD6mntl/Vw6qLulil
bOW/6zhAsIsvlGo9+5AecPQ9ifuyPwQ86U2gTVQfjnbMECGfSMgkpDbMjPfgzeycwmUKvX8r8pH+
+F/ctUjSdWGnvh1NUMozE4RhJiSI2AoUstLroicwaOY9mavVGb+vwoPtCI/ga1gwLBeGQGNCyelI
zhuH3nqV4Dgl9H8poW+IiOAeH8717nkFB5nfRqmfeyHQO0QbMcvanMBqPK3UXydqgTUkLH5gYtuf
XrjnzLY2KETDblY6z6w4u5LYgc2lZD+QCbl0C5g5WoweLXFWPSLBAGgUUOh9bP0Q/ATBE9DXLyW0
Z5sF2GHLv2Gt8yJf/5SKsuA8JOXBRkQb3PdPaK/ywC/IZ0FzGGcFZRYGrFmYyhSRGY+SHu/1mokR
vKDnuoq1y1o5tdm+PsN5TVdILGmWQzo6CZKBXzSmtItPyeKSoOQZIOhtVTChU8B0+yymcs26tvUj
x+6oq9k+QZric8RwlCd6D5G5nBXSG03pntPU9h19Wc64OBLy6JQqRguVrV/Y+6PmLYcERTVJ/FHU
mskEI0vVAmJw7Vy18PyEGYEmZyf1F9l7N0sU39ScZwXaS6tXt0bExW/gNvWBbU1kI0DUdrD7w0Vt
dGq8MYcFKwcCkjTe9og/KTKij9e8XhQjdmTzNyZNxhSdQNwGnTPHXsXT/EDwMRxyEuEmgFryQ8Sv
E8N7YaMrDn7tPvvXfVlC2TJaAHWJXWa1EnG8JBzm5b7/4knt/IUx9hoNVeSpK0zZDn/eLnKrxt/r
o5MDjFjSJhRp0IqHj/srGn0kO1Tv0/So3oyMoZXoFn2Kb61hbwOtmXNPu2whWFlnmnxrrPagh5H5
BnApnXlFJ73P42ytTYyztMQB56hdYffs9U8yvDasXt2krHAmgE+/9srw/UcfWYbE97j8J7+CB9Pu
fozE56o4ksmuifW2oQinU8eiy9TowuZ03QdMCCY8PMPGECj10twN7rJkdmX6OAjm8zhKIM6JrJL/
tLFWuCTKtqTkRSBK4FQyvtq9/2/Uodv9QpDUbLfUmclM0OVzTIlKS55vWWVbq4P7V8DIvz54Mc6E
tCQFYFeDcd6FsuQvc8QmmfP+A+FlPHcitwTjzHw18O31asKvVF0TRhV0pmKzwuVdNLqulTCqijo1
kKLeZW4bydSaQMrfozL5oqxeVTrYVJ0o7st4VchEtRPtm5+5I3/51rL08HW3jhS3ofNMChkr+1Ih
x6/swgkCdb7VMIYEb8MNjTsE+LnM9mZUcucJrUMb4Q91ekrI8fr24TjmDiz4I2VF5XXlNJiRuCEM
isxvBM667AHrqf2+ORDa9R6Yo3hXtteVz07EVWjZKPfXc/CB5ce8NNwhRHQUbCJyHaldx4OrCMSk
t+BRqPhI5Li5WivbdsToUdeoWsUgMWfHRDqfV05dn5MrjID5arsUtOuFIY5rC+p3qLoPwubW+9fE
EuXEJPw5UH0xdIw/1l0TC/K3yM1T6oNtAcCeBhtR6/l0HtY6A1RvjqYqTP97wFgm+7IUPMYsPGm5
NLmb90BQL6XrLo3l/b8cf8sjr4kwZ+TRThBhcSi1v3hhsGko5x3b4Oe2EBwWsI+T02/RwcW4g4OZ
8/m0wCNmR+EjyFXflzkJi98J5PWH+hmSflIz0DnBQ0fJ3XyBrIIRcErhndq9XNb1dThJAsTU/2O1
Z9IM2lYGj2qV8M+U8kdkiFm7oBL9UGYaktQMf62sx7xBQ9lfRa6/ml91pCFHaHBkUpX0WTilVikZ
kms3gt1IUQ6a2lGvR/fe+T4h7EiWQFJN0YNoiSeKJ/PYKeN8k8dAzBxWHdnZQ8Bey0fhJmeWhoLF
GqYafIvXQRmq+1+0F0tybC/72mf+xAyqYDl7k0Ob/WbBDIVRXKqX3xqmNJuDJmDBFOGFZLzwzlvc
DD93L0aP6j15h2l4AAFLGQbxAFjbMXMCQv37D5f8wW5uEVEvehvH/HS6HwsA5Bp4507tLsBJoqwb
u4klP7qEhEDXHijQU0jgY4utXUpLyxlXt28rgxKaWKHbEOJg7AHlNXEl++vcFNNs1t1xmKu5PgXS
pzK24Ndbtt5T6BJmZ1qhdfoKbPwDjTPjuuljAaPY/XSbJnTWJRdisJUc+P+/ITwJNn5MeTLsIqDZ
01PPdaA6YYgFOTq39t30nV4x3iHFECDWf+XNx+0z6TwNsydfDg0j+T9SiN4KfDzAcGIxvdPiL2Pi
j4FGdCflU1JjmHb4AVcSScEn8gClYlruvaKmU1SiZgjAxKgI+dDUhcz3efpE0hYKXdl1/ZO+qX43
LywAZAJi1p3rHo2m1lLtRehyWRsNpq5JQ+IzhVOIwnH4WJLmhpHEfkoDbgQ4EW4c+DTkdnamsLjo
X+uCqlO77uXpIohO6wR40AQJDrqTO8shyPKzyowUma66kNd5QmKI9UcQhh+yptDXl4sxP2JgtjRs
rtLHY7YgncG3Cp2WEXuawgxwDUP7Vko+48MH5iBEJg5j8lL1GMKHCQZ6U8bPjsHV96ZyGRxX08+V
x6SDacwpckkXk4xztCMXoyb9dLDfDauYhX4OubyvatVAeIYD90k81sn+PqvXYHaux0q/L1LMJWT6
mRH7oWAexT9xklisclBr7h/KZQ8Td7qE/JWY/qkecMMdG/eoHemHyXkRAtvG8i9JWNprBFyhlvAN
CfFN1EYfEAfPh2H3NHkTMOqp34m2WtJbiC6YsPmvp1RSSzdsA8R7wPl161gvBxqcipglaTfCGinh
kjv8K6IfEiPZVWIijnI3+abBSQVZSBawfkJLwUm+NkZYuKWKL8W/zQqGl10304dxiLNJBaIBqRpz
DVxMCUKfKcpjbByaU1bX37bRqa7f6sDWb2WCwa1hLRhlobLOjDUs84f9ZuDE0s4PDMgFm3dQTl2/
xzZ9ku3TtmBI2c/QMHL8V+Lttbk0RikboxoMiP6Y9zqNvb1nq/MuuGz+ddo0IfwcuLSRnbJDIS8F
px7p34NX/qDPjZIhDfzVRrASD13KLZLgr2c0736KWdySr80pYCywN5hi0FAGdf41oMyg7PjAZjG8
eEgaFwozSorIIfxDHISlXcc81kZuCco/M2Y6MhKjRonjJgj6UoGUXnDI1XtONK8A0LhcBf5Dc0tV
mrXHhxAdI1n9hhaMhmecI831UnR0dAH+JoszMW2qjyvchpbrwnx2ChWNE3UodhIHiUCDUVmRjqdR
A0K/R17czhtAveOoCYctvmxqzG+zAMgDYrD+zzPYqv4Bq5XAYuJrJV3E1c3mBsOan9P75wSOAg8s
NNgkLjx7ET16gSJiMoArw5LpTVtrVeKEwUczOVn/YN2U7B31l2HmnKXX8HqOnq8ZsDeb6zMm9rAU
FacDLAKHE3W2iZO4hoP656P8oG2s0RLWEkxKmM2KPtDwTgGNtqKegT6QpG0NfdIsRYn5OZCNnt8o
ZWtBsp47UqSwa+cHwR7HOZhGMjRWbU6S3Xt9DfaUXKOSDrXgM+gIpq9ZGjWsEsEFN/8RMcQ7mW+1
oVJxQj40PbPrtUUqpp4+Rv5tI/ttpXDwCZfrsIkWuRuHvw+sEC9qByuWc/HEQB6gl67z2ECsA6SW
jlfQbj4a4kEmW+NfTfqx9WsV54GhE9QRqMBn+6jDfDS+kjyWeOoUPxbLqpMZZpn+uhPVtZZV+sf6
+yMiTr1yvupIT48WQCtE4N8uKvQcMHPnhzhDKdxhkCsgcoVGn/WLg+Ph7reusppf1pA+Fk2ieJZL
YEq0Gawz1VYmKR8glF+kWP+yy+8/DMJKKBzMkT8JbUmTsceW9IupKRw04TETOZXRSjD38Y4u7Evy
wDAZJNUWqRLs3oXrOZ2XH/qBV7MrNS05fOxE3k3DFT5D9UHlhLCRI+QyWRPo5FPY1Ub0SA7up3Ew
co56vy1M97z7yZe0+Ffuw6dYwvYleTdzuSgQpSbwR+KM60c2TGPdYBNAFhAPv7gMs9WgNW1szWnC
UZojS19O/82+e854z1HusDsq4YNpw9IBmK+EGkGIb7h4ARr+qfZcUfW+PVrEMGz3JqEcWkumFMDf
3MK3PuQvHYp06sq+fkGVxT8wn+wZ+3JztbJRvBM3RQyq1jAEVnov8f7fLcOmrbRs928dQI5aoUTK
Ng3e/XU/CdyHVpf/9jKjIesHHdEUT6kkIu+kFj1zmrLsZHQ4JTw4nUUj9YRF3kY73DYRQzfbOMip
gSrFt3RkwX0X+WqZXUtgLFpVwAqAJ4PflZcI5Y8CLjKQgrdVGpEPtMKklj71idnsv58tA9U+Y/3+
Af9FF4aXeidyQm9KK4BPyVlkroOwZW8Q30WbALhXszIc2t3UyYF2I4qQhW50y6k4vVj22+zf1prw
F2W4EmOFyZcno6Cp4d5cdwkHfJ32QkvT/nOTfGWQUcvHYkeVnx2MO4zVrP8aff11TKX3FtA3cmAz
zXWMVTBxPN7ggf1YN+MMdH18g2TkMOJqVOiBhxpOD10p4PcbYtEGSL13CMQ2MXdS3cd0EHaRt+xz
pZiYAUSez+DoR7YHTPpFHPMu7jlQx2qU/z/8J3fQE41tPfNuEMTTRY6AQ1DXofS+9Fm0zwlaB+rM
GwBH/fR6Vdxu37XzHQ3SNVEjrJgY8S4R61SL/Zx0MEcwmb/wRmT2NQasNBsDgQIbWF2kYgdu5VaD
sk1qCuOk2/zhRYMtDd/AM63x85eIQc8oZYDI6GFwVu0c4v2mXHgaxnE9Wes04FRq7opD2Fkn1EKv
mMUQtHAovjEVc1k+nfiHyF1an65kIW8EM2JQXHiu4NRTlkln8Q7YhqG5Cc5HH2NHFkIyHdvPQ73z
7/3VA7AbXbo+XRDn6rVY/SIjyy6D34TSjwgj3OnU0xLPzhKCZN9RGH8pzEEzPufoTNrXLTdorcZR
p+QWGRIlPfjiP8JnBV2068SItta6kcLxHAxYb12Bvdnn66PkZ1o2fowB/Ppw6WfHCptWmvic+jZ0
cFO9UJWd/GkDuFKC5D7mkiNjQe6CPWddh5bL48lEhIXul/5WNrkLsQT+FNg6GqFXVXTs0YpYBuBH
E/IMD2W5Z9+lwlMfaOJ3d1g9EqsPaQJ7AO6WNWkxiNSlWdDCAvvJ82Kj+EiaP77ukAtFHDKXpylH
aAao+S3US4xl4UQYyaa7wu9UzIM6As3/yWhXEnHG1oIJu64s80uwCXAhg04JDdaJofwqxmazpM/0
Jyq203t5kllOxo9mdHYPQcITm/FHZeKIcFyR5SLzdy0Blu7cI3cuI/LHVZkbEeiSOWlmokKRy6bG
ZRyNk5S406dspCaTUsQX6M+TTI+viXbY7gXzk4agBhQcVKWaGR44yEx+vsYYC9vPaYJszGQOxUU4
byolT40Ni1Skh/5JftALk72tN/h9vezK0fnWYeZsA0D9j9rIC8g9AopidagxOy9l+plsFNOq8bUK
lIPtSY69Wig3DugwWAGZW59Pd+aDORIsl0C0ul8/ADKHP6bwtISazAKCchvzAy2JFYjNwqZTlMoH
6Wl9IqURc5UsBcc4KiP2edqMkBO1lAIJj88j3t7GoXq2nKKwETy1ju3K1WsRK9VdUV5fnobQeQ4F
ln3C9s/R+fr6M+sgLAzXLrd2NN6nNj2WO6bd2Rz3WeFRvS1J/vGOnTEw7jzPogYGmuEDlpe4W9Ol
0PcNQJZ+WA/kHA7T5NxCKimHagvB4ZjKGKPMjoT3u06SikQYZ8sepQFOpHfqvp6121ftc7u1V2W2
HCjIxU+fuB0FbLM08V12prN0o0+UASJjHCO35FlFHPYMmOJDO4hhMCFcxwHmWVEGFsx6f5UHS7QO
Qw5cxDXKXn6nxlqIF2B66uK+NV9WQSmOeOkEIjyETuCM0fIBvItXfwRcMWZ/NfB3HKuia4LCrtfZ
ptjufJ2fPT1ehwzTd5eJf8qrUaImPKC7tjfvCr3Wjw9UdUesWA/FO80lkETa94M+KeU1mNvlL7Ig
OU7phNU3FBBkg2GhYllKi2PV7cZALvM9GmdnSsE7K9BzW0LOXNocjNr2kCi3Tv/YEmDBSkGeA2NF
C3p5oY68l9c8FXpiPe7hqsp1WOT3Yv0oPgXLpXvoMGVE9noSKYMjEtWq7sTL0EIQhglTtn2V1qNG
2RRZtK8J1gtHEB4MnEEz+qbZqbkr3xnny0eObTgCRzXA+f3vgfwxO6VIIKxcNd7OcYFYueG9FPmj
n6RF2tTbkaEAKetCjuR46LJtw1/Fo72EeeId2oPewz6LimLkDNZE61HZDdlg4mj0MCBDcufSHNLG
yDKmDybJVa3RIOhybEiODeB0HgCPNADuRDiQmmknzFrtNnjPz7xUkvnAWJyxqhgWt5OwnL8uv+p2
zs3RKqzjcxCZMxy8JEA+x4bu+MHBIMCQfgmhdXFVSnfMeTNbCXuVFhZ6VIOfRZYlURPKUmVJVlSk
MyXuxa7VYrz61RapfA3gqXdvDlnsoo1d9J+BmARJTFgDsLaOOSG2QWcyMIGWcR4LwRGPhG7mk3Uq
uZWapmdxI5ydvktp1KsU2J6kVZNGc5HzY/G9ldrwsakq8Iy2bB470YLo6UPyZ5SmpqaTgpz0uT7b
dC4wTeX/HZcY9I7DS4s1+NVZ9AFgTyPVsTkVPQbPvwaHOW0pCyYl1B9Dd908AtzHmieulfCvvK0z
RBxI+ta/cqqzZH+m+BIlzFrRXf7bGfLo9U9aIwS+i00lrYewBKfy88V8FDRkXdi61Ia3AbkPopXF
3d2Gk2wPFPiXPpPJG6iSniOum+VynTj+d2z5Cigpc9JvGSawcUcuP8SSE2x2nUiRO07v71S+mpUN
PIdhqa6RrCmktwsoqw2UL5M1ijMcHvf9IYooX0VVuBHQDHOHk6Wiq7VBii4CNx+Dtj2SQO7+7j7M
tn3kVapS0ddsJAhBsvAkqB61BiNyF+A4BZFKUoHwk1pZ/uc1tbPlsb6RvZChSypj/5v3v31WlGh6
rUgvuDS2CUxmSD4OBsGKxbHOpS4FtqgLAZyYIqz/+WgOkMzkgbiicCU7+QANMFVA7hUN/qk/JFXO
0ZOD01CUZz93IRdoMRVUx1+Y9kDw14Room+AWaKBj198u/vO8+9MTA63sqODIgNsp1XdaiKVt9it
Bsb98yqK3ZMLOn1HcxP9JYrHrPzD0JxgvYuFLfCnYTiU+wv7+oLZmAgeA1ad/RqeDBenMzKKwFP4
iyGoLsIl5iz0z9stmsDTCmnjKA3IPLGeALUdG2B2GHbAVLAHChem2BAa+MIe4xwvck/va/Eds8CT
8/P8qY2W1D2Z2Yozo5WGPn4W/ZBBjaeQ2Cr7m5yRV601RbF71nr13mbHGf1c7+pSfdrRhbjCArTp
2i2CuH+1Cri9LQ8CFYYXtwhuC3vYojeHCapuNg4LqAZLgL2w8InjgxG12iKhiQvny4UOr/jutmKB
Lt2pnVD6BXXQMcX7xnLNlpOmM8V46MEfWVsa/sM2C/DKJx2g5a7Xr9UbZCb1nP/eTMeeHuyrLvsI
Ie7EbcTKK2Bw7GfBkCAiYwT6Dmx0Gg6v/VjnXrYx8oeYs13oCq2vNj59Kcu7VqFgLIHP0Td366U+
yO70C/0lctlgtvUL6YCdmIm/CniOsjslyZDKf4xirqjyBwKS+87ZdjfABahffJhThTfmwiWq8sKP
y4AT7OIXoKfITPLjLgBw78+fsWWsN4PYrtzjiJEfyfQvJXT2W+qyX1V2ht9p/9+GGJR6RF2KQq2E
CJW3eKiw2XjBfQu9SHPnDX8cnz9fxr04IoDYqb00iQnuD/DcSiQllvyTiMJ9AheV3kj3QEeDCGBQ
qv9CDGSOhgNg3mnf0mEi+jPRATiDIftwv80DzH9SfFfRE3R+nqbHk5XZz+C7fqJnrS5l2qf4FrHV
NmZnraSe9OaAgxtqNy0TpaLcWI2rFe/189R5A8j2VaPdY9PVLOL92hPweUV3yeM4pW6lJC7eOIqp
3uANOyWKDCaSujSK/fqr+8zz6VXtBqnCjYV24LyOYa3m5fM9GXWv/veBHIxYA/6avlKyQtC0cOSq
OAqRsE4m7sXI/Vef+oUEdEY4teSwzUIzcxlIiAIrIwF+TArW1ilgJK1IfmE2uxXLRyzTHqS+xqVc
zEgcN0ixSZDoUQMEErxcZEiygT90ihMcFWUO3GolM+19m7R5GmIsaui+ap4r+3CEOBI1zRRUhxZd
V7YsH6/fTFz6w4K2dQFdR5Z1ObITXLZ7WyngvKZas1rz8xDQoekaL4GLzwmhykh+c5xtsmaGPFgd
QWQKWFmVZGmBMB3Q1CMCsC5lL8VwdU2i++1pUaG0mVAlS5O85TQwZEKLzNYK7gNa0pxCZUkvCYu0
tTUNnIT9CIl+Rl+Vg2f5Kzd0yYtXRaV7khFEvUaqLhWlIpHSX+Sm7MoBsCk4YT5WiUmNHBx/IuwE
G72Cjy109zKA1ulDtvrck42CnHQ2VqB11G1Gq7Gn+LOU37NgYrzWmWRH5/H+IKMaazUyBxJBR0Z6
i4OPyPP7EC2hE/1p+bFNUeKAYlnWGv+p1stlY9pScY9ER7e0hMByku31muJ7PmPg5EhTGiSwTr7b
lS7eAq8weCL+7TeubxDmr/7TvHq9XnmZgJq3n8UV8WOYOLgCGqO7Aro/4J9PvuCYOTBqkPpJ8ncr
vYww4S/3jhRSIqvCONTLq9nDe9UdZLmQXH1qJLVbhG3Kqq5mwRCHMYcymekxlgpzmFEI93bchVMj
rluTTUXasV1hDlUShTulh0EVNhnMSvBkldnvuN+k+CXc26GLaAoe7qi+8ZHbUnTJEoD2a5RJ0c8g
z8MVKW63ucb9Fm+AAYyJxe67W0aAx7pHMtcscFhFQUL7sIqcR37rhzZR75yT3lMX4mK8P4HH+rDi
eJYq+y5i+sYgUhIm0U9VKHChaedjgHJ9B2B5n25VLBxwXJ8W4y/6u5YOy17Jfh93oZt6Ohb9G35Q
Q5JNcMXpVdEDPBu063Rer7eKabn2aveXVoF36y/xr0x55VNMByyI8q0Z03SyMVz/M1Fp66pUJta5
z06v6HnHTXSRnzfPZVXgPBpTypSeQY1Hrj892A+sII5CjYPA/V1eXD58ZSOpkPgSkmgdFLbWaVxf
xAgE3Er9mN4MyKRDVFAjuEFsyj4fgKP6dXHSnDZUfKIWd0SuZsMIcNIZUQ8NnVs6ai9BLtrAeLJt
z5RB3sLveaqI+nAIpYmD94faiZsJ8x5e4mKAIfxLMFFrYwt1UnJ29a+LfHcKZSlsOdzelHHc7heL
9VD2SVE8gaGSzgiFcQsHsn10X4TXRRO+/iziW4ahRsBIdAKvjkHzjfSPzhfCND5bG5gxei0Vz7lh
D+kfOphsOAXdif8z7jzGBFkMeldwpfDxEs/iI/RPvPmWq5O3LbS7F6u9hZuLt+g0g8m6wDciJjEN
fRE32Br7iU41+uN5NmDMEmh0UGDqKUV7ggFaetZPPBujegI49KT2KgffCT87AGqKPyNjd1PF0/Cv
7qZlXvMDuZohbtSSC3yuFK8W8U43A+1okBWIivhL+NN75Rm5m2txVpl2i+NDqeYb0V3dTrpkiO1x
amY525BLl+F4PzQFJcoXPrClLNcnu/gzomdKCdZDcaBvxbXBw/wTegbv4QduL2b4lMHOV+qPqGBT
AAYUuuPTTJ7m7UBC3KEF5k7dfp4YoMpApGbInrJB9zbkAvwodeqBjOjzRMqzFQcJzrylj4Hj2y9l
Aj3YGNdIxFXNNMkjMTs6afXmJjCXOmMqxedTqlCzUBCZiMrCakr/pw6JBc88VbQ5pLSGVJKRm0rn
OruZhMIR7yIBKMI8OAyHE9pJIYZE/FXAjQzT0XMMIX2d2ZeKiEKuS3Uie9pNar6aDEw6xSrGAbO+
647n6sub+cYfZ7YQx7/XcOtnZEBhXGZglVJ3YbSZNnaje5awxk8PsLMPI4IpYd/TuSGam+PAw15/
RdrQTwiES0aSb0sK2mxchr95y5O3ZW8Oxf1rQ9fO/yBn5F1NkAxEn5jwjNqt/UX590QY322VoDps
WDR1s10wdNPqjJNqoKpAoJyEmMn8V0uxt2lljRXDRvYezDM28earBjACZj+fdtEaFmOFp+OiGr+b
yp5ORDk6Lh4nQEVXxU2adOYIUPpki3Cc2y+2KEHARs1b0r3n62vJ3+KaLSxWJdj7rKoWbcn8Gt9g
f1Qt9OA+O5OBEbzTsvUKLlV6v3uWh1X/PVtHaFQe+BYTu5nuQlNG36hipUOKLFRhBtESrA1dVgCO
pFpXdGk26yKrM2X+UPK1bu2mGrBbFHGfRpA4FDykQPe/XfV6m5qPUo18hK2IiYpKPCXtwljyFhGs
sU6/7jY0kWR08pAfYIj5fhrDsAXuO6idcAlv2wOA8WXsRsDMdwBm9wADZNSLdL4TwsbfBIOkLZe3
cFbWuNbZCwY6oQJOc4sn9feVqKXgHHu+aeTOcA9U+c/CXD3PH6NzwUAYxUskZduDrXGNDG27fYIn
u9M8/ow+CZxPuf+nUh1i0i6IuP5qkn6HbPkyveTvEszXjX1SqYg2Uva1HniNyUnGk/PTUkCfPnZL
wNF2XrF8wqK/0R+oK94z+sQzNTAaSgEBylZBGuyfbCn4p5cMSk+/l+wMuINuqz7HfdzyLaeTWA/V
0QXDlbEB0rs1RRhRixZ3GMplbv630eYCYTkUDqINvIRFgw9CMJBPAzuVknLz0Lb0WqJyhHmC1MjJ
IuZl1EzBpcGQMTD8K4MEARzSYhSHlV8tLnyVjxngtmer24X00mNu8NKBVIOYal7+IxKY6Ytx7m1+
oPwDvnpW+pD7RwCUCgw6zE4yvTX5ifY7MdZScpLsOLu3HeabUPd+sbx9duX2/1V52iZdPvKU2nCM
LQCoV4xOzZPMD2Y53/6tFmFZu/qGL62bB7J552uH+oh/T+raaA4QZgCNLy/GZhKE1SsW+fTSyGV8
3y2qTOq8CkphzkHlNKJwvf0tK0rLGU5tISvR37AuLZ4MZ0CVBgLOKo/92Cs2ddrqrgwHwOE8V9Xz
JO3Qgn9UkUai9kCYbjYEOnhd9eLvbEK418+0FzSZH1G+QhQZ0d97KBRMH2lcdl61+VbkI63cvAiW
RH4XKeBKBckEXxO22NshhfxL5kaM7gE2bPpb8pXzcwGFdbmtGhY4HOyLaNOEU131MlmhqL0ptuHD
APgrkl6oLWSA3vfep8nuhYIFNRJNFKXal+0Gg+sBWKk2Z3dUFzjkVj9UX/fhSVcFeFhvAF1ukxUf
kT/k22OTFV3sZ1aD8LldWfcv+Xsbbw0JdSbSDe5uFcttYYKLz8XfAb5k0gTYBuvI03thcDkpYexR
y5Qn66OrRCKA6sMgyXPfm1kx24j4hBuKU1/jZ6yABHyjF6BTvNtDBbaYsfGtfgmWCZ6XPpF7W1E9
Vro/QiFTNFCO07Huv7C07CWMH5Lr4ttdGKJVZdrAdb+baYYXZEctw9garZ+oUHSmLP1xuASXcB7F
8HwVMdxsjMimMOUuY/yZV0WTUXkoZNosExVks5bzOBAVN4hMbINE31T7YApf5UB/leBTG2gB3NGR
RAbXDomcV4aDz55PCimwVxRaNrVF/g3CQ5OQKgXSVtYu6DWkgY1bwAj54BSqNzlh+Zi8ARR4LTkt
9H+Ktr7U5e+pqDIuYKscB5RairJMqmfJbi/dCNH/9pc2JzCbONHG+kzHfFk4b2zzDnAET6+0faeT
sqZJd7rpSvnBjsdkGqkJW9RIk4BOyqzOaUqYVtfKUbjJhrQmTm1w2whmvGdfdlc3rzwJn9BKif1z
8t1SlGQJcGCijPhayUpK6NOzacvo3wgVuuUkGERTd/NL1Sab1Cg/Yw+O6coafO57vtpCrAjPxkEo
w8kIKpB09r2cGQ1C0Ea1OXbNKVwwANcbtLpdGvsVaG4ry+1jjzPEq9rhBldx/s5acguerd6gVIM4
/Y5J/0pKZ3DnwezQzx7LYGPDMh8KngK4GfZX94IHe3N7oabDxN1DuPDFCuwth1cmkhRuFINzSBfi
nFIOvyMuwjEOvTPiFtv6sOAPiQwXmTh0+gbfLZEmHrERqrivwDXvjt9+xX2zgcxFNTcFih9r955E
R4XJFwBSONc3TStuwJgx0Serzojdns+1xr5bBY/MuwwpBrV9iE7zuNQve5KTJ8rGGPrw2duzf+XO
faI4ymMvwnGyGopQrGKZlV+VGZG/rj5UEgoGnFsrkLw7FvilKa/rM1oaMNKwCwc59mL+EYSHKk64
rV6UMVxem9wb92WsTSTkdkfE0fH2yhfTu28Dhm3hd1J2bORGPEw9Pb7Eca489RRKe5zoGsBmkMIm
1e6CgSc/1MTjFIZJAVaYDJxs1Ez0dHgCSrYHvaNcS2KbpE6IKF9SoCxVBZDnWwZdezxTjCmgyGs6
4/3zIouQP/reLRwjJj4Fm8kerABj2ZZgBV7mlWMLAAEoKARw2UVnfyQZARhwGway2Krwa7HI2UvW
r5Gu/nvzuB8cK6f4f07xIdnYUjeqM92x97mJH58biYGnR/44VAGedDX21O8a9yWN8woPKTGL/qlM
9SVeO4k5TBhl2WAGYDjCLS+Fz32W0rGWlIaoGv5/sH4N6Jg1SD+kCJZhsJA9yLZ2SbeZWtFXgDSv
azFrS+6k8rRvAtQbEtN29KTqq2HTik3jswSJOQG8C4llwQyw7se6tVkJ1jJ0KBm4OdL8DYHKBf1t
QOAE/sJjE84SAQ3afuopq/sMGXUZqYSpXBIPI0sZjfzxLkgM8OKjFlixcOb90w7cjr32iM8JhWdS
A9BzhvuaRQt1m7aNEXcGMz+VsVhsF/cKl8yP7D1NwSXvv0HR6g4oGicr2JL6h3KAK5M4iIMeVPT4
/jLYGCWfh2Ke8hqRbCGe6TjQPIeFwxA6DNKeL8oYMIcNOAc+oLxJ1fOZpgRAvAM7c+Jg+AvEysGO
6PY+QfJeKoWnnr2Aecw+v57+BSHuqyydIWs5+1kD+E7hj2OHilWqx8Z1tPBGQA/zAeDrmWJhLJO+
97PCWWnRmlnfe4g8GgPgHG+wvEPiuW1rJ5+o/YUILhHwwV5CUfPXHQH3OHSV5qJk7drGPpxpctvR
Ym5ut2YxvdqVg/NsvnbiJt63t+pmbWX7wlwEFuI7UxSqbTGpDMbWdi1cPrQnyfK932lPtbasBr+g
Kz0RB+k90AqsIAUVdXDIeqFjgGG8ZFBXHHNx+WDcz1oTF3xJP8OS4KvNKNP1jyxBIU1EzKYHHU3Q
q7Z8/QaossmfNMhMfHKRwCvsnUImrsQO6M0oN11pMCGyr6Yg6GQ5p2Q4l86xC4R038fizKm40ZT5
BIWSBKUOBNAMN7IMA3whui3RGQt/MsLlyBm35v/05Q9pWjIViuOCCASnurcq++eMd/wCgOlHCj7g
8jX/4E72gaR1ND0ZkMAxsNrbli+XJ7iEj73TlaUKeF/RLdzDtFLdxCHNbEMXb/fT3K+XQq0ysGHU
6NzkXpuGVpPQWFald2Tx8LkyGhZXfJQ2es3rl+TL/N7PEFpWAJBYKIBXWLyryeTr3XZm3fPzokrk
b9yRGgKTmtH0gO/ZaiIGRfjDG34oK64rArTtuElKnUl9EP1CzxykSSowChWP1J7VEVEniKfXeHJs
8mFD/quh1RbkJutfbYbOodzgUycqGEKsz/80CXfCFjyk6PbtkAE6b1JjfKlDeY1ixnfHjW1CbSg6
oL47/EK72mLKye0BfwsTl0bk8tUOHiFmIQmE8XfqIaDtRbXrO3J0thAFhXkrerDPEKj1mRjhrY+d
ItEU6XcPXS8gXbaxl6Yny2iq7jlE783hnpMV9sbDmo4Cdlc0p+9Bd1ysUNVFHD9zPuIhPNFFyTIb
fGRfj56I8stjuBfrD4mkVG1Vx4yqRgMwYSfF36RWTqy73UVSaA1njfUlsJLp9kdnyXX3sejVxtuT
6ZnpXOMIlfuidVvttwwHlvAjG3thKo+LDu++KsOxj7nbbqK7T1LcuH8bNivqZh9NAmQGuMuihJqn
1Dn/yeIfx/bSfB2ThmUJ7Fr9ZP/0f+hieMJc7tr08vcFoWAVZSqCPGoM1DQU2JOXcJQ5gwsDbbxD
8PGh72tGBfOJWgOn/OQA9LWRzlNj5ft04yzwQLknZ0RSWQsPr0LjLFL12fggQoAibFZXe2bQwir6
t1lu3/oScTh57HNnln+tkzKmfcLC+fTbZa7lXMrqrYK53XxO1uxsWvsClYQzl58knhVoYxjhPO9G
8keYuVaQT2qt+KP/y800tdq7jMFurFUmRMs7zs11vO2qdEUho17k312PdKywwAYmDEjoY5zIN4t+
rQ0kc63dZtsRihaPa5eZy4lNMMge4cKmqItQTWyjPSg0DYpm9P93nFenis8piWbt00Vj9F026VrN
EE+sCEpUSdoifFRChPnPosH6HGNZmCHiyUt5O2EkPtmw4N10+1nhrjfmr4pk8WJnmmn6i4ZQje7b
9lcNS2qkK1ocoAgLYnrEWcjG+KkrOd5ibix+9HQoyYwOEv7x+0Rbg5JuPX7WkJMDSpFJS2BVp4SE
HIa/oKQjISNXiBuNzZJ0GwHzVcv3gZe3PWmRru7cWvWbroBinJLOjQcq0LknoOwzEmNktm7AcNXD
72LeNENOHUX/sHhO6qu9WfuQV1t/Bt837hs8DuPL8rNTN29l2aLNUo15Eu2OmtGMayxhvqlBLfn6
lbmQg0Dm4nbKOrRc9CtrAQ+MAKqMg688Zgk5WJwszRds4wZyew/iC8CWp3KUL7Nf+pDSiRRNH3Mz
rybH4s1F8y3blBRLmag6JCSYqko4956b4qZx0paR2Hp1jMqjeZPB5/6Unzld3JI4o5nXq4vARBbi
9VHGaSBwFhW/z3o0aG6b0ERGU3rs4kikjER8yJxbtlQcPLtFJq6fydOMkdlqPOiEw2I4rZ2GR/2H
PdiTcGKRdWPfFPIaumC9Seai/XuhFh9JDkydyohc1RTcWt+jtv5D9YzA4p7X6EqAkkTOFk2M1yRP
sK+6hNRENrDFQ1bHvhVIzy00OiWKnj8gAKS1tAh/MzcYwaPg5wf6h+465vIlOIh2CJRwipSGjcFA
N0By+AwtH4/LoeQkqoo0/hB+V59Hb95fVU2dwLJACorPs9B2k8Jst3bin+yhOQ75YX+Q8FiA58V2
s0HTNxM+dS6NvYSBEhlMaChUAHX1YiedEtn2kywOLJsanXytyvQJj1gr8ta+oGlJIV48fWMI8x1k
VmZY9wnOEeNwu6bD6HQCQBErFlCymn2fk9qhXFoSCIiKJruMiPSN6mtY1pdtpgvgaJ3sLwmJxshF
MBtasyZTRRz7tbHdBQgSXhAB16lhKrrlrsLvPlW8nhD17Qxy9MNnWzfX6wzT2X6VBuqQrORJ7lR1
XNuhksArjgp6BghkrLHR66KubjsLjF+8BQizJ1+XFq+Z/fxL7oYYzt/Zy5PbXeVpcioh4QjbrBGG
xWSxynM4GUksaNpfqcZ8jFy524r6oa1P1qPZdRm+DVleILfR3INnrLLkqUSshplAsS1FJYvTuSIl
x63vgix9rqVA2VULeh2bodTCKKaUOhLD/6X+Ssu2p53cQtbs1oPzDSQsHO3uU63ihsXHqUm/SxpI
9n6Q0bk+yiFENlwPopcm++aXwiDp0bcpZkxmcneVpXhoCf6FXPaFUwCVfyqeYRBj1PMA5Tx3Cblh
r73RdRwitqXOsH+rJB7Ga6KZCf+tAgCs+cd4aE6hu8VfAD1k4JCWJhWOEUBv9c1Wz5dYXLfpyfpl
5ieELOYH5DbKkQunO+rTKQDXaUgHORPyXbXqyPSn+hiF8MuD2ZvYfjetXIkQwU9g6JxUVJ+CMhN5
GK4+awlVfRC+5ZBhSZXSaPWXf3rTNLpngpv22h43YR7F/+La98FBYFgBeSktxpUHLU2AGyk8nz2S
zrWb/6h5mGftDR+tMzRJ3FOGP6vE2E+ahWuJPSPoaznqRC7bTTmOF4/ExVv08ybUFQHZ8f5QUXiM
IFgxBMaONZgDqh0l/zmUqFDTBFWnbXe8/VoWR2qrRa/3uz6RUc/y1a5jZY4ksdNNSPF5Vl+7bbUk
ajTF/dSaDoiiPF0VIRe91szmGjFqVtN1iO7UMEmKZy74XJBIOxBdbcm34nB35Egwu6C6U+CzDFKH
Me33emXhs1B7WzJXWL8nLE3GyzZ72YLpg5QLn0BGY9+8S7VrbIYBfyPhNlajqx3pjLJchc8Ntiue
EixiguLXG5mqG3cXr+L2ScWptuVH14ZSxTx4GpclwWlRV3JboR6HLLMjXqD1FfzoJsOah9IdNe5m
4Qpcbpdq1ZLR8lfdf7dL0AoGti+uNl449IK88kveVIFJH4+Z4DydNeBHH2yzDahhpBeDlSM2Mz+o
Eu/rjd78GkmkJqjQgbU1ZT/uT/rtgqPZV84N5pzXWxy8kPfMYCDuRheaOn7C8vr12ol9xgTGvxYr
wH86KkJBT7gBVowPbHOWVlRZKJMiliItArh4LaAGYR+065vUACnaZg1ylKvgiLZ+X0FrzJ0DeCN9
d8e1ITQTuTIFbgx7oNZaCsWNzdmBbPXY0r8tuHQGS4iCo7yXyv6LcHB0+ijEOs1g58ljybzjMD2h
BR5OlPgvnk9hyWBb4jEArEvjMYBNoN8BUQ7y+r4JowUtJfNSK4tVCI7tKYpV+N8g1LLl4y/aVcCT
8Mgg5eur2UXrfVtJOclf+wk5ulzGCoODr7pOiGQdn42dD+RRwU8zGDtMDB+m7YQlDqEAB5i8VJT5
WASbsXLQhL7a1AAAgAMqZ/TGfLTzVxq6BU3Nq0ITII7g1+uTsRi60kxgVdQinOGCnO6Krtvp2U5v
rGc/mU44vJbl2pP3LvPwPUxGn8MCON7UK6UrPnqBZr8Gcq1pXhADobrXhGjhU8EGT0Bgy1iHJ2Ms
56z3yW2OioxKPJjsgu8n82hQYh1bd2iwrtAz1R9eZbhN6bDbytL9vopgnKTe69JRFcWMsN7Oeny2
mS5/nMuxmZv8Extn14LhUjLqALD+oUCfhKNhPSgy6Hpk0AppDg1l0q70nkeqV+e+SxPFppw43q2y
CtAe91ZyIG70y/+UNfnaGQVu4p4eCvG9/IVnIS4SYktSkMYoKJaoxy8I55q03LTyaRNAkwI5b+tq
gE9D6vlBN+4Dy0H2ycFpxWAVWwiFWyRLVos8lfYqyJGg1Rj2lLIpZs7WT5mNPNvI/xUYwLp4lPor
rNLtz0WvgcDeiUEZ43pdUgabefqlD5zWdVT4C6m1t8v7IJIFh2v4Wn5i9WDYyhExx35ATi/goY52
fFTd9i1ajsN3hxwGwe81C9DmChXy/mlq+CT7BSWutXtVBUSfGBaYwuUFOTGQ0STE113BEy9XUk1W
beJtpJtxW5/iFUUn4lcNv5hCiOi2n7GOFhOKpq0W3271Kwn63kxR/BOzf5O5IYSucrUSmkOA0OTO
FC6a+sXEAeonYyORDJm4iUbqshgXxFQgJ9qPPFZrLbQITVm18ovxaCt+GMZK7nIffirTqPY2CTmI
UpR0mV84zGlb4lwbLRwrkcNxr1ef6f09PmA01Ou9ORuq75mBMK3dH7Z2Q4Pf/cGmfBAlXBGfBvXl
+weT7E1fOzz6LcYTmXmctFktpMxO8kF2q6T3a7eAIJKLuNmu//sut4BpNwizkGFqjX+FOANHH4U5
1p/ZDQ3y4e10EDrObNr57mvLws/O7/xOPWcailFQS8nPIyA86EMHibmaqiJ4yXQySLQuTn6AYJgW
ayadoGkNiHDsWGTahxETveZkKOXYszsO1apyTyrHtmDJ1xF1pk5bqYe/tnqGHTYhUD8ByAdS5+TZ
iRalAoKWjmLrqb7fTNrmDSH6HQZlVUbVUYPKVflFD9FhMbetwp+txwGrWwXLCMiJd0UFSD95U24s
4v1vKgV8/ZUYdUokHhSKKm6V/P2xQkrqxKxJ36Y/eJNU+RLvRl/GstHkC0cARnvxV8r8T1g2tddK
BRZ2RGtGAT7TX6ZNWD0Mi2BboXj4VHuXddv9quVLXAk7VC/crHD5BIjuwNBYw4UepKhBNomKRwCJ
nnTKnQVNfm3IjFh76KyIS4InkMmBtuV8po4mb7dpbILHQTtZ+tTZjlJa5tm3N2W7gre8+duukfyT
iKqypS8vNiGjgG/sHmCl+DMf4uzyG9hV4cV2earD6ZLJGDEtSD//Q58hDkVoZ48scPCB4Kf4bu5H
4j92hRyiB3PkhgQ62zsfanyhxMY068mr+T8s+3ApREnkfvCnc+J5lew8U9SUiQMzNOlBfWQWQvcr
I2IEBtnac0Tz6h+ubwcvuq2N5Scp8PU2UizIc+/z+csD+xyKKOWjZr/9JlFtBIM7p/ti78KlT801
WaI6KI2G28IriOvcJeMAiKpPLacTslbpML6e4xHHAUyEjE7ZXVg6L3ZgtOg4xfFRZ0wb2Ii8QUiR
gtYmHkLUmEc1o2D6wpbAKJ5fdx0VRMWlsnQAnqr4s2Ao0GlFX/zp1YSezQIoBoKhAm1ffSbF/SiN
yP5NhGnuzkqQ6M3ug5JC7lifBKcXcFwxSMuYEPzj8OSRsnwFJB4acNNdWEXxTTQVAymKNDmYPzdV
n3pnibnLSp15Jh6eJwanki9POkokBCtqesMBn9g1AL9urdGP6w52f6sgS7ffeLdS8JwIhgisf+8F
Dm/+YED2Y/tOsM7Vj3Tujseb6BQ3zpK73kzAPutmW1hmgE5AgMOfhO5+bZ8dQnhw/8CE6kZADuGa
3M2gd4OMIfv+LzC2qaGMj7Sm2X1kZlVB2iFUxg8OT26tO1BAugGlzo4tNNIf4cHxLb1+RXYTMQ5F
sIvIUwAGA+0WOycgGVouzTI9i4wfPggQ4S87cQ8g22+qulmgwTaGu9Ys+pqBCfo7APgmaflAp603
SlUWPKb17aIn4nsuoC4Pk0QH0Bloh67H1GH+B88NaCJq2bvLwZScfwFQjML2gehbgTxc9gYaFwPR
GL5TAFUPY30WKgLNh3b+fvHmKQcpZ6tGspzs15yOEd6GWp3jXeapXWGP7wh51fzBjMOfnwj+Z5H2
yOEoS60uIkOqCPEWw+4pRsr6gsICcGrzfLvnSMf5YRfFEsh49GVFs047eyxldHAoMOjv5Fb4GCKC
bMA/2rUBAGTMOm/AHtb/oWptXxm28jomgZF/x/XqMRFABB4SYmOjWB0Iri4INcqTQmLjATLRxkKB
28KvKpWWEGJWSezYh/vjIj4RqHAN97Z/tJz211zYnAyIFJ9sKeJFrjDHPNwgghSdE/pAHv9+RVXT
sDEDuMpwJoDar0kk+vUe+o+0Y2Svoph8C0VwgFHO1DsEKGIecyG5Anc/g+aWYy3T1VL8C3OWco34
dHEDb9FeuAJz82mFJhOaTdywdvhChtf8outqdHp95rbLfkBqaHRL+siylajVTgVuWfkuX9wP8+ZS
OltBjzeomjWqNc85XFtmQRll05dM1jh3KZgOnooWoEIf7Kb814O2uI+v707VqJKl6qPin/Ix/fml
sAoIAqWg918ZMIxe9Wz401b9PAEyxh2ghJgMk4KayZseOoz41cRdKrCDoItWHrEnFjiLXjeIa1X9
ItkuiMdmfU6CaTlFHllTQAvQrg/qVbnedn8P2IRX4QJUI5sJNy/96+v8GZqKVTFWL9JWE9Ut7nnP
+iYdxVuu2HvDG7+jLDXySNdUWIE+MtCXqDtYVLzmixhl5xmbipl2fY1q1r+Uqc1fw9/E+dWtgwIP
1dxvCxntvn2iGFvXKwRd9VlbzYb70OQ9gxKCG814ldmuChxRqwzeGO0JypIGueGth++fQPUzy0aT
xWxNCZEziSiouCt7SClRtXVDcvEtcBBGBWFi4zEOniBCVAXtO6dVjKDT+fMVwdG8mdOTU8mQsnje
NZffTHPsUnkX49AsEfgIPMwTAka6KBiUVqNZe/fCe59+cSFIXUr2HcsVVJxJmrD0RsBRwxppl7+e
MIUcqLtnAVtnDziPy1A9ymmBFJWuffwV+ndn7sA977Yu4wWQSBoTM4dU8kAMXfNAR1vTqUMsLe0x
U4BxAxq/p1DKS0UxYfO76+o+xuBptYFkcaBBUS+q9vd7pOEiRZzQo1ycC6zauC0l3ZrTN0XguFh8
2ItyHzMHLBvk91yAVw9ge4VBHq8vpqP7hYv8yW8ga0NyzdYw1qFvRnjetS3IUJtKOWTowOGCXfMc
OF9kGpPHj6aZYgX9EljPc04Eo2XMeoDxhGrzAFGuYs8ZSWXVEtk/1qM9jTu8dvPyYEMvpwZbigE7
Amu76ex68arWHfQttd0FvcmbqIABk6x+iqBLtxaKIJZq8SLAKizBvugJednx9Kue3zwY/2o3YWJM
v4iag9rK0/6tj7YDmmJr71O0pLW3SdasVE2VKs0F20heolvFiYuVxS7o+VpSKBEPU9FTIUrUfbmn
QycLCgec29kPziPg9fpwG5rcnnuMwOP7DIMJ9QyDpjSr2ee7qcIEFIVE5Ahrhu+Nr1PgscBJSI1X
7kVX37XcF2Ecs45kzbxvwcqpbNJ+XGcf8//vE5mXp+lO1oWSEQX55IMfFTxSCx/oNI01moETZZyj
ZjncD6kMORk9QIspXn93V8L5XqNPGVu263hm7kzfW1TlvJ1aQkpWqOST+g83/pHmoqMllQ+gBeu7
OFCr8wIWiA2lo/FTCKf93/W/SGBIp9xwE5+lje2PMFrELTDrmw5j4VNnpwE+VnEyRAuxI2rQdY3R
GftSzkajddGVuCdVw/txyLb9gr3uJxhUuv0uhbuffOakq/73f0s2zUNGGDTAkPXaN5yDJUhuiqRo
HNJptruF3fuy2g9Fx0zwEUNoBjnKAvwJzpZmNyBuUZ51aFsUGlSM33S24Ie3OZH+wJlQ1H/AxTG6
tJehIRgH0LQfrHjCDRQeE3Fc0Sr7kDvoMYYs2Mv33VvIgVrvPK/vxdpm79IjtcRc3ZgB3Lc4J1U7
wGwdTiv8yoEkmqTAAntuG/cJL3CdPy6CMQ1nWiICZgMHr9sQFnZWM5bRRD+qcNY5/R4/rpP5r8Jv
yeTzfRE/ciiCZpzWucpXLkH35FN2mSpliFAxIe10ZJle5HCmKMPg+BrK/0l6jQFSrDaBvvLTtmPV
EP6HLHNUYdt8OG9NMdCOiv9CjNCojzEpf4b+LOlQwTEfTHmoou6sGFGBcFI0ciyQPLUI8MX8YkvF
esiMVxNQZ3y0qljWlYAEWCyiF13KJWRwJR0jnPZrV2BcOBpQSY4ucM5JWrnI6RYPY0VGn7H4v/HT
aWH+IH1zSmYUh3l/DAdTMn6oOicdDX0ya8kVg2XdDGgrR2qiCQi5mElJ/hXXrndzB5kMwPhKQhIo
4sHfgYfa5ufN+pRlbFkGx2eriP54w+v7GOt3/YkfNh2IWPGx5ySOgbhks/5WBaI+xAOMTISR1kf3
pIMzDbSw0WCSC7bJE4GHby8Jh9Xz8tZN0jpmIGBQWJsL+5KeIL7AG4fFfyRgK+LMNlAvNQaR7p3+
CuEatbnjm53e6Q2GCmnWGuZlqmtHI7C7Ggx0OHZ9UkkZBJzlsCbJrp0hLTc0OBm4AoURvpSehwhI
5JK0Z9e1x/7DTnEkVWZRpZNjdURrMIgXA8zfaO7z2tkVsfz/aXPiGNeCQey9wZl9iyAF5XLwYxBc
JWc/VGOhURoUP1AYwXebD91JHoQBhnZSurwnjqgfqKtnPCoESGXPTId6SDf6Nspxh7E7wDqdXieu
Qleiq38r/cdoCRSlbdAt2yqi4HZaMDgXMeXhWCi2ed+WUf9jiPMG5Fa952Ymcv0BnTSSzoBEQvpU
bDrJ5/9GegtVrwgaEFKbYLjqWQuuO4tIRfvxYfYsPiIzm4ZAoaTuFZeRv5q5MdSXUvEcjNYEZcB8
81v5hrcfQ8DOpSnxuipTU3VR/0MQjl1j40YSzo6OFhgyonYmtfLXg2sUsAVRUC0KSlBNjaxxE5sv
bKajQ+6YNOyPmo43crwFuyORosukcsWCi/8eq829GcC/J4JEKlORHIyHccoq095pIE9No9/ERv/O
Ssu39sMxFiaHWp/0RFwSkwu+epUFCGWug8ZF6dbxfWK3OLN9n76H/D6/Zxv8fIDp1u5/L4sgK1+W
4S4Wc6oy4x6BRIDRrvwZI8XYtJV34/Oux+XuZM3T041W5iXEMqWDpQjdlk3qFY15iL2fXqjasXo/
+imEQ6xCKDsM4HKErESisuq+Wsqe1yEzV+A2Kv9QKDYTEI5uYRzpPfgA4bM1LgjxUPZD9oj/P792
TfOJ5MNez0AUb3C64/BmWOfA9tDP/AazTvbIFWfTIpCdMq4eltPjg8otetUkUh+0PhTRdRfYgmPK
xzCZnLJ69FGJoFcL0NOur1uIBa+Q3ZgWshfXTiyir3iJaYR9r47+sgUTPLcQLLIYTiYxFPXjm7V8
4qtCqkm8LB+sxEEpsEsp+Ithza7gM59YZp0xc9GDC8iBnDxRLyvzd5x++uzozonKLGX6hXdY4eyS
/Bj7b1WHO5GpfX/t+Qv9XU95XfwvOpUdfizXoKrN2UH9ym/0p0gTsD6hAkDuhrs31t3WYlbo7uRP
PXKmratQoSnl/vk/E62Z7RCja4QmxJymtUVwqYPz/IZyJ/x3KeVY3a8C58vKZM2IkxT0WTJL9BUq
PRS32ZKRWq1S+Gx20tjowhfughFtlaJvbnSW/hnseN34mjyixjf1ugM3PwE9ieaJuqf1Dn4ZEahs
+sB93RgW0XMVmJZphX3c2gXpW6bfazLYkXtkRiRrt0YAhoYoipi4jh1QH5t3/qQlBG01k5uYEuLM
R8/Tel5c96MayuBCpaE6T01cu7cXsCxJue35J71GzU4GxqVr9URI67OGr9faB7JZNefbqBjENuQN
0MomrIKz+KAA3Pnb+JfLQo8X+thiL85Shly1bML5cKZJ6v/tH1H+xBvKb7ig2AVPfzBpvJbbASxY
8+nCqmRxU46M/6kOuoNvKrkY4n//jdL3LkG/lwNCZQbVcQP5usAsTX2ZW3xW26PEPhpafK50nQTn
GXbB4tAg382DMUyjXTzMOjp9o3C/QR4gFwOzi6ZFf9Oj0tJTZ60JZ57aZ6axjWn9CIN8Yy1Jn74A
NnUp1jtztFlsZOFxTx60aZC52VNeCp0HhxifLWSl5qCNNHQpesQYvoSQzODWWirpo3OUoaKGttgr
KrDwnEOZpN6GzNrAxXFDmV9+cIB2e8kPCRz+168eDPd61xLRe79Imuwr8a0ye7IH/LHEN0Sf3Ea3
TH83+zK3q3VsI3i435koeeerVsm+0I2TV6ckLzVKBqtyXuLablpX0ilouTsaXnbMwc0WwakFknU4
XAEIdBG3dnY+iQdUf+nlqh+AAn0BY0Zhoftz90gXRQRRUtrcvL/+KYmnyOPQ/iN+yCBRKNkdz9+f
UHXejIBbpd6Bsnt0DsMkWCKCsZvo46XtNPd6sDKR1679ciBC1yzczSt8qHiQ233ccGOk+JmMeujY
eJ4ghZ8civBXoKA3U4UbFe9vXhPopUEJQMv97dpbdB2hQKQ1b/WAKUYsEOn721XAGLp5ZRGb7Sim
jI8ozRO6FRKFPOminLV7uo8+RwYlyK9LyzwWJ8Y4tX/epxSBjCsG99SlakyyPFfFj+BSqUPG3hEV
w1pucJ/Z+GLP4g0C8Tro+YuSvYsgANlrKGkGArTVS1xJYAx8nEJ0Es7CA4iJLETKMTNQtB06iEyT
tXYCZ4wJaDNaf9MK7HV31sX+i3usV2TcUDlf7qYTFcpMIKaHNCZ9ycQdVRSN2XWXUTsDctuCqvnh
SBVHOQUdmW/jMCgIubcSzsH2Dr3+8NdHsPrRpjIiVnPhqblc3/OIf2NrR5L9S90RZ9fQ3hAgFVuP
UdmAjQqyJ4tZadX/48jV4gbekgGXaIjvpb3RTqAhDZYL3Nzhu+S+BGjpGjvu3nskK0UMk3ZIy9rR
jHJpCSaJyLvyJvxxOuW8f6H6d0+oLpglSyXbET3zWCvfFWvfgqNW+nAonPM5B8ZnT1sjcKs+ZJrz
yJSQRCNDkPVaSV6Z2LtXpNPsHvxkVI8GyVMaUJvLA8AydEcFmn+1G8wTv+VSMaLya25wf6higsP3
VbIwj5EoCKA0r8ueVzF4JKyG6zmKWIlqRw6DhiT3YyYRgKELHdROZE3NAgR5WKUtUivHTwU34jJU
e0SvvlpRPY3k6pXagHfRU7MM6CmjOmor3ArBIa18XLOI1+CUpLhjOljbI6TjzJmjv+oEHnNOD6Ms
jUlpQcElCXs0f+wqETXuS6jN20700ws/PQvrfM+9GcdEtfqB2RNnepRqX/+IZXYtjR5Zs42+2LDH
TH4DiMxMhV0qBfLWvoVnoUPceIUlGO3Ox9ymwDKDBPexr43/gCy09JtNwv4dun/0EehZXkzUSOB6
ncXajzuHLRmxXA/6JhB9C52vUlPQl7eG/4/WQhATigi2+Ub/wsy92OIpX4QNu/kfrduQZ8iQH7lA
OW5aU4s+Gy2enIRPpUZO0c1CchCoxK6KZBhvAyeE25WjdMiLrn5VBBvWciCCcUOoPEBvho/oJs6P
Gt/6O+EwAdj9409whJgg29YTM3LHghsOuu0vBYZz0Dy90zcsooJpR+VniR2jFB1AkhcpIHRIaf7p
WNQdAI3PY182M+9CMs06PPzzSXVnIFqD8LQPJ5xZ+TlAnIg/z7xfKglHXptoxMnp6DUZYDEqouMo
zZN08oAC2JFE7O0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal cState : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_13 : STD_LOGIC;
  signal read_n_14 : STD_LOGIC;
  signal read_n_15 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair82";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair88";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair76";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => cState(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300037333733"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState[0]_i_6_n_0\,
      I2 => cState(3),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => rtc_wr_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cState(4),
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \FSM_sequential_cState[0]_i_8_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDDDD"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(2),
      O => \FSM_sequential_cState[1]_i_11_n_0\
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => wr_ack,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState[1]_i_6_n_0\,
      I4 => cState(5),
      I5 => cState(0),
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_4_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => cState(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => \FSM_sequential_cState[5]_i_6_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[3]_i_7_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(2),
      I2 => cState(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => cState(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cState(0),
      I1 => cState(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_9,
      Q => cState(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \FSM_sequential_cState_reg_n_0_[1]\
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => cState(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => cState(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => cState(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => cState(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => read_n_12,
      \FSM_onehot_cState_reg[4]_2\ => read_n_14,
      \FSM_onehot_cState_reg[4]_3\ => read_n_15,
      \FSM_onehot_cState_reg[4]_4\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_3\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[4]\ => read_n_13,
      Q(5 downto 2) => cState(5 downto 2),
      Q(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      Q(0) => cState(0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(3),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => cState(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(4),
      I4 => cState(2),
      I5 => cState(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => \rtc_data[3]_i_1_n_0\
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => \rtc_data[4]_i_1_n_0\
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => \rtc_data[5]_i_1_n_0\
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => \rtc_data[6]_i_1_n_0\
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => \rtc_data[7]_i_1_n_0\
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[3]_i_1_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[4]_i_1_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[5]_i_1_n_0\,
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[6]_i_1_n_0\,
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[7]_i_1_n_0\,
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(4),
      I3 => cState(5),
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => p_1_in(0),
      I3 => cState(2),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => cState(3),
      I1 => p_1_in(1),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => p_1_in(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => cState(3),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(5),
      I5 => cState(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => cState(5),
      I1 => cState(4),
      I2 => cState(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(4),
      I3 => p_1_in(7),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(4),
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => cState(5),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(4),
      I5 => cState(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(5),
      I4 => cState(0),
      I5 => cState(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => cState(5),
      I5 => cState(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(3),
      I5 => cState(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(0),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(0),
      O => \timeout[13]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => cState(0),
      I1 => cState(4),
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout[13]_i_1_n_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => cState(0),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(5),
      I3 => cState(3),
      I4 => cState(2),
      I5 => cState(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => Q(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(5) => write_n_4,
      D(4) => write_n_5,
      D(3) => write_n_6,
      D(2) => write_n_7,
      D(1) => write_n_8,
      D(0) => write_n_9,
      \FSM_onehot_cState_reg[4]_0\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[2]_i_2_0\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_4_n_0\,
      \FSM_sequential_cState_reg[0]_2\ => read_n_13,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => \FSM_sequential_cState[1]_i_2_n_0\,
      \FSM_sequential_cState_reg[1]_1\ => \FSM_sequential_cState[1]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_2\ => read_n_12,
      \FSM_sequential_cState_reg[1]_3\ => read_n_15,
      \FSM_sequential_cState_reg[1]_4\ => \FSM_sequential_cState[1]_i_11_n_0\,
      \FSM_sequential_cState_reg[1]_5\ => read_n_14,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]\ => \FSM_sequential_cState[3]_i_2_n_0\,
      \FSM_sequential_cState_reg[3]_0\ => \FSM_sequential_cState[3]_i_4_n_0\,
      \FSM_sequential_cState_reg[3]_1\ => \FSM_sequential_cState[3]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]_2\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState_reg[4]\(5 downto 2) => cState(5 downto 2),
      \FSM_sequential_cState_reg[4]\(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      \FSM_sequential_cState_reg[4]\(0) => cState(0),
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_1\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_0\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    detect_stop_reg_0 : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Aas : out STD_LOGIC;
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rin_d1_reg_0 : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_data_exists_sgl : in STD_LOGIC;
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState0 : STD_LOGIC;
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_0 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i_i_2_n_0 : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal \^detect_stop_reg_0\ : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_3_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sda_setup_i_1_n_0 : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_3_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_5\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair28";
begin
  Aas <= \^aas\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[3]_0\(0) <= \^fsm_onehot_scl_state_reg[3]_0\(0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  detect_stop_reg_0 <= \^detect_stop_reg_0\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(1 downto 0) <= \^srw_i_reg_0\(1 downto 0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[0]_0\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState0 => EarlyAckDataState0,
      EarlyAckDataState_reg => AckDataState_i_1_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_2_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_8_n_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_2\ => \FSM_sequential_state[0]_i_2_n_0\,
      \FSM_sequential_state_reg[0]_3\ => I2CHEADER_REG_n_6,
      \FSM_sequential_state_reg[0]_4\ => \FSM_sequential_state[0]_i_4_n_0\,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_1\ => \^detect_stop_reg_0\,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => I2CHEADER_REG_n_5,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[2]_i_4_n_0\,
      \FSM_sequential_state_reg[2]_2\ => \FSM_sequential_state[2]_i_5_n_0\,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      \q_int_reg[1]_0\ => BITCNT_n_1,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      DI(2) => CLKCNT_n_21,
      DI(1) => CLKCNT_n_22,
      DI(0) => CLKCNT_n_23,
      \FSM_onehot_scl_state_reg[7]\ => CLKCNT_n_18,
      \FSM_onehot_scl_state_reg[7]_0\ => CLKCNT_n_20,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \cr_i_reg[2]\ => CLKCNT_n_19,
      \q_int_reg[0]_0\(0) => CLKCNT_n_28,
      \q_int_reg[0]_1\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \q_int_reg[0]_1\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \q_int_reg[0]_1\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \q_int_reg[0]_1\(6) => \FSM_onehot_scl_state_reg_n_0_[6]\,
      \q_int_reg[0]_1\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \q_int_reg[0]_1\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \q_int_reg[0]_1\(3) => \^fsm_onehot_scl_state_reg[3]_0\(0),
      \q_int_reg[0]_1\(2) => detect_stop_b,
      \q_int_reg[0]_1\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \q_int_reg[0]_1\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \q_int_reg[0]_2\ => scl_rin_d1_reg_0,
      \q_int_reg[0]_3\(0) => clk_cnt_en2,
      \q_int_reg[0]_4\(0) => clk_cnt_en1,
      \q_int_reg[0]_5\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[1]_0\(2) => CLKCNT_n_15,
      \q_int_reg[1]_0\(1) => CLKCNT_n_16,
      \q_int_reg[1]_0\(0) => CLKCNT_n_17,
      \q_int_reg[1]_1\(3) => CLKCNT_n_24,
      \q_int_reg[1]_1\(2) => CLKCNT_n_25,
      \q_int_reg[1]_1\(1) => CLKCNT_n_26,
      \q_int_reg[1]_1\(0) => CLKCNT_n_27,
      \q_int_reg[2]_0\(2) => CLKCNT_n_12,
      \q_int_reg[2]_0\(1) => CLKCNT_n_13,
      \q_int_reg[2]_0\(0) => CLKCNT_n_14,
      \q_int_reg[7]_0\(0) => Q(3),
      \q_int_reg[8]_0\ => detect_stop_b_reg_n_0,
      \q_int_reg[8]_1\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckDataState0,
      Q => earlyAckDataState,
      R => \q_int_reg[0]_0\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I3 => detect_stop_b_reg_n_0,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => CLKCNT_n_20,
      O => \FSM_onehot_scl_state[1]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I1 => detect_stop_b_reg_n_0,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => CLKCNT_n_20,
      I4 => \FSM_onehot_scl_state[2]_i_5_n_0\,
      O => \FSM_onehot_scl_state[2]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I1 => stop_start_wait1,
      I2 => \FSM_onehot_scl_state[2]_i_6_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      I5 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CLKCNT_n_18,
      I1 => Q(3),
      I2 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I3 => stop_start_wait1,
      I4 => scndry_out,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => scndry_out,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFEAFFEA"
    )
        port map (
      I0 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => scl_rin_d1_reg_0,
      I5 => clk_cnt_en2,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scl_rin_d1_reg_0,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => scl_rin_d1_reg_0,
      O => \FSM_onehot_scl_state[7]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => scndry_out,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => Q(3),
      I3 => stop_scl_reg,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      I2 => CLKCNT_n_19,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => \FSM_onehot_scl_state[9]_i_2_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => scndry_out,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I1 => detect_stop_b,
      I2 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[1]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[2]_i_1_n_0\,
      Q => detect_stop_b,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[3]_0\(0),
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[6]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[7]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[0]_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3080"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_sample,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \state__0\(0),
      I1 => detect_start,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \state__0\(2),
      I1 => Ro_prev,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_4_n_0\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state[2]_i_9_n_0\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      aas_i_reg => \^detect_stop_reg_0\,
      aas_i_reg_0 => aas_i_i_2_n_0,
      aas_i_reg_1 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      arb_lost => arb_lost,
      \cr_i_reg[7]\ => I2CHEADER_REG_n_1,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_5,
      \data_int_reg[0]_1\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_2\ => \q_int_reg[0]_0\,
      detect_start => detect_start,
      detect_stop_reg => I2CHEADER_REG_n_0,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_4,
      master_slave_reg_0 => I2CHEADER_REG_n_6,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(1 downto 0) => \^srw_i_reg_0\(1 downto 0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[0]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => SETUP_CNT_n_0,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int[0]_i_3_0\ => \^tx_under_prev\,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      tx_under_prev_d1 => tx_under_prev_d1
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => aas_i_i_2_n_0
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_1,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_0,
      Q => \^srw_i_reg_0\(0),
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => master_slave,
      I1 => Q(3),
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => \^detect_stop_reg_0\,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[0]_0\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => sm_stop_reg_n_0,
      I2 => gen_stop,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[0]_0\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => scndry_out,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[0]_0\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[0]_0\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => \^detect_stop_reg_0\,
      I3 => Q(0),
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_4\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_21,
      DI(2) => CLKCNT_n_22,
      DI(1) => '0',
      DI(0) => CLKCNT_n_23,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_24,
      S(2) => CLKCNT_n_25,
      S(1) => CLKCNT_n_26,
      S(0) => CLKCNT_n_27
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_28
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => Tx_data_exists_sgl,
      I2 => \cr_i_reg[5]_0\,
      I3 => sm_stop_reg_n_0,
      I4 => rxCntDone,
      I5 => msms_rst_i,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => scl_falling_edge,
      I4 => Ro_prev,
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[0]_0\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB080000"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \^sda_rin_d1\,
      I2 => scndry_out,
      I3 => detect_start,
      I4 => Q(0),
      I5 => detect_start_i_2_n_0,
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_1,
      I2 => detect_stop_b,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => detect_stop0,
      I2 => detect_stop_reg_1,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => \^detect_stop_reg_0\,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[0]_0\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[0]_0\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[0]_0\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[0]_0\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[0]_0\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[0]_0\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[0]_0\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[0]_0\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[0]_0\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => scndry_out,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[0]_0\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_15,
      S(1) => CLKCNT_n_16,
      S(0) => CLKCNT_n_17
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F2F2F22202020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => Q(1),
      I4 => detect_start_i_2_n_0,
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[0]_0\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[0]_0\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[0]_0\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[0]_0\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => CLKCNT_n_20,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[0]_0\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[0]_0\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scl_rin_d1_reg_0,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[0]_0\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rin_d1_reg_0,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[0]_0\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => sda_setup,
      I3 => Ro_prev,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => stop_scl_reg_i_3_n_0,
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sda_cout_reg_i_3_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => Q(3),
      I2 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => sda_cout_reg_i_3_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[0]_0\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scndry_out,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[0]_0\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => \sda_setup0_inferred__0/i__carry_n_1\,
      I1 => \^tx_under_prev\,
      I2 => SETUP_CNT_n_0,
      I3 => scl_rin_d1_reg_0,
      I4 => sda_setup,
      O => sda_setup_i_1_n_0
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_setup_i_1_n_0,
      Q => sda_setup,
      R => \q_int_reg[0]_0\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[0]_0\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[0]_0\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => \^detect_stop_reg_0\,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFFFFFF"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(1),
      R => \q_int_reg[0]_0\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0E000E0E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => stop_scl_reg_i_3_n_0,
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF111F1"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => gen_stop,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => detect_stop_b,
      I2 => stop_scl_reg,
      I3 => Q(3),
      I4 => clk_cnt_en11_out,
      I5 => CLKCNT_n_18,
      O => stop_scl_reg_i_3_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[0]_0\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[0]_0\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000820000000000"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => \^aas\,
      I2 => \^srw_i_reg_0\(1),
      I3 => scl_falling_edge,
      I4 => gen_stop,
      I5 => Dtre,
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[0]_0\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C500C000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => scl_falling_edge,
      I3 => txer_edge_i_2_n_0,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFBF08800080"
    )
        port map (
      I0 => sda_sample,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \last_rd_reg_reg[0]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      din(14 downto 0) => din(14 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \last_rd_reg_reg[0]_0\ => \last_rd_reg_reg[0]\,
      \last_rd_reg_reg[5]_0\(2 downto 0) => \last_rd_reg_reg[5]\(2 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_i_6_0(3 downto 0) => Q(3 downto 0),
      sda_o_reg => sda_o_reg,
      update_i_reg_0 => update_i,
      \wr_data_reg[13]_0\(5 downto 0) => \wr_data_reg[13]\(5 downto 0),
      \wr_data_reg[7]_0\ => \wr_data_reg[7]\,
      \wr_data_reg[7]_1\(7 downto 0) => \wr_data_reg[7]_0\(7 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    rd_reg_i : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_0_update_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg : out STD_LOGIC;
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(5 downto 0) => rd_reg_i(5 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]\(7 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]_0\ => \ptr_reg[5]\,
      \rd_data_o_reg[0]\ => \rd_data_o_reg[0]\,
      \rd_data_o_reg[0]_0\(2 downto 0) => \rd_data_o_reg[0]_0\(2 downto 0),
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      underflow => underflow,
      update_i => update_i,
      update_t_reg_0 => rtc_0_update_t,
      \wr_data_reg[13]\(3 downto 0) => D(3 downto 0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[5]_0\(5 downto 0) => \wr_reg_o_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_5\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair53";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => s_axi_rresp_i,
      I5 => \^is_read_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_RdAck2_reg => bus2ip_rnw_i_reg_n_0,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      \cr_i_reg[2]_1\(1) => \s_axi_rdata_i_reg[7]_1\(3),
      \cr_i_reg[2]_1\(0) => \s_axi_rdata_i_reg[7]_1\(1),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i[2]_i_3_n_0\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i[2]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[4]_0\ => \s_axi_rdata_i[4]_i_3_n_0\,
      \s_axi_rdata_i_reg[4]_1\ => \s_axi_rdata_i[4]_i_4_n_0\,
      \s_axi_rdata_i_reg[4]_2\ => \s_axi_rdata_i[4]_i_5_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i[5]_i_3_n_0\,
      \s_axi_rdata_i_reg[5]_1\ => \s_axi_rdata_i[5]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]_0\ => \s_axi_rdata_i[6]_i_3_n_0\,
      \s_axi_rdata_i_reg[6]_1\ => \s_axi_rdata_i[6]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]_2\ => \s_axi_rdata_i[6]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]\ => \s_axi_rdata_i[7]_i_3_n_0\,
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i[7]_i_4_n_0\,
      \s_axi_rdata_i_reg[7]_1\ => \s_axi_rdata_i[7]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_4\(7 downto 0),
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_5_n_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_6_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545004505400040"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i_reg[7]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[1]_0\(0),
      I5 => \s_axi_rdata_i_reg[7]_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAEAAAA"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Tx_fifo_data_0(1),
      I5 => \s_axi_rdata_i_reg[7]_3\(1),
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => \s_axi_rdata_i_reg[7]_2\(1),
      I3 => \^q\(0),
      I4 => Rc_fifo_data(6),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(2),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(5),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(2),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_1\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      O => \bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(3),
      I3 => Bus2IIC_Addr(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_2\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(1),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(2),
      I1 => \s_axi_rdata_i_reg[6]_1\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[4]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35000000000000"
    )
        port map (
      I0 => Rc_fifo_data(3),
      I1 => \s_axi_rdata_i_reg[7]_2\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(1),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(2),
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \s_axi_rdata_i_reg[7]_3\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \s_axi_rdata_i_reg[7]_3\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[5]_i_2_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(2),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(3),
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(2),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(5),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[5]_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(3),
      I1 => \s_axi_rdata_i_reg[6]_1\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[6]_i_2_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000C04040"
    )
        port map (
      I0 => Rc_fifo_data(1),
      I1 => Bus2IIC_Addr(6),
      I2 => Bus2IIC_Addr(5),
      I3 => \s_axi_rdata_i_reg[7]_2\(6),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(6),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(3),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(4),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(7),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(4),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(5),
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(7),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[7]_5\,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_5_n_0\,
      I1 => \s_axi_rdata_i[0]_i_6_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => s_axi_arvalid,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEC2F2C"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_arvalid,
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA3A00F0FA3A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[1]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
GClcF9RYnCtAsxMyLPBKZm+MHSQ4H6/JEcPf1VtDsEyNQZ07N2of2WxEUlxvarPD12CsPfs35U7h
sajXA02Rl3sZEEFrlpYMsNc1SGCHLD4tugUG/UkCgFtJECBxuTZ7pZh7AU+y+Elq8lL/jjnN8Il5
cr/9DCLoQ0JZ+/Xf6Y9z6s650icTOHQ5KG6kv2VEUL7EZtzNegb9DkSeAk8VlOTOGlghifFnBFv6
AO1LXkvbagosR1lQPd+qXBixEuBrLhK3w+sEEh/+DFgbtFi27R/9uQmQ0BM83OH0GZqm8m7P/JG+
lllrOjqblND9KuzbyiMWyj7DFbgP9HuHG4dAD558GVBhSEjOzGVRYdBc95ZWNCF2ZnIAzCTooaYB
x4Pp5q+noHwUEDEwmJ+f/Gb5uRpyL4lmijKlhdZRzn0GWGwZb1RgDv4f/q5KUILdQ5TElJjeGw4h
RvR8Ml60Y0z2MJvdM8zIyBGjtgQfmtFLM9PJ+m3PLlgheSlA52wMIWlhqxxUGpI3J0Tg8nMwxo03
QxqSRUrUNSgZ5KGPjhLBp3tVzHQm/a12S8VlE57Leq/OqZEQgCm+Ls7uKI+ySbRKztESEsSCV1Ug
HME1ThXvyvQJufiSjs3tUqRNPI8q1zvOXMjegpTg2PDh1d5IXwyHi7VvActpRtqiCpy7gsGR6F5A
O8P5A5rmTng0gClKrEpr2rzSE9rRgMfxUunBJ3dQMiT/lQKZ44gbdKtfhS/BXZEK3FD3XaPpoOJy
yelVsw4PHU4Eu0or2MPELYT3oasY/HplW7S9slPcCp9s50/z+jwmVmGnjM8Es8lBjWN9tE/KGAt5
8274x9fsoAxK8nFbEb6JLFPeGHltzmoX4JNPwoUH8lDZqEQyNnEF5L/v5Ojpt0UN0ileavdh/kqY
3i5C3LiCuOGfFt6CGEQkYNGB3I7GZMguIb0EshRIx9pHQYXjJz4VMK825lFigwadz4S69BWZNJ6s
8al3rTyXeaP5wQSGd/TD0pm68ddoCfFAxby24e196zg548Dub+bMIapPsdQzSRe6K7vEh42zLBmm
jBz4vKxqaihwA6wjvZEG4J860+nPiAbT76K9TNclyXeb2hzU83TPmbSWAhbo1hB+NY8CKVqder2k
25sIfSNvGoSFos6NDnBg47gvtNyRbK7A7p2QoVMEGKyTIoLqPtrwEKhyQOTBE5VgZ1hIbuB0cDUB
j9YiVzM4cGDTMqty67Kq7Q0Hg9ZTbK0xTGX5bIC6CLvHGJWo2J/2A/TjAT6+eSguKKj1PsXAD2yi
wB5KFNTmhMlIfLTKs4cL+F0pjiYoiiGfwT1tdG3SskU5TI48+QI3yvWPzXMMdmDVCP+2T8gP2rg9
Ds6elbbRsq+es9L53Lkf7weOJMCCqZyIMC8kGlbn+UWP+TLHvHyPus+5e7nyQI6JH7KjK+b9+Sju
ZiDj5SZLS5umzjMsI3aqLJj+NIivD2Hj3DktADGbkBG0oqv/afAfJDUgkrYYp+oqot9YFMvFZXhh
wxZaMomIqBLyC9M4/se9cNuTdVL9400/sUgyK6MFf1AzzmYirlmfGP04Q8aE1lM9buujtbcN5z10
ErIYDU46yFQihJsPO5inqSm6+8QZGe6Om2q+Jm63XjdZ4s4CgVfJe5fV5+2wRjXYeu9ETSeUn+qB
r+acWCMqLK03QIV+LJPxgCIHTUmBfBbPmD4U4oPy7kt4zIR/T3bu6eVFG0XHpU2I3Ahj89E9R/co
n9JhlSoh0JM0L9tCmGGiktFuOdxeliWbw9QJMIY4RaCoerpMlilj6H/GcR5lAVKSyliOQ9YYdzP2
HgGYUH1/m6081VctX25AIbl0Ufu4nrIVFifTVwzjL9tOCC15RrKWjW7UrY2lMr7KDwVwWT+XOoBK
vJmMYgoGIQYZDa5so5DT8GVIfyh6Q+Z1Yu4rAEUyykTqR/oUiiKs/aMs+bp7mI2SV/v+ad0BM7JZ
PilnDPp7jwK39sf9S2wmglv1eq8Ehhe0d/1yda9z2cv628oSfXHMK5OzpMdBcatsU7Rp2pZga9B/
xGnGHu+W/CBHMhxk6u2tbe5DRx0cb/X7FncbEecXAgSWvJWqmcLOuyzG/IHjnm3M41L1AwvW9tvF
0CdbFlZnPxFTa1Gl7iN2hAWL/gi3nJL99hsnuCtxKmTO4ZG2jKb7vCLPAdxP20V0baKFSfDLALoO
bWpgzzRrVnG/wfOZ9tNyg0yvmdKTze+ojYHZuulienrpV7OiPXLfdvyC/a2jipurUGbA2XgFZZ8i
JRfry91KUcFfCFRk068vBh2YpLjiRcJi3oCrjQMx09s3U1MaOnI5iDcGeI3qu/GEI2w47Z3BCvKM
5dWS6dZiG8tGaVJ5oXJ0ciZW/n8fJ/e6MaPsQaHM9Chb1ZvFZ9jeGkO02PnWeShT+m7iAw+4bTTh
Smb/+kGYovS4syEUXvp503El0DYiDUGYX0wL1fvB1AMJHFCaJLw+vlI3QRlhpJtjWeDlYpjOWcja
5W5YRM6VQZQixbO+vrt/S+JGlg+bvAuRZbouxyBoEBx/u1TcBqy+yxbFLL35PL5uTi9Jniwe41TF
M+0fpQVnlUoL5W1fPortsjgYAK/7jWoNZ4d0v9uv9HAKrglV04uS/VggYTIrw9YY1Gcp1mAK8ql8
LuM51MqA6JFrvHeQFtCOEXYK8bML0o8H2tUY8KAX4/xhopxQi6IZp4MOb2OAX2w6ymNWvwl/7c3W
yhUKRrukOcJmwBqGJt5MWFbg8XstErLs+hQm+PqUEPgWreZdTaCA5GG7rzYal1zGEONE+7LJLb1U
95r4rU4NFn6BcjAsr23L/vcJdrWDskCtddWT3GRaRj1eFTmHMlCzrci9RpHlNKYP7RDNJJtXrgVy
ykxpd17U3JQcXt/42/2T9Bot65td5wt4gPyEzOS10ulY/AHbo6RQ65MQPd1DkjWurokhPl3zWwWN
E3Df+zb0KjiZQnkRw9lvHb3NSi+nl6rGowCo/3n2ik67PcHlBLi77JB7qc1IHQV0Vd4AtZTb401G
Qery9Kjfm5KvlEuAlQHNy4OHiNXppUMS5XwHMdtAiv2SsZZLhE4kLHW4ptsMvQzoMKPz40WUpXOn
UR0mb2pIziHYl5R7Zf4JOmS1IIWWEpMyC6deGEI3usNN8iuzlU3K9mkagZk/RUSlfCm47e92iA++
pPjJ79QXrO6cgVk3jDkUcnOEArtB6c3j+FoIAUz/vyOF+VqZDdet4+U/MFnAfPK8bBrjC06wSOC8
3KS5yXFiSkgRdZwnTiJQJnG1nfYpOqQlTbYnD2maMwzpRhgkp4EZMEfySKHH8DPRUGIGpH9BNFvu
sYwXPsFVZQfG/0OLelTzUkBxVs+BOTn5C9Z8uAaS1hZrEZ42h2udwYphOtO8b++26udIZp5WcCz1
8Aqf0zl7YEyxofUTfoX8i9WfViMOOUrM8dl484Uzo/+4W0HKBMB8kQDjzK6v0x/bnRbIE/MVBKe+
UE1AtI1JkPPflPZKZXhJ7qBLsEcQQd+tz0pcbFJ30X1vt6GCKk6pOi+kK9xCC0xVJoHmsH0YbXlG
r9MrhjpZ8zKQA2h6r/Uda7I7e/SkU31Ms0LrTfptFiBguiRPd5uC8uBhGwBH/zLwqg6YBMS/lBvQ
UpCf9RnmPsjr2ETVWzXsmuHqB8KoUWNo5kzWubemmJlua8PqODYJpeHuuJiZCMIVw6opaBvDPfqJ
ss59LoijNPD3+AxlTz1KHjzEN1WPcxVvngb29RJgCWKarIEjAZ6Ojc0rCJGPuLFkXV+N8XhGW43g
YpJPYCNDg1FbxooRIrjS4XPwhWY1RPd+l8bVFhRnXP7xcE/PUv3cHJ7WwQN9PyZYWcmoMoVwal1k
IOaSNeFhHIZfaOQQTFXP88X6U4Ok/oLeF9d9uCzLF89G3LQW6FFjQrKIvGIEJ/aZe+EzGvH6DcXD
niyyTU8Zus4k0lNt3LP2drPsGLy2L1Z8xqVQfaZgom6Ofri9CVBHud3YjShbaI8GwPIlEJFqQ8wG
nN6zPb6HTWB5AC/dgxIDBCqpfVXin2eit7b8DkuxhUd6aM43H7EX+/kqVohjxAGzaDPbkC2+7t2K
swIPXlEw/6R0WtWvZNS+BbRENKB9JGQVzXJ/ymblXYWzAgG/cema3VxSQUW7nI40XZBbBG0Xl/BY
6ppjBHLeclDn0EgZ8XMuLIg2nZ5jSVpotnKdYCMvQEJrKiWmTMqGQTUn2lcvMdIijiPP26pPQIQo
XawiA2KJeOhdxrWToF5vHXQguVCKjWF3tIZBa2imHCI1MlwVk9o+Kb4LS2ijdtyq6mVfdbxCR+2B
xWVx7emXZhRrQFuY0r6tDLe1SbNe81SLLOWxGfjjonR05tNibjM/F37AmRJraXKrVQFjY/+fKoXG
BGgqSx8TRusZPrgYyvpHhBFTQDZnMDkIN6yVdeBV1zT8U9CJdsJx1hGgGVM0Njesuzblqd9tArrh
x4Ul9Np6oJbY3CZUIKhxiP9WYUFVoxjQoFXxDDIbNfjRE7QRTx28cfDyFauknJXjUMBDyvE4jfyi
yFw9ZCh7JtCHj0EpBDKe64aGQhde29305WQi4ZpGLBymgbR79CoeD1FtQ83VQIN+Q74y3uxjYjpl
bXhYXfy7liFd+/1nCSQWliKvwAdNxM0Wm5AAtfWaw0orY9PGlO00x1xsToAT4Hmq1jnIm9IjcWiC
34S9mNvdc6Z/kdEGfpXH9KDTnF3dVGQ4NNYcwSIp/75Z2JnagKT5MqO/EGqXZ6dyMZpKo/R0yWnx
2s+PCcLVJArcPQJgZ9xRtA3+sByzKcwQA3rpJQJiB1d/q5rZPxp2b1DmtaNJo3yXojfNzvaqtR7f
iZHBls/yF3Qt63108cuee3nAk4EUo+iCAtMVAQUVVV7/MV7BqJ26HlHeIi5u6G/8cPWCdBvTfLP6
wqzPU1EkWrMu2QY2i80RgiHzSlCxtK6qMC8+Fjw5/6dY3YXKg22ABsIo9ZeTJh9zh55aT0ld1z1W
yEDfDknISweBYJnzeH6Xig7VtxJzZBOCXA0jcJbGnWLKlzTOuo47LCR+diBxe6lXcLyaDvHe4dnY
nd4dGs6KBBHCNoqe8DvRybNI/jGndKr5X8ZXNh8eDIQpKGhrvtsG02vTt7tXc/w1x0d2mB2IS383
3Is/dpNHU6Ku3+t2fgTSkbbzubcL/4t6vAmK9eNR8CJsXG1wEyUQNtCCXJYUA02s/cYhLDZtXvqI
gdbRVPcgHiQXvjdBycWFcHpZR/orf2NotuNKArrsqjFOsBTkZE/kxwbgw2Tmzkcf/jm32FP+Iyzu
cd0xbHeDrc+6ACNPDu/t78BqpjL1XUt6E7RwSxrQ/zomM6Ooztk/ryIDZFfIYq8nfyiXtccbYaBb
6QrPZtlnXxnbTLPcu3FdTzyWiUowVbfdGFDuoWctn0Z5SYYHOrnXHVPgVGumKF+qllQXySelV9Kk
0USUkJTyj9uYubY80HG68fYIvwLiqlKgDTSlHWK3vmpF4MDplNSLVGIZPjISO5ilR0/SXUGTEmxN
JAvO57UJeakevlixAzNtOaVg7Jq+UkOzk9bM4gzrWRyBaX72lBT1hkufpKtOMRuArxgCjdk3SOWk
Oe0gcZBgto9iZWTL4NBsXN3olvUXoDPAPnaMAqu43Rldbj3cLnVjGxD0GcLbdm7HjPzp2gCQkp7h
WzX51SVIf1nw/+yA7Yg9L282/cGtL0RajSwBebtpHVWwSEeAF2c9MkAg56GKNwngtVLjvSl07Ix7
pqh70ZK0TbCdrpqaDYJVem+BDrAZwCI0upjObahI0GNk4/eMgC/exwaNUr2wu5mVX7O4mRmnOrVK
3NVoYpN2Fkf/7QX8sh6TXD5d7HJWInkSBHLiX6D44AuXbGLgrcxODeksBPRjzWJltULavzvFkgXN
thX0gFNqOuv57ayhoXtkrum60M756hgAzqnZVBFjfqJOPsuIlHWN/g8WoDyIbamfRD0u2obfevcd
riGIPLhrYte/H/HaNT7ahtag4RJfJ8U2I0MNg59N92iKSqAYYIlssTQIP3Gnf7iM83oj5l1+xfX1
UbUBr6uVvI4NAlV2PSMQLtvChJ0rjy13PAUngiBP2D4CLEWHLbNgN1R0uPFYQ1tmUhwh6P9fmtz7
Y+/odtMegShXXS8YeW8X+Fhs1PnbFRMhUb3lDlVUk0SJE/aJsXcrDfh7pefbeWZ0kDoFkImLhcWU
Lu0w8eC/7uD8DZkFzvkec07qDcWWhf/sMc3LTZeQX3zNUYBXB9FzBMM8Q4IFuwmAL5qECb+2MG+l
KXpN5ELa+MR/7CEAEVNl7drm/qGqY92YNKZAiOr9Ut04J3KBDBAAc/hMi1m9g3PzQPGQaEJZxmAM
//xdCw2tjDoLmEZO8rGjpCzC6gFqXNsFnISpY/P43Ya2fLF27BkoYR36a5K/CMV15Bvy1pxBYr06
hLz6DbhVKH/rPc0GA8uFvyTxGOYZsN5U7D328Y8miJOeECHcwDPjwXkUXrqMls7FB2R6bS1FCIbQ
VOov2IeOfuJKpZPX9YIu+XMOSbZEThsDsJCb4/tExFCN1zCPTiEgrOUA8sgcX4AG+w2EFyxHHUXK
qVBTSYabg/0aAzdTNgkf/MzHPDrnKuFJDtnLaQBLElcKVKZ3aFCVB4UUMyqCB9lYTPULj04VaAN7
e4mOZBS4o0agAL6DezQVWhin18tIGHJkouX5Zm4TrxrNNIbSP7IGYuR75wDk0jQU4bckT1KJvHIT
ymFqO5rshvV2s58b4sSeDP2z3KKHMR5DplCBEr4fy/LeFJrwWVTu7Pu84Zx6JoHsyz8R17pA1A71
WxPfBjlvAJYRCBZcEUlVBZOzXdDlJ8iBrMPxTGXVFQZ0R+J8aKYTponaWfXxAEQ+KRHXa7Oa6j1h
FrDdCSS6DwTXVYq9ctTPGxOyM1f5XuFNFq0aarzjRmeRq0IapQUwJ+wcukmlMe8nfZ0GWhQUQsay
7X2I1aHoplZMH3ux47yA05KFeFcEh5rFsJLlxD4oggoX1Ft6p3qDgaLiugKsWRubvNPspLxW4ZcB
Hti13ORN8hmCUw3n3Bh3atZsQ3UiO+wQmIym3g8fGqljBjDHOpcyYLkQkDMrIJJfi3L+quxfCOn/
oV2MwdJRmgPweCdrZ9D4YJAVIymRefFbeDLjSAYijKZQ5kRVchIToFzh4ekzexXCyWxB6VGtUwQL
MtT0WFFOzMuHkmmIC0mq1ieCA/EvYEKFVNMnEa+xqLnmKAcgAnlDdTKTLhdHpg+h8EZRZ5/xmgE0
lnmRU133eytvdA4n+xlhrBgGzFGCtzDos/r9roqYR7c5qJ2KC+teOBZY3DW4xDavgiPFeJnXXmaX
bViGcH3J+ujpDnDm8ug+2cjJuj6PPovFJwCKNvi+FOSbKQK/QCqxb8135D1xin19wFWU4hrjdJUY
xGikFBMhhD0KTKii5JNSLnibIe9rxbvRSHLQHkk2StNGuTHUNzDTjujAtMCC/tcBosGW5K8LuPY5
wLNeC2+lFALyD+LLE+M6JUoAjQPAwuM454lgCz88KckTHzUnZKSJo993h1EvlGocGy2UOo06KXzO
naibNHdDnJoP8GIz3siqEBFmE3pR4geV4wAGX2oFlvRJjx38VF+GdzCFfXtux4A/Y5j9PxU/cJHU
sZHb5qUVo2hzrVFjR8ybUpcX5LbsxaFydNi6WI0oZn9MwC1oojejnKofCxgoL8gh1HvmVgHa9qdW
evEFriYfvjdGEOQFyrP8yCQWU9ecK5i6b+4X52PjMcXN8jO13ulTcwbi8TkRVP++IMvATZFlhHlh
nFdqC9pvBPWkjaRvJFGCY+dI2KNx23KH58pBw+h6WInYKu2srLMS2G+BNPokO1maUm4So9nLc/gh
1erdrmMA+GVbt27J5S03FNOpCWTcxigIPy4j8MVQXxXuwnRBXKtk07elMPCp7NS+JjICpKN7lMAN
hhTlvQci9/zX9jK9FXcLilGz9UVNO0TyttYzozrhhBXNHprDYqKAcy28sWc43BWVRCxrEbsavnXJ
lfs8D65WLHinvkDlu4ihm5aWj6evKku18BnsYYre49IqrSG2XZdu8WMEPwZUOUG5tfEPfDi9rDlM
Vm6QTm1H8E9b3KnlcZUsh1pIYUdIDjhYxTJ4QgHefYiIGIMMs6g9pMZ91AWkIAY3dzZYQh6+5JW1
I/NKqJAN2xm899MzMJsQpkQdFoRBgJ1b5ERi7q/m4htN6rzqvEl2nAwhshZhCu+qTx525Sn1s/ZP
fa4XsauMVMpsook1ZcxBOfw2fyXiMhwoKlRfW+4YVY3hfn6Fnbc4PDfo+VHnAcmooWD7ovsltPZt
tCc6Re75gCdEMxvPT3Z4wWlB2mvUUCOmD5QsQrGquWlg1kYod1f6UJlOgIAOmmgiTyq8siKM1eJb
9YxPmpxWmQvVeNaoJ/OctkOSb6+OwcaV4mtpkGlC9Je7gD0GUhIcchWbycPLdl013Ra4BsYKYXFF
c/bQmsMmrivJhmZ82/lwnzXZQxe+8BjFyE1Ey1d+TgGnFxpQTycLcSx7rWGWZgFuKZaVLdfWr9i1
u+RzcXImyI6omR5gCaFYHzHmDyTZPtxc2hlBJd1ct/IeOe9cHhR54wW0MYfCK/hxAmyRzkA+Uzk6
7+VaAkPpe/eSY1EOhsERKEpQ3Q5sAwzAVp23e2zLcJgcOFVEeBHfdWKBM4yqnqDVuQHGxrJCwjFq
A0DKhpmqXBmbFVYlLBqg87FmLiOQhZnCcLHpFlyShg3R8rur/GKLO/uO79hu/+jLreADAx6Bt6hG
CF8AlatRycWzBinZwAX8lV3DC2oLv+RwtQ69rI9mSY8TbQZn/dLE5ovIv5HvkRo3cuD+Db4Sl1rN
NzG3mK8QkFjRFSAGUhaax9rSdUB22DVqr3X4munP6Zylw1DOAwE3P6sIlC6yfVJdmsFtFOIRdbM4
R+OI1dNmaVeDObsi1KZ6VdHXRLTPZstIqT69hG1q0F15i9+pVzXvclO3gKOs5OnF2HRquR7rlU2s
RxeLRcexsvk06ZWlCZQd2mS57KXQXwIL4S5DTHfllGq29bJrRBoLL74WLiHE3E7VWw==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0XyliKAZZG8Z0gWUf+dOVkM02cYTsPvgDd7r23zXjsXHPc0VqgQmWgPyQ1R
MDUYYRsXbFa3+VXDvwtlmPkleMpCCWOy8kfRUAjW1xVlJY50DGzRK/WKPSuKBBNS8ObDE+CGNx+x
z5GDSE1B8Qkgvyne26ZC/fFsJVZNg4umLUEHvrWUx8hD5M2tCRJNRXJ/B7OFU/fLRdbwysDN03s4
Jt2XSSGDwitoVDQSEjKKUC2Tbt5/AnrjmoggUlRrMn2d/W5xXvWOleMTtJIP5xtBbv4UEnYceZbE
+cw8p/xGL8HCcu3mJuXQpf4HxCFs1YM87CgiSh2HWqhM+is54tHpaCHLkhedz8fD9nXoFJUCG0KX
7orNKcYVWQbWu6aNTljSG5qDWPJxL9FvIrVeo8i/oW8rIurHrCZZ5Si8eIxLBvRmodJIEfm68Uuk
xdQnuBm8Q5pt4Lmytxb6LSbwHX6ZpfyH/N4yW9bRVFYk2FcK42kmhqXtoUCzxxEgpVOxUWnkrRL4
017uVVCLFrdmcM3uuedFWI/r0lZblU6E6AMgxhauRvEEaPdJUgGoMmTQNoGfS7EK94XGbeVaF9RO
yV9+b5rq/kIylhn6NJ2PrML1khQoUIGyqZlQid6Q3Itu8RS10X2gZ0pVhfKqObJUV2l14CWDngqM
t0LZvc4BrDjVQI8vwLjsJnckHPoyKXnd7Hg57Aq08kHxRT2EMMx5npJ4iuEkZ7W0IxBP9ryS/Gmn
qdq2tTrdGal9McixgU4gxjldyD35wSn+r47BEFSyj3padyUvpY+8dLGvITNOT1WGU7M04ftRyFOI
8zhAoJvEALhOg8CrwwZ58o6zdtZ1nvVIm1TDoHffiAUKKlBAAQ/H4Y5ZcsKcRlnRYlNIJszhRJ0L
zLYpValazs2eQhsSLdE1wDFl0/f+/bksMbE6Cu3bdaNZjQEWLHzaUz2LIIxlL+t9HXeE+9xr4myX
gavEXZxhybBi9ZI65CZautmT2By4i2DK69bo77jqB2QeIhDt3MWNkSkWODw7QwCaFGmo4LxTbhjg
1mCTuQXTXiqlHCWP8Hz0rwPwBgGmhzu2cbztLFcBurSRHfT2ntcMD9+XVpJdCQpSQugPiGEdTh/2
oTHb2j+G3cyQEN4WSC0lV2qMMLnMw7yTQCQfOUVdSH9/+e7FPZTkN4FqBAvI+y9xGTDiXyzb1ybm
alp8rfTrlgeChqiirZ2kc5qp3f+7Mwjg4wEDaPjNih0+oh3BTTYIKJJFng8+XeWsHdA2Qd+JRIiw
3rqPlQuFTRuK7VbLC/VRitf5GmRE0qsom6nMahOyBrVgcNPk6dD87FZmbi6LoSkHMms1/l1uHinX
1XrLEA2PlYxm9sD+HpHQscLRyHT2fdG/AGaFFvw3P1U6XIKQv6QBuA1yD9MkpHnPCY9Tru0gEBZP
94eHAZVfmetdoISOas/8ro0J0eyliXnSUdVRkN0Dce49HvXiFNkaM7IA/HpSIunT8m79sGm6ZGQg
2SuTfjzc+MQfXYze8xXrO0gjIWkZQpnfCyvnEWVLfOihTN7jjeul803Uc1mDuiGdrKJIo6xNwjU1
L3QGCbsW2BS7vJSC4Yc+9BGtKR/tO5t3vBjJdSDm/L3b/n4Ge/th27Keo2XNFo4dPvJvWOnRg4Hn
fJnmxYtqnGYsFWuYr3rHv9pzG3MfOW4hqy7arBN6ttu5mitcrxQVbPUAFGQ7ddpEsx2y/zGTkKqj
SJ9zzAdPyEG5AtwXoIJE2N65tOuaKexgqDrpbkJAn1+zw+7QuY3rJJ3IyY0rkgOXTjLGyvu1IDxo
1xyuWLXuyE9jqMbCFHu01pCOn0E/r/EAw1zfjk4CzUTufGgOy31ayQ+CG5HfAJp4xqKd7mgBVxxi
B8PBFOykyqPQ7FsPLUjg7Un4Yf2muw312aHuf96tLNG9Cbzfw6zCyr7d2oLyWKKJBqQ5dD5Ny+Cx
81t9LOvV0vjTL7JOgUkrBseORQLmC53Un6u1OwrnzHyNW6RHEqB1zGnJVIAbAq71SqbXRkS/kuf9
pvr1jHpx1fFwY5OWmr8HCh7/O97lFv546DnrSvJ2IYr2ea5619XxyPHSmwq2lz7rhIAv89BNLqr8
OSa5gqMpuaqM1KumDZQk5pc92D7XSPhqnrQuBRSwIXyujxA5iI2GHJIuwmG6nT9/WLAFDSkqKDcq
0CzPN0dsoBn+SJsYm+O3z9pokgekDmxNIVjPtYdqxZvDb9Uz8IZ4Ai6EWjCiZ6C9G6QtCZvFW5CX
BgiQpStFoP3o7v07GqAYj3bQVbpOizLzU45LKtAk49w5BjRTmntb1As/7VYlpv/8KGMnwOi/M6ZQ
slfID8OY+kJlWSSC75RZe7EpDixpPnZXpeRf3GE07HYlAolh7V//e5OTMXj+5YuQ8VJvlYjECp1P
03BZRe4S0xoiksCtAN9g60Nm2X9Ek/iEkgmPwGX8ISZv+xultnHa/ShL26v6xdou4ne4cFG+X6e1
iCYW3BswWcnWkUJ0UD1AYsDfVrppI+Ot82DtJ88G9M2eKNdtcJXQ5WjnXfvuExpAQCo0GfgTHl2A
n4oGrGbonYdlexH/t8HZLJ8Zjx8W8mfvDUBcklfNQkjwe4k/Ush9HYpUnj33hRSCZnf4LkDOnqcQ
bhfZXBdMy+s5dBq1Sn1ZTDIwPD/NgdS8aTb7kF8wUoS7LoSozbQR4mwWc9xFVjn7fbduwj/CH64H
5K8yxtMnKQC4oiTHxdQmiqf+lrpWh5OgnNU5Vn1+pcxW/RKot0LP3VjQ8YhlQ/hQGwpPyv7jSuHw
r7NiR5p9dKRVUa4ma2ihXz2ia2IXcm47APvKp3o8/Q/X/KVBgxBgeqnCYy6H+4SAwA3huvur12Dn
qdAMhrRs9XA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]_0\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_1\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]_0\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_1\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_4\(7 downto 0) => \s_axi_rdata_i_reg[7]_3\(7 downto 0),
      \s_axi_rdata_i_reg[7]_5\ => \s_axi_rdata_i_reg[7]_4\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0WQ3PGae1o3CyLFtBxOkHZp4MdZd2DvU8YHoDcWpzm4SMJERS8h8Bpu9y3l
tqASkjucz0vf4gJlNDKHglAfBYlS1ec5PUEfVKfVe1rrxpEPw3oG6v+U/XFP8yYm2lb0qWJKcWTK
nEfmSUfttGo9RDRVuAkSEyofq7QsAm465Xc/VIasgW4WX3ENoCqRFY1X4Je/0fA+qtlG1pc5T0S4
jDLY2DoQ2TefHaMeEe1fqXpE9KSIgzPvUaZwSAWPqszIKY3r8RqokIgMheideDzCd1KEdyZNbAGg
CvQYSqpsWuP1g3mqKjzDYd1RAnBMT3PAc4fFWX7ppuCjt9O6bjiwPZSL9wfFnM0GHK5hlb/XICr3
g1PgcYtIsbCqs/AagIeTXbVr8Rzyg/SED+10e1zGlagmFYRezh8GHw7Y50MJjC4fTo62hmJya2jR
C/FMlfW+AUWmOnacW+q82+H0un6gbg/Fj9PW6epgwxtGXZi7qA+JRhZsJQx2XEEhtQx6u8vQWA5n
9gY60faLyfI8iPwsYzk5okPeWmcqAzGNIAqRmLD42ULpkHgo+k1lxAwbNfgBEWKiItJB0zb7UVfZ
kDAzVJE54honAIuq2ivhRziyCiMdbmIAr4u5smiyDUZTl//rwCmCUul/17z13pExpYcp3KWBxyoP
m+rVHVkygnbs6t748wmqIg7kJ19QzSTIX/DvT1lUn40Lyn4BbmvaBfJb7MNwAby2CG0Xnn1ZJNA9
R4bL9TpUUYSrRgNgDyduQBBqC0ikGJQz86S4HfQpISmImuYmMkKr9RPGCqbzyXgwJ7XtAtrY0704
9KgUplj041wXFgy2K+HbGS1X6fnPJ3QiTJxK6cn/XqNLunWJugbKz5/81v2ate7mpF2J32E5dLnD
KTPnLmZgJOcKJaS8eEAY2WDXiT56tqxT5K4ykTkW1uRA5M/kdV4sH97fVwn/mxKgwzNImAaQlZHL
4M+dhA5Do8NYjC0vmeGjMz00nyyLPXCIR62s9cu+74LQgnkD4vDFXoqNwe4oGJn1Aob0GmpXnE+W
B/NpppNmbY9F4gbbcdBBhQJ0UzTUWVrP9W/n2D8lSSrGbw5Zf+MWiIpIOg2empvzkB0+eXinjo07
2CzqKx1NlkSFDaGIxkm/efRdWkOn95+IHnMpvErSlHFEhEibhXxbG8MxaN531QoRqqeywdo3A9dq
/CzdxZ4ZOzB0ixtm96Bvix5PHUpa0PwBwouHO9Ukyg4N7sR2sMc/DEDu9Q2cb0cO8DuFVRf2qcOw
rR5xwDZOm4Abj6QiUx+FwhWaeqiSGFWMq8JIBJgXd2Gjgj24oLR/WLzrUoj7H9SEzaBUvNLSesaj
HjKeUiT+u3OGIvXWXHR+YZxEn2yRUBpcM6TPoFodUQrlrWre09P9vpqqLmaMEXdF7fJZUKTfo9GX
hW/KjnKNTI1Jwcg7L2O5npuTStYyU/jlF/jQTh3KeFtonAtTa6Pa30RnKT7QxcGy4fAQeAMIHi1M
Y/BxJ9C6MT9CWEZXDteuqbpbL9DutjYVXa44UzWAm3JyDwZXbOuqV0xocQjxOBLdpWMr92VRzg9P
gHwd2MtFt16iWqtS9wAccU/Oxcgn9VvDELSJbk/4pFWIEiRQBfiBjvYBNHT3saKflFnydxwEDm32
oh3aVeordag6ENUAi6B1Y/UsNDyHjsBSC9JvlHgUfB5m80EsISgC+HNDFI9q92NedCETVE/i6dfW
W6Hz/kMDkWdtpxNxYovf1gw5QU5sphmLHg8ZJERcHGXiOUmik5zWHkdU7H68XQkrfdwmHlb4RPPq
NlsWPq7H8zvwDR3s+ZmJtgHTsIzCeCUDPHBLqwPqtzioCAFTJXb6zCQryjlAbcGurFLs0L0x3N1Z
hjwuoK05vAJtXLJEiVlcipecsa6Gnpe0Tj9TpXyDc61ebsInA9lJITbdf8tP1LuO7UdIqMFoHfWs
rcWwdEZaInfcWqYilgiypOjjM6vynEwbb1IQM+aeVAGCne5kzvGGKwVFk1wxykEoLlYhSluBc7cy
eIGAaT4IzCM/PXsZRJZlCgnvBYBg8EXBlcjGLHOL2E2c/70lS/E0Pa06Z0AuNpdxAZopcBIOKYQ7
eKNaV1w+dKWyZ9ir6SEGEY2aXXAl3EaT41QJ5NeAWqFAq6kOxYKixV2YGb/nNc15ejcdYIGepZ6w
Ayck3wCUOrKokXStWw1xjTFO+BmUc+mUDq7qUBI5sNK5S7fwu3Rr95qKmOMkOSsGoX+NE0TkP/DC
vFY0l2bwWkKRIn9FPUuha2mMlazDXA8qT+2wsryYxMGPvOPZbYsQC0/BVmyalXNrOejYiexcUUMH
ESkyEp5Dkx8LP6ICldQVpziVKLbUZHgnk76VTkW4GmRxxO6vK4UTKc1WmdULi7YZ2VdzLNSZq3c4
TbgFDVztmLSaORoWKiVY2yRMkC1Npcylt7pAq4hkc6t5NpgsUiGbZIiJfOE6BkAh1198iaSq5cmb
50MTFdBZMlD5Oqlh/Nbv0E1HqAHV4lXrXRiGufbaozyDETsk2YHr8tgew1Sxrvmclpww0ClxO/4K
hrF3E9YTTfgO9WZbuvLd75kfpuubhM0sqe1/x4NlYqOgV5bLKHJK2BMNX8BDFYUPUNAk5y4V+d28
/qi4rhTsHe3fljkuP4ZZ6dGRC7ziH6wetb7FRVB0Csb44mNYNyZGo3LBlzUeOEppuTxr2lsQm6YK
7TarWR4o1BicR741c/IRFBjtpNi8l5qvTWDuXm+tSoNi6LjSbTgvCDC7ov3ktwKZkH/Ek7oCL+Ot
ogMEA/GMrz1cJDa9zMgJj7TU7WKgnTXH+c5RHXpyO5rhkRLs11fBbF+Qym+rSdDzHutFGSEIxY5P
Oak3jgf3lOGk5eJGvgBuTy6mhB9s1AtG
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_0\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]_3\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]_3\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]_3\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]_3\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]_3\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]_3\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]_3\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_4\ => \s_axi_rdata_i_reg[7]_3\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i_reg[6]\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0XYuyMfVnTLIOybpN62RmV93GdMEngtpfcaJo2OFTqpY1G1UGkxX9VmIQFx
bzGHmorc19IJTypH1jVbgc58acKhdzEOCbvZJfdYtH0mCFVtdCb8WuZTqHy/sI7hel/+9voq/mQo
+hVSk5cM3FXM0H5Et0IKIaO63MydKWNLqtiB0PVMaTk7QbH/t7zS7aiPyHvocx/JdMBw3xBqCls0
9xqtCcPITS/P1ZinF+fZnUP03TxwYNef9Nk/ZQ8/xdxQmI2i5HQwa6HOzYlsCcgzygLvJmjOOWCL
07668apd1Z5Aa+iYqgpX1BVjYDH48HjZpACqzJ2Oz6I/oi3KM8VYTKuJlmtw8h0J+OR+DgOrjV+W
GgPh+qiWMYZaxZJGVXWTSIpmgbg4gfSu6Kg7P5NxFOfKuPYUMdmZOTKTbNycgUFaOwT+qPx+4xaa
QxLXXTJ9wDOfgP6mxamr6NL3r+K5oq6W/MZcPcvuKfaED541Dh6n77QrkYvm4G4FKRpQueiEC7YJ
lpoaC0hIPIj1iLpmJt7XfNSsTGD34iA12VjVVjuee7XQCecm0ACbuPjTjfb//yaBPfVZ93XDf1bC
OrAd/FJRNqOSVxOBOr/C3zeE0jfeinmWfQBqTd+9UEy4DStxYDzXsI0DanStsXnMIRatR1XjI1Ip
+y2R7Q6RzOjvkUJgvbXsZPBX8vQMzlyJ9Z4XNSJAhsE3H3ndVjBq0VKIcVHGzT3vHWg16gQvJftP
XZsdnQwdSk/3AwvR1aNnP3U0he3Ibm/7dn9tKYi61RGZ9kPvhE9qUGTZ46r7sPuJ4Lbqr9OO9rmm
GRmUbtZ+1LfITs6hztkYRHF48dS3ILdx3yPbrp3dhgNDDiPeBCWUvnSRb+n/vVBOmZh1KspOCDLR
0dz8GRMUisogN/stDPGYpgi4lAdZo33566BBVGl4Q1GVW+LdFG0rWZzM8SN4Z07lgO4/OVjL7iTd
7KWMzg/1UCJTVAaHgKoEmdylxaaRO+yoYLBugw2Qs6qTuhImJXyL7SbsWOXSaYkwX0uKkmZmIupz
RxB5YStDgTU2vyN6OzNF/CD8dQ4hpz521XTlN2n2KR5LaHrpwDIPXNKHeiYHrp6WUjE663Nl2r/S
1Wmhhr8d9T3eqY7qIXWXTe0uKoHv539yv1f0omBnnswcdrQ3JjLC2taME/k7t57MQdNqcdeKhmjW
S+goonbQLohm9WSCZ+0T/LpAJEkNQOeuSzfT3HxzKb1TYG1GtaYehtwXQ3FtO0Od8X1rGUDKFbOZ
SfV3MSJ348hT5sM+sIQAKC3J4JKd1mmbWNbJwI3ayYznwn8TCI/2QIs5Q9CtFURLML5gehLBp1SZ
OvZQYN+ZnD2+3FycpB47AoKTnAR0eMUSALqvsdfldK/0ab1sI3YWubwFkR0iZjx1Ez4VUoJVRWYK
/kfdJLOGwE0p/4YEdxVk9Ki1Ggmy6fdzD9auZnAAH9wpoyiQyK6dIbSVuDl/AP2u+cQgOm/Dk1uG
NxEehOuG/Ni24h3CZKBrl3AljjEhR6imrTBedJk6qHbSbyuXCvGKsSpeuBdFlof+NcUSGYrlosjS
9W7DFr23GiJYlapVpTwCqWObsrTHiVpPA1BW6/07BgekxSBLhIQ5klPaH+r4h3N0c1oyJD///CUP
SBqGBeeVMS5tPeJK9xcxN1zH0PVaAhERREUgufeRC00ax4gKIhbTXpX30/IL3VLXGAgI6HrsPlwN
0FygXe9g3AIKKPPJgty9s0ukafje97VGfht0Dm3qP6+swZvgvk9TzOxZktzlIHUra//SBLxm0eyA
oSJG2UyTF3GOz0EiJ2sN1moPD9WvYo0zJR7WnQ+ZpVjP7ERN+kawxguXROErs/VCFnRw7eNrb4fk
YdFexK/bUSW7dr5o5EshfvjHWD/zfyUXPrsArz92AwIb4UCLvhXIH3FbtR8PZICqNS4icOXuWoyn
AanpePbN98ou4fzJRbv9R5nVcdS2qwbDmkioW2GYHIULffygRz1m9M5FXTEIpIVj45Wk76EhkYxv
wiKoc2BOQ1sysLULYOoaho1mZ/lM6sqk9rp3mVz6GcoPSEW/jGzg4iWgvuv79TBtg549/ouakam9
ci2Xq8+e33gzpxGQLg/Lk7Wc8t58bQ9Cdii3BORRiswmR1fE5fACtoQO4k6VV6wyNG/pMYkEAU2b
DEWNUkj816pGqlDJPfAcrTm5mbKdKRDx0nEFmIWhG3L3RtPISFD8oTc3V25wzFujoqnnaGkyB33p
aurelv7g1vbTzRdqjvACcO7rNEYxHTLwvKgCSKXEM5le2tpqGN52MM/BcYtZZONw0IhAdoTpWoHi
3DjoNaHH2oCwp3rdrmMPiu2qgssdMuhwHF67dpWwpRdP4h/2wLz3wMyXSyZLCY7COE+5TxVGXagv
Lf4yw5R68AFtmTB80Ij8ihv5MQIkbEzS0w2IDv6UxyOtziqOpupbZUTSHS2ex8gSVUmH8xbvLeii
GVpix+k16JcDHWpUkPFAxWogoJeJhpNA6bbL47TJYvURK2zQmRSWqnb/ad8G3cBjyqdAnTqHZLpy
7Gm0VwnIFj3ERsb3qWNaM798qGi5m0GTh7QarjUQ5JOM1svD5S97a6AtNFNwWH3xVqmFyiysBnDk
ySQuzG6kBvTCUUINCrQYF/SEeiM8s7Uwvo3i5QkwdsGvOHdZwvwde5wP29W8mDRiS4OGYKJQajnR
gip38QDEjxH2rtqbB+XdSrZXVq2qqCto/Xarekz0nbXm+AqKey3lE+C9
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_0 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_22 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_15 : STD_LOGIC;
  signal REG_INTERFACE_I_n_26 : STD_LOGIC;
  signal REG_INTERFACE_I_n_29 : STD_LOGIC;
  signal REG_INTERFACE_I_n_31 : STD_LOGIC;
  signal REG_INTERFACE_I_n_34 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_47 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_19 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Q(0) => Cr(3),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      \cr_i_reg[3]\ => DYN_MASTER_I_n_6,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_29,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_7,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => scl_clean,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => sda_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_4\(2) => REG_INTERFACE_I_n_47,
      \FSM_onehot_scl_state[9]_i_4\(1) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_4\(0) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state_reg[3]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_58,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_65,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_66,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_67,
      \FSM_sequential_state_reg[0]_0\ => REG_INTERFACE_I_n_35,
      \LEVEL_1_GEN.master_sda_reg_0\ => DYN_MASTER_I_n_6,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_27,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_73,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => IIC_CONTROL_I_n_22,
      detect_stop_reg_1 => FILTER_I_n_0,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[0]_0\ => REG_INTERFACE_I_n_34,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rin_d1_reg_0 => scl_clean,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => sda_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(1) => Srw,
      srw_i_reg_0(0) => Abgc
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_84,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_83,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_15,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => READ_FIFO_I_n_15,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_73,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_81,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => REG_INTERFACE_I_n_75,
      \FIFO_GEN_DTR.dtre_i_reg_1\ => WRITE_FIFO_I_n_12,
      \FSM_sequential_state_reg[0]\ => IIC_CONTROL_I_n_22,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_26,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_80,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_84,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ => REG_INTERFACE_I_n_77,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_79,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_3,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_31,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_27,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_34,
      \cr_i_reg[7]_1\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_29,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i_reg[2]\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i_reg[2]\(0) => Bus2IIC_Addr(3),
      \s_axi_rdata_i_reg[2]_0\ => X_AXI_IPIF_SSP1_n_19,
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(3) => sr_i(1),
      \sr_i_reg[1]_0\(2) => sr_i(3),
      \sr_i_reg[1]_0\(1) => sr_i(4),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \sr_i_reg[2]_0\ => REG_INTERFACE_I_n_76,
      \sr_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \timing_param_thddat_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \timing_param_thddat_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \timing_param_thddat_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_58,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_60,
      \timing_param_tlow_i_reg[2]_0\ => REG_INTERFACE_I_n_74,
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_65,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_66,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_67,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_47,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_31,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].FDRE_I_0\(0) => Tx_fifo_full,
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_81,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      scndry_out => sda_clean,
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_26,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \bus2ip_addr_i_reg[2]\ => X_AXI_IPIF_SSP1_n_19,
      \cr_i_reg[2]\ => WRITE_FIFO_CTRL_I_n_3,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_28,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_79,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_80,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]\ => REG_INTERFACE_I_n_74,
      \s_axi_rdata_i_reg[2]_0\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_77,
      \s_axi_rdata_i_reg[5]\ => REG_INTERFACE_I_n_76,
      \s_axi_rdata_i_reg[6]\(3) => sr_i(1),
      \s_axi_rdata_i_reg[6]\(2) => sr_i(3),
      \s_axi_rdata_i_reg[6]\(1) => sr_i(4),
      \s_axi_rdata_i_reg[6]\(0) => sr_i(6),
      \s_axi_rdata_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \s_axi_rdata_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \s_axi_rdata_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \s_axi_rdata_i_reg[7]\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i_reg[7]\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i_reg[7]_0\(5) => Cr(0),
      \s_axi_rdata_i_reg[7]_0\(4) => Cr(1),
      \s_axi_rdata_i_reg[7]_0\(3) => Cr(2),
      \s_axi_rdata_i_reg[7]_0\(2) => Cr(3),
      \s_axi_rdata_i_reg[7]_0\(1) => Cr(4),
      \s_axi_rdata_i_reg[7]_0\(0) => Cr(6),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\ => REG_INTERFACE_I_n_75,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0WpqZ12NcrtasmJe3Ih9rwj/l34PJLW3PS/CLzV9xjPkY/SThTh1NQJvDIv
Nk8lhLbt6IZcpv1lTc5UgW02JUvw1NksTCowVb3gfbRHlXpw9MXqidoCe5v2gKUxvPtI8YRTzxo0
a4iVjcz2RP19IwIINWHeSTjBwe6Av15OTVcGbjct+rQFxsPLoL/azSo3guz33LycTZLB5ThA0P9f
GXKv+12YblYQei6lQWlAJneHaQITw8aVtC2cHiYH9lO5jndueCHUO3JHw1pD2+rao3bKOda9v1gy
eOQaw+hw81wzlDAN6RwUHLHANTuuy2fAQJ8umuni8W427qx/SmXUZ7aJwLnJj9YKkViXTynSOhGi
fxf6ICG0ArBDzMwOdK8gjs5U3XPojK/4JbHL7gFCps3nCKERDw14qiCkWAV2Q02wUdhla6ptcFKu
YHddBOIkwKyqdSyHUq2gVJ4C0kjHAcsipsvSrI15TTAxiwz7xDVntHS1XDh/zPeUZbpDucNnm5N7
Ps5I6SW8QIu1BZKXw28+kY3ZuCQot7yykC4akde5Udr8eLHZTju2O8zbNU270PEYeC9kAk2ZKIns
W5EiUzNGDvZJH4CB8itAyaqfKhrRVJFV5uglmICNiuzRBBwFz+USD9wnChrIyu7s8iST1CjIKmhh
hd7DmJMmRvfiaQYqt5a/2ym8jOlolTF8IZzb2k+22C8iqDqHNFapX5Rm9xpfQpp9g9/chgb8wrno
FAeA1DhPpItXe+VmLsESJ1mKtnLHx3BA0B0jliqVcXZTqZ0p04TjPwTvtOlZ5sSUwbHeyUISDaN2
Qan8KCtVgpaIydSA5F5hble9QQ48wlWz6ESaz6XDRwEcl9muKElYkp13qXGTXnHsHgBpg/XkibGB
l3YhXrWvNzWoAWKHdeEMtdHmQ/v8J30xMu+UZe64jAA9Anupdu1ILGHzLxHIwNnJ5CrN8tStejnl
Cet1JCR4ZNzkUvZgiyaIy5kNWPDFC+5hQla2ELwLbWZekR21oJsD8KD0sAZwnpUtJtAHP5EPLEYk
rYzavmJ/XhmJ3zcrItssT/gKOW3EuiRwBuxsRg9394PeXQNoPiq+c8dhBWbXK7Fk1nx1xOfbV5v6
npPmJQWqF+ld+PwLhbiu1kJN/0iP/nlq7GEYp/97TJ3Tw3pBMitrFX4k7Pr4PbACf+VX6Fh/ky9R
DtE3EQbLQjRjlScYgez/ieL0UWqlQUNHfL3icpp1+ijOp1AniryeWNHHORgkqFV/2ZU+AUX3vbrz
k8VDdc3qnHEAe7VhUx/YZoRzecqpvvdlfMHQIBFypBCwVIObb+z9JryFNNrvhLa378Zbbz7Vxqyh
inXgUfQdYzhjaTPllt1lwOejggSdHgr47oDXegJoRW8gwD9WSHeANy1JomlDSpb4fPhf5/Y+SP7R
kFW0EiDBkXdY5sDfHLc/bmZ3doiXGTBiikatnJPxtO+y/RlYvQdC3qFFub/r9A+G+we7/mvOTJmI
j53xtDCX8yopSy0jjuiJhlfDrLVjYaTjpwktf5y8ma5nM3pAnezWjHQmVtBmzp/gxiywxmzAXhcH
sbkoedVW4KcC+zvLddFckqt2E+TfJhlbpy6Wu1wwJV0QEI3hTvO6PXizR1haY01qZkWevRzB3U2+
pCheuFp93mkI8qFYvkSYtPFVwkAmalxbcp/EgdrwHcGqjeox44GfbRbiaaRGfJDdTT3ZAZrYFu3F
hcel7MqI8fW6vgn0Q3abhBsDsONVX7EnVPn1aTaQLK/4kq+W+HFD86Xp1eEHKB2xCOyDxDowIpYM
U0pOKjQq0HORqEknZ8YXFFsgP1cQgQjcDboqAS/bFO9c34DJKmDN7Ef38gj0/3iV2OWTcg7tB+uv
TCnYbs/HTNTUC6rd4iVsKGEOguChmOoBxL9ZGRhh7C4Tvf+BXh+JncGosrpF6WripgIIvKQ6zpTW
6wjjseIjc09ULD87r2bQ/FCt1Le0fBR3bJ/jaiHD3bgdOFZt5yZADnZFEip5v2/MjeLJuwTguGkl
24uXbifUHbn3LQgQbefQK49SzLJ1NpJcY5ykLzODLN2YGHrBIoRLsRHjZmmzHSjfCRkqYnWIAxlq
+5rrG8pfZVE+cu92gbIjhZM2JsPjOWTVMsRS/d3FdsPNfKBNwKWPTcfLcn+3XSPJ6tKeBwTwBYKV
deG/NNPaZtgz8p/3IHxLP56g9Ze+qJbrN2/HxKB41d5FdBHTDogtj1BIeGkQrNHDL9Fyt6WLV8Ws
1tKeYSPdeyYa63EeoW6i8dZ5+7A/PtHrROIcuMTSQc/lxfWKP03zmujix1N5/pm6Fh3B7lVu3UhR
s68hes33gAzOUh6xd2hAk7OhAnS0AmkwTm46OV18oGiKbeSyImslOuc7E7/C+HVz5J3OyHGtJ7Xx
Msez/U+HY26kg05G3xg+BxWZWoVZVbbvc32/zTKdCkVefYWqQwaor2PpUjvKMYopAjThWHs6RTnt
QHWzXOJjqNxzs6Yu4gOOrIWiOecwhoNXnlJVi7hdxdWb1ekgac1k9B/pKe+X73jATtQj6QADg+jp
M+3j6WonQcS3R81DYU2wgq4coZxbkhLBEotN1LJuM/WkS/NgYy969pDg8o8aOU95/IS/g2NB5rkK
SPjyId8xIMGQrpxSWHT1v5rI75HHFfCP8/qLdRNu55i5XsFlxwAV20qWv0e/do5ztMZ59xW2eq5t
doyja+0LrJ1pBm3ebTvfekdcty4pZrnlz0YnktiwUHKIsFdBAjSfiHNJ4ecgAYvbHDvi8rWizeo2
Pa0EuN3BEJZOmROkqyW/z9TOEHOvRvfp2QIfL3k9ZRBa5yqVmbpreHNj9gUIT++602jId5U++EMl
S+USQB8TPWeqmk6pLr0PVxib4xovF+NdZXzBd15Ord0Iit9EbMgkXA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
oPEDuN0YIv9W6ONvIPPiOD5qG/tiIDIm/YuTCHYYhnjFVsdcwIiaUgKkxkUL4ynklRI/jz3zEXrD
wcDjk9YYQxGAhBeUUTT1Av7X4ASpVHsYsSrV09aPDJ6G2dUdPYmGofAq9+4acUE92gPvKxWWOe78
HuuVYGJp0jMK0tiYz0WpqZ12NcrtasmJe3Ih9rwjrHxd8Xqu4n/mz2iIzdkgLCOGSZxIIKMRAIuM
gYyUWboZqjLnyiQIqlfQjEa6BymdkrqB0Pg7zkniQM0Jz28Il8xKkgqwCf8xzWu/atN0RZV86PIa
WUPnzbQiMQiFozFmrH+MKk5IBMiRA4gyTs0b/Sjb6/QIhRt2pIbjwPQQvanYuLa3GtQxEewI0Hea
RO3DOeXxbybUv8H2v49mUpqBxHHx1qVzFi3PC7oGv8hSmhzS9gfF71dflgzNNM24pM2GtkrW2tKc
YVJQQm1qcdfDHHr5cWl3RxzUw6mFCI1bnjGeo4zv1lrOMDFNVTHDH1Kzc8viXydZedjB80zaYJii
IXXePV2gXuiq3JgWG2ssn8Bmv+ZdoUnwB1E8HUQnh5NkeuCMJ2t0qf3Bce4Vgn/dTAs/fILeSBQS
giB0TycW6O/H7zty8gv4AW+NFLpRY5jWp/6LHAI9lTACFg7G2755gn2Gw7Bf6TfGX2WPeH+T/iu1
AfHIs0zndym2mS9vwP3SXZlJz5InITdPPQxRFxrUCV2g3NTinhE+a9NdsfsLjtBzsOWG1kROX/yg
fgIyZnBuepd6oNECv8k7O5Wk+g7vHvRB4ZWBdaMSVGyTvNWAlsziBaqadX9T3OOvI/Q9/9WnOROb
erYjw6vEeFe938AuFsn1HJNfXlpgcEuDzZhhxANtnIu+fXjBkAekc3t42kmqjZbmXrTnTlKWKWTF
mIfEE8F3bzyzhYDED5AklrUByri5FarJFdoOE3XQ5OJnfOawI0l/16IpDXAbRynF9J1WSrkhh7ZU
Minqd8hT3npbsugodL8p7OeD6x+sMswjNxqNV9WLPJ1DpQUw/8Yce4A9LMQ4i7GY1CeiBWsz/PCL
5tYujp98Yn4b+Azf9hsYusDh8ykOKiAx4/9nrHl3kK5IPwAFzBT28zw1zHszm8+v0vZKTt++Klc2
/WPxKn631d8qe2r9SrQHEFipXYgzfi9Nev4igw1vpjHsed+YOiOs3+SSwk2OqZXoWRQbfRR7Elaj
2Z/7lYOqte/52L/GNuOZeSmn17EOKc3rsDKCy9GUZc6Is8EfhypU6aJ+rpUxRkGHpmWyH2JIwp5G
seq4NU4XfnOMuren1S57E34DM06LCWEMhWuiLgzX1N1MzSYLy3P35azIwdcvFBPukbFYL9sgGRbV
l5+JC5atOCUaQlEW3JJ0Ckg6WznAOYFlcyVQPvFHP3tlUodr71xdSlJknR/pdQAwkDVvomh6xMTi
VUE2fOQMmyce0xyV47oW/F+L+dH4UhxfJjo3jbZb0SatK3bgrOBjoUmjIQuQzpNzYpyK7i82apLm
4qKewdD5AAT8AJsVu4UX3ZWhIiIx3UNniFzMpXrIPN6RAIzePYDN0cxpQhmXZ12lEfzQYb+4w9Bf
7SQsQTq46o9nyerUeGKAfkl0vJnYYIOh8L8F7uMMWrj4J1Jux//xQn3RrhAzUhEXh6+7XGWxVCx4
ENzo7WsU3OncG4zfGw2b/mhERFHwHAHdw3qcYzKyaE0IaKJHb0L3n/D2qGYRupA5uTtuI5aihA92
MNZuRzu5lMKxI0jG35vWETQxHgZn/uwwqSDD96jz5yaekOR+OyUZbPZwEabk3NLdhDGtwceGx8NK
C8bsk21Sc4E8SuwzllgK6obF9mpZK0fdgH6LjimbNOAmRkxkH4Q0OuxB8WMiu/wf/24oWu/uHmM3
c0spXlBM/sO/zQh4Fe3WNPxjqSk83JOPBPSPFx/QSps1WZuG0eIOAM6kVz6NHaihBMnj+1+oykym
7uGhO0K5oWo0ShwdgkdfkjbjoCvr6CAgDWSMRQfXLrG/upTq2EKnXRORBGcOjHiU4rgdKJKdoi6P
pKzJJon5Ie5u4SFDWNSmxN0r9H8KVQqX/3fEQZE+ThnuFKkxAG7QZWSn684g1PHvu0qpEI/v8v1Z
Ciq15FDV+HpAAWawiQIj/+z21mwHjzicTKGPOmDf0RfC9mMxjmCrZGJfiVE3azZ6xDMG7AAnNafe
brWYl6CZY1huqon2KIVUHDdQg5t9PY7vtdLLEE0GC6eELxSZ4ySJ/uUJAwbGyXFlv+V00QvADWEK
LMsWqRtmKDvux2ra6/yw/3NzzYfl4rpBkypzswe974+RyINuXeYZMdk3KMQi9uy4hg29OSr9JZwA
Exnce3F2ZxEYiML71BpHvzS1dv6KJqt1408kLnmoAaIKI5vBOw6QYAzJzdPDGyQXIWGfiyvMlRSu
I+CsyBAqHWoVY8NU/l/yo9YVXctGUe7xZdSyz+nH+mQYnBR+zUCVJ+QdPtd65h/14IxnwaV+i9oV
KH5h/h5RtkshHanaCxskewDD3EkKfz0yUvtTe6rbgpFnDQqqMi5oYmAM1xbz9g2roGchbKO7Iwrv
GXktEosCumLmr+9swxq64CZqVprv3jpVxEtVqJaqEOsjkhTqeq0AHU3hjFtTDP3/LT1pnaW3svz6
63VNvHJ0nMKEMYyRasu3zNZPX5IoyN2+uyThObNGHAJn+EHukRm7tEqgx4+tJ3lEgqwI8EaUodcl
eAjfmFoeG8N1qAsDd5yMQljQIeiNi7BjEaEq6VI7ucQwmUmT0PDfC8hSD+P9khWXM5SdBumHzJI0
uhjseAiOSoMDYnFNjmMttGMXfC0ZKi0aIq9pTVs1yptfFAC9bc6WH3Q9TVUK37nj1qSJ2a0GLzbG
qbdkZ+TcJO0qzukZUv8wNKUMftXH+IopdFKZU+Wb1iuebaMK9jKJrTbjSKKdYyN03p0FDc5uUPbn
0XMKU3oD/hBZcQRjfDi8k8iOkt94bHTm/1EfE5H2AqQI2b7zUaPejpQ3FNQtb6DXVDPqH+oFr7y+
MbzGnqrxukRC7qG84cSMjbiYKFflLe25As82dFjjMUJ4og0WfU0hOsnDSkyI5K9QHTebf+APPLLO
A48MmLvP7RBP5n+J2HCkVxzZHzZyEkdtsmCM5jMpHsM6PUFV8DrpFoJQ3I5d09ALgFRW+ZmKHh5l
SNx36Sb7Wenx4VssO/MQn19euS159zUvjLwLqsYU69aIvfxkj0hLgHo3vKloqjFCwuRowGTFm9I5
mrJyzUdw2/mf/qPjpx7TfDkSPc/b1jtaRjn56Mh1habtvypbcLJnACKdTB4YgB1QLCf+x3YcywSj
3UwW3vraRKyw3lvfsUL+ZMtbP7Na2yA/y1GO/Fx5+OdGa0Zfx5QbjHJcC7d0I7WkCDcwkQvcN/7s
itW1jZ4MGv0ACAm6L61zhwO0B3zyfOcZPxife2ev0mamawxCaWwuaZfJfq6Ep6n9UIVcS7RHaiuX
quQBYTpQ9xUZ2Um9QkZdkY8W/hrTFYsNrY7gri2kv+9TWj+YnZC7zBEIBecl81jhcaVAlMGjl0sL
FczKIAeQazt4AexQ2LwcsFhqND+AOuS6bKiHu2w3qxDw3EIiA2btobMmYwPfZd7sPeThqvgPwU0c
zjECWD22gIZRTSKhe7ddzWKd9l7qdZhnBba+UJzFPSCXHkxK6gjLXZZoex56t5/ucgxD8xAVjiL+
iK2ImPWOqRv5da7V0LhWUMM5gaA9FCdG8+4hxPxbayJ70w5eftWjGCm4Q8uK3ItjA0Yq2TT7ACKq
77NTwrsFl0JppdlcYyGNWjBPCLURkd52UyuI7oCPW49/x7zmMX82g9hTZulpffZfK5w41Lpg9Ri0
Aw1Il8TPLpSR+h09jI8lOhIoDm+Nz6Jt0rT5yd3fv5rqkJLgQbqptkukaUeM9tbQ3a4b4IC2uZS1
hvzMZXMNgJJjbXYZF1ndkDu8RmDATZRaV7xgszBSLgR8GDGb7i9k8aikO02IhDq1fKG4pViyrgQZ
JKp5IlD/xs7VNbO1AAYZYISKUqJ/jJifHKxREBOeSmFCuY95fIeLhcvEJ1bfjnUPRkvUKO3+Oewz
ZtAGmFfTmJr9cOv8C6vA8/qi60sqiDG7A283vWKbYVBneAbSgDYu/V5wheShlx/g0e+V3s95Ya0P
qRsoBGYXD0T8rtWS2u9YqAiHsXpVPlL08PQt8MfJPEz1rbBbA20jRX+gladhA+YMtZ2nw9YWT1vG
9B9wY/TeN982tQTuUCGGVsIbg0IPNjf7CZe7MFeoFmhdNr1mls2EOhYcX9FqeGbwZAiCsJ9jF+Jj
85wtusL27Aa4BbMXZSkUoLaLoPPPiNRGhN9zN6lqA6gyZgO5zFoN5PYcA8LieGB2Resb8B1/y9Kq
jyMIgG8+xsDAD2kLSlGTS2xTFElUzjjP3J7YIgsj316IwJzhLSlkSsL98ezBBNjKMfWCHX5RXMDN
eSce/0MUFqQt/VhRw2PhPn+zevqUshMEr3TqKDnuGUX8q/NLV+/yleXOLXUT05V7459q6t6nTBvu
Tpbi6N/5YlagDOW3m0Dz6wOfKtyc1PuMOQsQ1L3/0p02jybR0YPLvBpeMDsYdcAyJ+9LYBicA3+u
Gqsmyd1TVhL4CQnBH3cjqPSEh1sfln9KQNBC2/Kp1IbhLeFZB3k1OeOfSB/GfZsP7ejKsiP6mrJa
/Q9SUy8a/sFRYPiLr5pyh4HYKATIMlvNWtqjbZq9pYdvn3wYrCb0r0mh8DCU9bKrhkJZVyfwGw+z
xpp3X1arOd3/6QtbEv+p6LEhK2RpFslocTCl7lhkrYmVtLJf/CY9LOX1rJIXzdlIQQ088sYPj6g7
tEMGe1B/qtZShB1/Ptl6GDYG5YXlo15knXFp5Kj9jbXnQ4hRzsbaU4yQyNSzRffx0uLjLpvJk1h6
bqRi/nvRbzab+KZklE7htDoNvPFoI4J1N7W7MjRmUgQtKp/ub8NBjlx0F/+QO9MolhSSI/pEtYwK
gr52KSGgccW+Whrfuo0p2EjIbVoFU75T9+SuiFnd5cbSnMwi/RFAusUmXKW3uxlWs18eCj26sVMS
owOi85gfPj0kTsfA5xYHsOyFhkRHk25Zxn0OqO1S8rUWcG5DAG1FwhnBuvUjJ7oVRuk67Stcvs+l
M77oenIHKReaMTNvRTHwPrW+bqysKw9iqqUuOTchroJfXP+YLduKw+4EFKkrRMEt4dI/Qci0O1vt
34icWi1tRR0/87uPRARZfKtfnYEQe/zWdfP493Uxlgm85pTiBJdE2IRzqwB1gYiJun/Q/2PaMVRw
XyM8/ERx/3e3HgCrWzodfjo4PyHKPJ75wOXD3VsnIUkYOhgZ1F2M6uoACgJqbCYbDSIgPkdIxFrY
M5eXU1nh439cLted0c/YVTkSdN3rkSg8H4lDz22LDDmNKBI5+blxbP2ph/mA1XgTQXcfo1all3Gf
Fsg8IlIpZSetBh7g+J/79ePHnHso1AYFGYeD2WqVKXvUe4hc9Bi6m9mX9irIrmfU2q8WCRuSmSaw
hLkgqhKzh/xV1jonCSmP0OBr1WHZkZU9F+Md+O9AuvOCyV87OFBCUP38DBYQkTsy/6UQZj46EhxA
yD5dNLI6ReDkc3xIC8ta3ZNz6MmleRTEqjvxmfF6TPeGXkw8QrxM2wSUl4umW6hnsDOqg/hu8V+1
MS+GFiKsR12p6TjWY2Curo/EDvPkZPl2UttCQiIkq0Fzv6Udi6DwHscRK/Qev68blR6h8m9Bae7C
0YsKnTT80uKKWB1ujzt6YSn5ptlPdQ67sav4cTySex6g9Y0pRrZo8RR4/QHu96kHN0TDEcMtC/eS
tArF2ny9nkNaeglvnULzlQr+24vkfvvZCe+Fgvbf0/HACjiyIqdqRSRafHkPQ6xkVI5WCWkgcqXW
k/mt2XQc3OPFkVjGPSE8h2UdENSWLJ8jERJWhAx0EPnYp7vF/4ux2iCBWFT0CIQRcpbuFt8XxlBA
r3Q7wuE93ZFKVEmei/QlnLMQ4SvEPqhk68RQnAguOz03zStZBMIf8otgo00Gnt1opRE8/zv/ILbQ
geyhYDH169Z/+wqYwTCdzFMGgCKdqGVbBepjPBfBX8Dh1nvi3n9Hj0QWAqi0IdkQJHAJQkR48iJn
PBwsUoOJiDkMQAbn54QmOAEBYUNp8NkNFaFTxVGM2J+9zDflyPSyv0cdkBtDbcirdc3o1cUR99S7
Qht6Tmn2ZaRoIgcpJkw2IuANp7Cp6RLOWmruSBgbreSEQkj9LoQTKMxaFFxrZbB9nuiUKF69w1DY
duH0AWoOFPofl86ScnccvLnlhxZ9pHVq87ZILVSQprgp+avU07255OkV2P1RwjN75WtOTyJ+Oamv
ISHIlR07n3Ao3pxcF2NGjcUnyDYMSz1c+JyhIIpEvP2JiGFD/XulV3Lp5QfZSAB6iLUnsqsuJi2K
XQbpm+U3K6OUvO0w1nWWfG/oLVdxDhVlv86alllASeW9U8Ez8L1z3oE+CzPaS/7w/iNCI4QsPbDz
tngOiAfZH6INBM4v8mJKTMwdTn5ZCBIfWEdFQ7PTsLn3vZ8ATEYKsYcK+LhUyIBk9bWUEjMPVGWF
srlGqWRNqcocjz/GPRgxc0GOUJZZ1JvZ81qHk6+RIBxw0rZJOeGb3/tfphqT8LClf/iyEr/LGiDm
vb+NXQlijTnMdQJGh1Qi1ZHUDBy+U2/DICrKzXi1fOVZiwtLszP00D9Pc4ROChCwdP7NFIRlBLjh
EGmh1jc+RZMqKtppBfymUArANwhVOu1LBk9TLXEOhuxkWfuZAlWfqDerDZQxChvvHE0SbUQLQ461
OUKFtPCtbmBgDfJwoOoS0GmgZFr3reLQWQh/M72rs5+DpYv8liOXtgrP9mub4LPv+/ZCLp+PuPHU
OEIq+aLONbDpN98ZF4upLGqprFTmSZbLDdaatIfLSlAVVa2x6YgA3MQCKQXTITO9VwQTTLSDd8mh
aKHyUyL2QpMkMEqkPhW9lhqZ1kbnrzH5Ut4iUo5mb2g2cURM+ls0BbSGxhF3D+ZwjoION02SBdmq
6h0RPCWNexCQxbzhZKQSyysw46sXxP2ExRQ65AJgEISMxTiq2SyBW7WcDjmxUH1BxoGDEZ5OZy0p
+5MCSGUaWn7zQPRepnkC+UCP9Bxy1UtYjXdSooUjfRluEKm4NQKJ04A18EGcBXyNLhWP6JuN3EFt
6j1fpB1Wvo/ABOVFRfb5T91Rwwi1ELGxASoG8nKEdQSakzfYqwh2gw2HRRRBPFvj4UjM4BPzcQbu
5W5oM0Lt/grk7/bkmiG7V+bxW4E86mNcK6GjpvyokVxyfalY29PwNiH5rYjvhiYnz9zVODVy5EEJ
5iMQLJCni94ytyWrIc68oXBgBM7LT7rbA2SfjjKsyTDw0G8rT+igLIYjJRvZ4JiDVfWEe/WNWB5Y
RpNc6O6C/cYV7Fp1jhP/NevWNjZ5ibPILh2O63ddjlr9r04OIK336bzYS3cN+qLr6XydcfgiR4Br
lJoEaiJH/hKas+XluPxdrhH6kMDjia5JdEX6tDaIrOAhiPakHeFKQohauGI54SZIMomqwXOIgmnx
kdLcr1mBwdoAVL5+aPIoQjuR1O0NnID7FTvwoaqiaNFI+qhsO21Ty8AvSImosjmv88xIQZl0k6qp
ziMkYeKkguH8iQvf+y2tSgmn3gjUjjuacktCF01+6m+yxA/blydW/cP0RBbozXvddgS7ZhUWpUWz
ozB2qkZIWGc8QONNhN2F5v4WDXJSXyONsk3VGTXO2FqK+HZxwDK91YqgOZrJ+hl4A84oKvbQ/cZO
Si1oNj1OOu6NKLHsnANLf8m3aWHFEE7S61zgwpY4MZpUCsOG2hvHnArCav594TD2rMnkyx5E0Fov
t5fpkN1tiWcxf6STXbdkiKeY2vm7fH7/lsRqUkWYGpJW7T2E+b5WwhI9f7VdFC09VsquD9FBI6Xq
sMQrTD1I9D6iI/9I78655fKvNErgKwzypW06kvRdwOpLGl4gWJPJYByc8A3idljwYY+YS4xiFF1s
m/2Qz0E8eJRisMppkMoovhqykYolBJnzgbXUYoahnG5bQUNlpj2BlkVHV5Wg1flUO7yV/9XeWwDO
CJqaqzrd1V35SBF6Q+HnLkdUetMeFm/6h7THY6ugdcAJVI+77KAZ+wmQ5vHlSQFYX2zJzFFY481Z
U1D6QphpFFlNz/hCSauQ0GoGwq84Pha5gZcqqH095Y4C6f57lwcsrJTkciRdr3+ZIVKGvZ4nov5p
35UhCNhI6iFUPMZ64wj6NYqN/KoJCG1d1LOo+8K4qZ4OoccySbltOQW4wv9eCCIigbJNVdbJ7IXx
kxiTO2LIxmzpTkHHXhg/u/fXSuF/hcp4ui06PXPe2byXb4vXzIzr2N8KdjHdB8HeZu8nAfUV+kpc
wR2zlLOwsww3YvhM4Xlt/TXD/fnBJO16O9gW3xzAAk2ZsBgcUXmoOadbbN143nm2UPJHJa5DderM
3kH8C5Oq+77+c17zD/vmXY1NVqLCFS7gpIUEMc14OZayoBffi5ju5ogMMIiKlGUX63Ie1dlQZecX
MygwTXAzwr0jIA2nQU4lYROTDzkDAZnoHD7rmM+fUD5V8Ca++tD4G0oAR26UvwcLPsVHzhI9iZbC
8eabFmHDs3dR+wkDXPuxJKgmSq2s3vAfdvH3sJXrR1e0tKGlTNZ7uH0rK1NLjNv9EVORwkza1tki
/Beix99ZP5O+l4evm/8DLfQ6wZcEZ4n2yXp14LJAv/IwSe6LZyGBGWjAhBEmTyxqyJKfH8GaQ+Th
lrMnnVfwf3znfqu8Xo1noITSSnOzh/MH634sf3iR4LMUGV4E8X0BzHeA8RSI9QTv6XTcNgD9kmMt
uUdAJlXO1POolO3O4vDiwSJyOhgSX1Rr4+4FBm02TAK5DRGoCSYQnZHzanJxfHSnYw3zWkuH8ixn
0bXASMgAq0GV5uy3eelefXfQq6HEi3gNLO49FotLgfPdg1zkA3Z+qxsvAQ0S4eg8g8LTjeBZjH0r
NJos7Ss5GUOtiEEJ6bRh5kwZXQV8fQxZJHmDRUbLPy3YR0N+tdmT2ibVLBhdUTEPGoR5/pnGErhB
y++3bRuXuN+sJo4IJufreVrGeC0MFelu0A/Cc9sT38JKZnmTpZYfkrTbsrOxO597hm1pXr9UkLoo
s7RlTE0K7I42u3+/aBH3JPzfJyUr9mCczpqEwz+lDXHlyD4s23BPLr0Jp/SppWSER3v95lyL+Lou
3FnR/WBKBZ0XWd/2LYsdugVhOOOXhZBlT65USQx+NAGlXeinZf4MzUX7b++9Av2l5+tuUMulRYxP
PjkITV+KqDkrwt7zkuGckFNVFgaHtqerU9jN84+S7m1ZUMFDyimvTniwgQpWoj6J6doTm0U/y4wr
77xvFOBiv6kFVeBotvlizKLLbPpcNts3PHXDXCwqoJoqEPaOEyEzTeh6s5rjIkSdEVL+ZTMqR7cn
ub6Xf5ZYhPfVThnlIuu+u7UJEyhYj3Sa9IsJwr5kWaT3RA32tjt58pWUVjmoIpXXYMtD1Sf77lbx
FIyam7xucrqUl/cDyhlDSIJ3TQ1oMmZmdOy+TXpsVMLnbEU9jntsxELXvxwgW6ZA3I4sMvj6cDKj
zvTc3IWYnHnYV0M2ucy0DaVOR7FSE1JT50i1T+FucRONCy6aB5xeVC0Ruh+rQ4MMWW1IXYZwZDT1
Qwpmw/+yrhLlENILQomiuVmmNAxAKJDsFSSwWVnf3qhLQvH31aNBWtNMVQEFOAS0GJOkx48gYHlp
+PcuLmuW2dHA8BeeMjJrTGFzb2o0phX6yvPIsGLuskk0kIuOhWB2lCa7TqwJiMOtsF8pCM/4uvpK
dcwR5Pik4jKo2cq+tFgqB+XJ4iX2G0+YxJWHnH/6wGK6hjil7JNCYSlCdCl/GAgk11oJmCrN1Zk5
fTZalkcF77sNsYMS57QFkgMpeQ3nvb44pg6HlIrcjMYuU8WYTlAVT4uxdKFvFLNyXHKIEN1IspoN
YdH7RDYt/SB48soELXJpdms2dyk8AdiYL0FeiHIsTIh7pf/oJzUO1KzYMflxZcJgLKGq+8LGvW2Q
MN/nL3S2QlZFzSnCSv3MP6O22Zk0Sh7GXduIspOdFyJXdrdUO7rr+VZcs+8Wm/zwP2Tpw0ToIzG3
ReAujPVUEAvXA/upM/ssgIKoM1lc7xDSS5r44yE8j4p4kqJUCiVagwonNIo7vroWDQj/lM0hfi6T
BuuxGM3nz8EbEjTwS7NT899udRl9WiLv0joTBN6jWjAO811iBGqalg3kgm1taAayELC3X5sRH7cW
3E81HAnk6B6UjBIn58psehoauoKiZm5dsOFC7sUD+u+QUQmC5Ll5qt9UwIRDbp+FDpcvkDeP2Aol
IhcYhC9bIT3gdQSgkDv3IDgXqZ6pmdZFj/u4JfdPIGF2NZYtfb0NZf3iOeyEs5hVNb7YsIAKmmwG
iuE1nsB3xx9YhABNV6iUAlFqDM5B5dU9VpOifV08Hx5phXYMtiR6fDQKWURpv3qd74aeNjGdtUt9
x0K6Cf7g0/CYcWmsFRdih2QL69Liygn+g9/gxVwArzoWHGZL8ImgaLuNDgzJWFCXf0U0vE6ux4E6
uq68281EonLVYmTCldAejXngtT3sBJd9w0Db9vqKu6O/npYwu9es+Hac0OMUCBNrQz9iZ4832Rz7
xkmn04v3/XBIEAXU8UGV/1fYI5y8HjRXVhepA8b4dC7MrMXYNRdAOd7DgyLSAgZ2QkuCNJr3mrHu
ITXYpNzKAElD8DWLNjI2BegdTHfqI+0tEg7YWFxlaCcaMtxSexKVwjWdg0Wsnlzj5GUV0jdS1P0e
xAwSM8MPFd6v0vAptSoLsbbLd71RoewrtN9vYduhNFWuAJpXA+vHBkJdMonH0cM7ARi5yg3LiM4P
CjjUEJBh6ZoUXakls73c6YSZq0Vv2lHPzh6ksiM6dtlyTNICh3GZjk8D3yhQNDN7mvfer9+pZyNz
xg4L59GsBlEBbS7jvJqromxAH/lCF1f6IqsHyFXJ7F4NUBilKc92sMfpap+YZ1nj73aNU1IETk/j
HYIUresHdBj6UqvBPISot04SsM76xXpX8SuCWf4vxuT3kMvBDJt3VZs70N+Myge8XaM3dL5CyzVe
w+5+5yxBxduGgwh744yqPzKmSvBt5GiweluVB+pBaijQntMmJkpRj5QjY5Ue28LcgAb5Cwuncv3/
VEqEsxWum+/Yl4fYjOsbcSxKzxu5RQiLXTTObREXTkPZbOxe8v7OnRUg09+XKeSWrV59qkTkPID3
WBl5WbljBYQ48tYhjFW2+1L+ngUOrWB5Dfiake0cmSWCNfF7fkT9iQnA2ZEXtM6DS7KmlDi98YDW
gY5YfkPiiEhFIfvgpLwQnpqf5SY9XExa9fywIqFXHlgQk977liy0lMqHM1NiL/NvLXAxd7Q29h++
xssbizhg/mUl5P6YXBguSXr3icM+EghuMo1houeC+dShS5G3EHPf3M1iKBrvr9jDe85CByG0swMS
cO7nILpqy/oqZGgpdw2tyJLvbpqWkoojd3reeVj1xOw1YgI4nzJWJvcjaHm/uT5rDxUtKayzPukn
bYZihcJyqCIWQyNQfqi7RhBeWkMwTXP1SIxaZB1cYuUbbvXeHud7fRAj5XeVsTJnhKmK98QB8VTs
W/EkB8Rc6UcA6TcJ0DML/WvVGU05A4wv+M6RVagsCrtzGiyVO3Ipty/3NBIt57cmB+EpBWUMxo1Y
/PU/rbsMU0cGrRwJSR9NUTJctOj5IbxPZrmck5yuf7uwiOGB4lBGYiQ4V6gNGhrksh2OcK2DXQC6
oZruoZYhx863M7joewmkuLuHNaFkcXGv/yvCdJgOYZ2E87KCMoHaqvGZVR5+d9iFdL5hxDU97L7r
aQgFrSh7HS8sdFSdfWiMuyfbPtFLZB0neryJoZm6S97/E9WU1Ac5XFavgutvEKJTUguHDWRR8IBU
GxkySXF5reAxKsfanEwzkHUujVtiHyanlHRmm0NVn2xCRlwXLTXt/+L0z/N6GWE1KKNdXMXTGK2h
3RSngVVLatgx4KxLb4UFQmQiEayW+9XKUy6my+C/cLFjnmckYuSl5vpjJlHlnM04wBFGpykl3ndF
xgnWx5is0yPuKVzMvmc3AC1wSDxZmbLzTQL/M9zIGdUpedeI4IFvNSGfqpR502EPLBrKyX5dDh4+
ok27NU6Af+tHjmR2ZmhrZXsRJctxPN9yFs0iXOfqD3BiBMCdqjh4SZua4tHu6U9XYgBv0FBnRlpc
6kfA21Xl4l4oA2+c0HAP0EiTKVzAXidBqvLHGQgX1hUnPcC371Y59unfwbXhNqMAYu6SneNJTQ7f
624ZIOCJwwU2ZAYxt0gtRljdcO1LgGLU2CdtlDxCtOawB4TIYnYaBUytICSTSJbzec3zWQ3eRBTc
f5ufbGL4nqj94L88llMGYRo4RQhpp+hTVDsLF7RIbdcHaonlfviQ2lQd8J71E2JwtMMJJQcb0YEX
9VXqo0f+fMv4j8gXeMjqYQ1XaXJxD4cK4nxapGSIJzkgm3MOMmv6BXV+YmKP8sBJ3JqSqwEyZiJt
EvII3iFHn32OSx81uyc4EUJ+eJN8ByIIyKhxSxsPmRfer7ezOz1kPsee2CvoPAIx9Jn21wZ9oeLV
sj35uQloiR/juplRPDydFafR8+22ZosOhubylccNdQZjDfFNSENccokVDpqUupzGO7SwTqiUAsCV
NdZ8nVb/mFv6R3xKr940A30EhaEKnhobPSn5do+KGA9FdpVBCHKuEmRGnT0WO83i8AxdwxcrvHut
3/SuHClCJaBXatkkUGWRtHgaR/vgLRa9OsSh3DqzpiDN7FC8Ww+ee1ESIU9PTMEru5emoDfGCztu
8rcR6baPqyf5AHJCMwjqPQX4zN4ECTMXMNx8m8Ysgl4io0YdWkh5S0nkf7OhrYhksWTkTrUG/Gsl
P8b0gD0uZRIm+ba+tF/JJkqqVr3R2KWwRbgZ1zAn/5uNa+aq4EdakrPZ1Td673n2T1aYMM2UFPrH
sQMrxahx/5mT1Z5lsfiAPzhhn+Sz6W67sWoxX5K3kuk75dFpzxlCMSFn806Da/d9EfIvoLvSQP+x
PUI9KtwyTE7bDBklMY/pBVEKuupw5S+pr80ipY0yJsBjlte8gu3or8ej0DAziPOFKejxnAtnlyl+
vU8519cdJyb4Y7pQu7J4TZeU6GTjuxlclgS++EXnh2JOSxSmNQzHgbpxQ/3HzaN6TotwxnMNVK78
bVF2K67PhYDbF75VeJ8tgUOn0j+WFMG1yZiKQqfYSgXgru/b0Q7RQfPT7uN97vqDtxjLiBUWqopo
jBoGGT2n7tJ9pyv4we0SdRW7Ze9CnguNkGdUoVtcNBUpyw6lB2FQJ7SCZKEw47nR1ZnP5/JjSuhv
p2kecQTxzOr/AL30u98rahsjv+KcX87TGtgCjX0xiVotFL2rfeP64Xp7/cDUWVCVL7bvmOnebkMQ
QOSPRLRHg44aPF9Sav8jPE6sY/coqyQio9nAP0q9u9I0w4bHaRifOlKJgxww67r1UwrO9bgKX/Iv
rIv/tiqj3PB9B/a6sanW40an1o0ne0+jwVLy1G40nmL3obWdeSlmZdirQxL/WFZwndLuVxESk8iD
eQvqTAht39pZgXLL7SiP9ZzSpJ5JcmqaDj6RhMEFF5utzkmScd78ljerV+06GsNIGsNGXpcDL4YG
j3EHZhl86Y6Bg4xJ9j35AsBcgZsaZo/sXSbUP8J+Aelv91WYo+MPprOBjfUC/w6Bm3v4MyzAcLQ3
aV4d17T07+14Tj6OU8a2skXYHO7LDcUuNUqc+geq40EHOGFKtX+CpUb9VffN99tyg2hRYTiwM9Vf
iBFrUP33Dy5Qj1D5HI7+ITay/Y1S69glfzWR9bj/MSjUyiPOBn/N04uKV/TOISVJOXYo0xYolb5K
QPWsLB1rLREORqooJwCTv1pCW1AawYYdrCsr7pgXf1xVUHU8RRN/y3TNMG+bV2Lk0f/3huuJqftN
7CmbpS63Ou1JdC5oSw5hTWZdHwdsaLftwC1xe0lnBpGnbTRbyqNR30I+1S6httRqcX02Br4cBFGh
ml7WvXeFfjZAv4I40CKaJTdD2W9MbSOgcm0+0mN2DvgwbeILlI1kPWyT9r4QYPo2kHiNozhxOlDM
XMnM17NGASIyZH/GFaPjL+sbQeypQRTVqatiym/IgRcBnl0AxD/a6/9AIeoWBXK8rWpQrkn3qjQ9
rTFIX2xv0ucZmBAf0+Hk0sXyZIqcAGN9lHCHOd5Y124MaBXSO+LEXJC8VOFwnoWGxZvm9CR3mIVr
t9EPDpjop6D9+eWF65E8Ye8MF0tSaQUYBBz5NP7FGOCpNjjYA09F7tJncLRgSEy5WZmBoxE4nZ+Q
Z8mKn4wV05fdTQNt8R2GYLRf6OgR2Zcv7rGvZq3XnimQsZ6tqxIsGE6MTej8bi5ZZLAjjXFCzqbG
OEGXwIS2Pdnw1ck8WREXjb/DdQ/VfazYE5E5DgF86k3OcFLFzyfxivJtQNbUxeZyAHoiuob8cCVl
3+i0xDJnrEEYViHF0zOUp1Jltq8gWdfWPTQ7C+0I6Pzuh5d9ahWpNFD5q6jiSWfS2t2AwWjoUkbk
wLFIngLz1P7hnMs2H2+uN/uW7cK/96pcXdHvnEtjZLLImAnKVF3S9/Kp+jAb2yULsif1bTeh6a6i
Yppj1VGe0ypHS3v2zSxy/o4WQN84z5lWmkiDosmwnRrJXtQ2PvIZqlhWVCdLTMX4CkuhZJrshRD8
xXmw3SzcW/MJ/mQRB+6F+8o/BTtZAHr5A2IjzKoUOujzg4Za4C4sVn0zRadqb6MBlMgPl0JXiPlC
6EUI3rMpxaf8KJUo+PQ25ZlIy0wLALLlUdDX9UqPPe4OqkAiwZbgL4MjGi/6UsKgTBYRUqEbsxG0
nwq7oQH3hMYlQU6UMUKBdkF7+ANDNrIaKTDKBY/jX+A1gzmyzpB3mtUeLR5cgi0mrgUOsvuCvgq1
WLc/7moSzUHch1TzHXrIpmHSPXCNww7jK/0bHVuwkM5FrRnkyC049Pw73qnZbWU3cMPiGWh9ej0o
6UvOZqkmnv5WQyKtU1529EOksW8UPpF7Z/r/UMi7kqm81q5psx8e6LQEl+pxPn47mQYjAp27jjQJ
ZA+eDLd4cFjOxWKWcqglD0Q3o2lOLRtW+q/QoN20ZxIAMwXMKxwWv2qQssxtvR0YHV9FSetuqACO
wkthac05KtAtfgoliBowji4yDArGBAS9yjn248A8BKYzI85OFPZFcoIG2/Vybnepe4t7+Rqm6tae
0SFqv78iVs/TnaYDPgzUi72K+a2k1ypGRFOLsmTDz5euYoXFUskh5JyvOzMrTGoNwBtDRZSDTeEz
Z723vJofyix53ilYnpO8rQxifx52wRp1Cyr9f3y2B9K3ZO4HtUqbkKs/4M9AnWWdVs33J/TJJBY2
9GGXHj6leoBUTo004Zc8BoaAe+snSWJdNfyeBxxyPRoXzj07usx7XklUbLaO3nwheWUdOcKFUWOb
ylWIYJfwsPySwbVem3A9HNkXv7g1jLMQaacedfMzFrT6Q1n9zVTEc1XAVnYh6tm6kLhcAUXQ/Bsm
LI70w0xqC/GWmrKQW9sX0ybPeGi/RBkFwlT8tRCcT3GuzaqPFe29M1FnZKgUqvAZL1btc36Q5ha6
nSJAtH3rj0Ef4R7k6ykDdSPPm39MGECCM/w/moaJayjefv41d+vPdxD/Qp+qEJxY2UW1zUsDY1xh
VM3mYAaoTxJwSaV7UOqrPFr9gd6WXNBbxcKvh9Vk/cduJ3JtK1dGmhHWYGhHCKlOb7zjte46SE0J
JC3OOMigERB/30+r9yAY/2gp/BgBKBsYEof4tdI5/yt4R4zjYIt3xvvZwQUbPYIu0As6p7biA/h9
akG+RF3u2Y5shrLu71WFvTXRtod+JxUHzpouU9S6Aqj3Nt8zpFj1MqkakYxS8degIg/c1TaZd4+N
0+oqcf4p9707gwaE+sBX32wxcXhz4Y1Pl/TbaQbFZcDY6NexJFhgqFQt9casE845st1c/csZVhwW
lQw3suwHC5bul2rgGv3K2nnYSLJG9K4KRW2ZJ6i6n+sqKY+VWnwWTJvPP9qp/Hf6mv7aNxvemc38
rTmAr4FpFC9IDq77riu0qMHYq2+NKnmxszfLebFfxe+smK9UJiu9OotnMoMLfal5Irqxphrngx7s
/9bMLPqpqM3zrEydLo3EptiDWEdOZI+tpevhf5tT/VD3/BsYyNKhJ56Hs29CFesAVe1mWDKLqwV3
MIVUvD3D2RJoQ3LHWKVym8yQnkv5atYu01dJoHZdOpj1Kz2HaXpmJTnyL15kKZ2QSLJHT6pLHy7i
JIgM2W2mnJGmerfvok28NIYnAxyJ4SL6adbKwA2+fk7GIVgLTvdzL3RQWtiQVzoJ+8FwEpaKs4S8
zCAKSPB6OIqcG78yxuJsj6wK9q56xs14OWgWiS9Lmi0ynU0UC5JiXm5WE8UlibaYhBVmZkvCRM6d
48/DpaHv7NQOzHLyZcn11XvVfZDTpCMZ1gLSHoD+lDmgIcQLeaR557hLJ7zC8aZ60ZwOXEXrYVZV
0vDe1UqpKODMUQN4oXsTfCQ5XY9sunVVKV5L6A1M5c5C/AZDOM7PHNprcFc78xjGHJ/hOK99mAHb
LIlp7KeWTqQnABf1hBXKUer3BnRYClNmmQn8T73tW+JFi6VcU3hn6gv/VYr9Qat70GgkEbgnmfYF
oX/TFsTg0tTAZmZk0zLgTUWZCiIhhye5EykV67SThZoAqa731SDH3xhD37py2YZ7/upWvmO1gAJN
hwZMKLt3rtn5tqYLxy85gIyo/lE7PiPo0DigaDOL6Sc7NhdeIOCvJjG4d4ndCj7JiwP5Rkivb1Fq
aYXBECtyOCgJZasnPmsGCYcvy1m8r3Nz2BAHSB5UQ/9Z/+f2HkWO9ZgAjzzHedXrm8lPe1MzKzl9
H3tdtcfDdegYbHugLGUF2JkMcfPAky+hpaoN7zhLkHSFl64hnWmzpuI1uO5zmYpbRHHfwkalww7H
tnB7wR/pmUsZsRGWR+jm8sNmv7EsFIeyEfRRGZ4pp+fMJ21HMlp1zPlxoobJzRiz/XdqzP+UqmLX
zx4VZTDyYlE+UZ3W4//8FabuaOcKlrG2mObONyhiM0olDthJZdzKMsHjRVmUxqBmqjqIgBCfPwpL
MHZ6C2IJwCxlfutqL1WEmBYW5lacKxdibpfYPCUmlKmL0d7foahGADLq/OqbhhUd1p45dvPT5dW/
7DQk2IEHCcHmOztqRHJHm3QdjE2XgES/AkSZjPDRhkIb6tBcwUQK13NYNiFMWODEoB6CEJoYhxwg
PRKiEsBT5yiM6hRBC+vxkGRTR3rggkkuy6IjN7vCicBTsp0eqTtMLlsHowmjmhXywRH5rt5DfmQC
dnq3epspLLl+nxVVtd/5n56BwpUBpZdmVJPoUXf1s53stJmJtkRycUKi1N46ImSEUWdz3BqaPnP4
eP6qgb9rGwZWCsNcj+R14QgbrmXsQCaMdIhk+5ihLFPhmBC6gZn+jXkAmdVNx/1wJv9Z0LaNeQtU
PRGLxPcv6t/YO6+5O8u5Yab6h/sdaAX0KT27rbW/7oiwj2dgmHgx1qRR8Vj4qVVxjvhdTcA/5rk5
PjHizu9Z7fyGj+2JjUOB7FvQc1ufCW3yU5sVDvDHE8on42TS/LjPa/jNvVyOhMLM1/OWylx28yEt
hNJQ+zM1wsttPQxK7ayWYm4sKoqw6DmuncInpC/Ns2leHqVK/4/G2knxerUQPFeKPCZwi6TD9FHR
2rhGcuslXm9r1MLrBialxZ+wC217wiwR8sH0tn0NWNIQXhu4gtAPaRVXB/HGr40EEN0Ae5H4P0kz
1vPTqaeWPa7yLMhr/xiiq9ZPliYHrUOaXkHecvKvo9xQLXNkcDV9KBcT1E0xwa+dLfNt2Qy3+h4W
ZxsdPmXa5g7hxTE/spGQ9K3VKCsfwy47aNZcC5QRl1QsQe6fTKj2c26rpBVxRLer5/QcWsc/Atlc
V1GgcaHbrCof3mqKfC/+k065rsqDKFH0HEBJ7LLf0u/piU52tad0ugXD/6QInScfaKZHuJQbK69E
mP0RFqPZjwYFwOJi5kY9g4Ls7pKgGd+t3WlPByfqgSvvTS9WzKmsL1/2t6ak4XDBo7O+46qKx3dF
eDNNj2hytW/tXgUqrve5G+vXd/6ugUk73H0KY+iRjCjTW/FF8G9nDUiNrR/RilUAmo7aef0bVyQX
3daYEZgCgWJGHYtBb5fxP04fZCLMyljaGnQZ8Yqtq/i/Fq+2nZPyDnDsnlhY4ZZI+SqZtrV5BvnP
emj7ubWD5cjPg+5illQgVButddJ57By1iKYGYie0AVgqSCTzh7M7aeZy+oR2LkobvU1FFFoEawX1
fT4a1sUJrMfQZiWwXmXWf4sgj3sUnE6uPg7TmCueuh2OlTLH6WAX0iwOayOQ4E5Tc0y2sSKJIWkG
Vj50lDe40R5XY79sShxB3hTNDQyXYBS18wO/yZSRNPaITdCCTQFlYFWbp+m50xxU/meGFm86kznO
FcU760d24AUt7y2Czy8lT6/kRSnwCdrKH7hFJCH1nKJXTflk6QPvP3hmznHD9PrihX7+F8gEkr2i
Uv2e9HoiWdT8OjMdPcG2ZaUhbIskzy8ox+wH2SuZpU7CNp2WyBMD0i/9jNI9SarLEmRwnEvbsj6m
v5Td8T2fOfgqNXC+FtXPoT/9F0tTcar4UHCV1HxqnNp9EPwH64ayU8QC4FfIuFfNBLDH6sLH+UGO
t9jhS+SnOaVBs1ptB4DETklrMaOjYyOiBj0wYJYAhU/3R/azmg8vfXzqEQ8ZvUy8U7tWAdeieP/0
SGY2Ep6FfyEr9qwq/kpn6rGfI/awt6ClfAMDWPUY7Io9HrUI6NF6BH5HEe+ZqXkSgAkUA1dmlEeC
utinlkKPZl0hDiy/+5sXexD6TJD0pr9ZWn1/f6sn1gHXB/xJ59ktOYfmaBt4uVZ/l5U+E1cxm6bU
pJtR/08v2Pzeo/xPumgUHpEYSi35/fT9/RB2ouK1dvlMQZs/RWhet8LyK9hbvJ2rfIoJ9mTT3+lb
6pT+q+TcZM2sbZxkgcu/ggcmJdmA3Z7nBc+JvkyK14I/pflmn1qq+eYopWxjIozYRK/Ym9p1kiMu
K2xZgCLjg4l+Ah3T/1hihr0ViMEghyl7GwKpImdHw/LLlGN5NBEij5GzgM71aT3IO5SuHtVlr4PI
p7/jH+lbKyU45/yisA3uhpGzeeaLcdznZabzvRIbeE3YuqdvxVivLBlEip4YkdcPbXNGPaBl8neh
HRJaTrkmrVaaIkXNkBrqcXquvtTVjK9KKtkk6hSZi/+3meOuI2PNXa+f6ktx9DT/lsRmLOp7oQ5y
urVohylX1Bs0dr+ypqZ8UDj0CZy0Kkkf/I4EUGpqh/3LbJflKE0sOXhm7PiaC0k6NpJzzR66SFxZ
/ib//HpxPvDmbcNxjWocyiaeaEVEHHRI5mihZpOBsT9Z2bYD7VquaRRoeYX/Qr2WCRpFQqKk0JYm
SAUX8wXX7nZv50pR4QhhO3bqhmM1v6sdb+5AcNUOjNJtk7wCCgNp9newZPuHKZ1wPSajGcAQnpqt
qjyHHyIhVT6WDPpP5IdHX9n2jq5Q8md7FGnHORMjaWZ4KvQup7NO7OPL2FsxOYyRF2ifZPplav85
WIJRZRmf7k2NMKmX9VRLK+GuQ4JQ4MCB1UIFj5MNphwW3PdhRroOb/WF6ePweNET9U4cTV/r8rOp
tgoe5y2O1+g14TgqzzguyMm3/KsSrKxpFpo9/hpoX9sPnwVtJmulYqPUYWe3Z8f0A0XeamgSqPHe
FEoxBMcdMuZuIcJPxR6iYVVpPr1s0IwPTltyzt6JWaRJOQx37N1bHRyYTjWKgkbGq63XOoWpXhSZ
zifMa2U0KbUNXY+kh/YvFsitUiZnnfi/LHqg2F72kgNAj38YDpMSil5MjBAZA/eCbdXjCosVJW1O
TNroOMQuzseqkR6MR2jOsUQcIGA4qxE2mZsXhEYPjLEeZ0Iv3hafc5g2dsfy1dEUEkvGHfER8lm4
ZyqB2Z33gC18xzKkwELllfBBx9Si0zUo9IB+RMulxELje1kzhzCIXDyIFPSZ2lcfI9CLQENv/DyV
1HIXQPVM9BDxzdMmy1GzZ2fwfCPBCNbzbzRBg1p776g0OwkM+rH510RqyiSBzBgWgLe3+IBrbylu
VKV4+4I+fpzP/ziyJxCC7GuuTqd0SwAy1SZvShhX2bvzsiKFJOL27PHkyg/3TUKkqvmiljocqxfp
D2geNfbSwQb79uNVFEeRsYeHhUfXNUJE9NYmpNuNOd/i/yqo587XrCDW0FsG3OCqg2t+wdEuU7M0
yvO2sTLvTBvbgSXH5FJojx0EPG0xoEyl5VNH55emdVg/Zg+TNB/rMY7ByZa0ahTpKl+dhQinu+y0
WoXLE3wVbMYJiRF9y31kcIYaVsQI5Aa+96QCCr1HwTeIZdihLRYXx1U66mXadJ6hG7Lj2Fcs28tl
H0NxpDxl/lUBumCxjzwCdUWSR7QyF9ARPKcDkSWP5z6cON12P3W2g6RvtwCJdrpsNYzLs188DA9f
Mc+3zs6G7esk6YFa6wNwXxvSC+l7tRU3nwO0uEecJXpJwm7O1Qba3TNQjBQjpK3/mtdsRVfUTB3F
zgQG3UYid6g4DB3vs3BtlWX9ViCX79ZBmF2737q0KthaLLjVVrIyrBd/x+QxEebBMzBKaMF26sqd
RSn2bABxdFoSeEp3LYgFm2mR0qyggsLN9o8/OnGet02SJUfc3fxqsEziGYi3lhyiqZ8blVFcFccy
oxSGiMuQ/qkPPcOImZXRLyuShKaiXFfSdQFac1TqdEgYYGUNlY7qTnWRNOvZg2kk+4DuM3o49SVl
dmTEXaqseTVvep/V/kkRRb2uu8ybJrjsu09xlRROkHpWNTZTTykQq8YINVB3jcRGn4JowqIn5Rcn
S7aOB+Bctmz8d5vM0g0droP6ogKHgQ5IW4xXlFls12wJpFMWGYExQEKBK4dZg1Knyvwsx1gxpD0X
ZkB9XPvxBTCSaxPYln4E6y+0NdSsmtHa73fPcGFPCLRrr5JJ/6fv9W0tkFOcIc7XcPZk8S+8slHa
DjWUZw/dAMdv4VESDloCFSy8qs7gN9aEi/0UMe/mNrMtPvzV3oj+hBmRXj12cC9zCPNp4x05RTTm
AmV3ugF7oqUT1OrOo/+fRmhtkH8KsFdx+uZlV+FU7BDKPzCpgYHOx9ChhiK0J9WU8cNoBKiZCwXL
QqxI44Fk1a5F2+FAxSTcAriD49KKVnqzlTnI/ZisRhu57I7FDSrXaIMdaaoColVj7TKxUXItjHCr
bzDKWZ52vyS+cfUcsmyZaLfJIiraEKlPukLL/uBJO0Bflgmzif40JlkycYvy/JMFPelSVc18ILxk
6S80GXl2LyV3FzGx+eqxveOQaOnCmOotT23wk/vmMQHQ1QoJi7mEJ8FHTSxmCAunNRefAnX6Wx7w
tkr1XGywg0r61itEDVPC6SQpnb7zS9qY9+wbpqjNcg42gFlK26VRkgQINHhAak1FETdnrcSA3Seh
Z7thPBjQOwbsN6nNXQbeFt0T0a9MXVOMLwSsrvJoLs8SGGqQPELeCsRDT+V1HU6Gmxx7zvqafOMF
V0+0uMTqt+u/3hcYB1oZ8SugV0rULwabylE4mZk1RoPolPcf9YKv6mN8JRUPmnlfIyBcIKONDmUx
gCKnkNytAyvOyVLRUp8kJVgu++s76rqyVPZK8/Teq8AjWtSFCvlBZ2tO0KGUTZ7+kyfpG+kHzIfO
HuXkNQvwvDluHJY7kwqGMPv/G7aBl1TOxssrTvWCyUJQsd/zzRZhBq7WQwP3/qNbKaX/Q76MME8Y
YDUlIy2EpsAUj8W9lsW51VpbEy0WnsIMDLBX9O3r7etb/pUaRO3Us0mcl2nz1qOdI0gl78lUBQUv
/3Nx2+gUNr0UsrG3+WGpc4knCMJVRZ+cOVAyGRzr1gE6jJyRE2ir08zKTXwFYA7nxdnxgIs9uDTI
GW+97P/ggUT/YAy6s86F5UEUr5mCXYmwVjdzxewuoVlcqTRAu6TSw6Ldwds/lOiWMgo8FWSnVYt5
WEeAvA7xLRhaFioJt3gl5/fYMwBZ+gCjwVonNymWS0EQ7OSAVIcoTkg1yJS23Of65XR3qgbN6zoo
CgIbp6HNH1Qu6NdRGAGZQYmHSJkdu5765TQXLfCPtO4BvxubZnoki7db/4dnPF1Xf44QZz/wwm3a
cP4K7V3cOM72gnzdUajbvDHPn9ZPZgQ3IY6QIqu9dZZkl8xMlf41cms7NvLqbdw2ek6naV+9NFxI
MP6zrLkRV4xDUJlMO/H0ZQrqDUVdWWwChz/rm8QScfsokvC7Ae7cd4x6/UQn40suAa860F40X1JQ
nGpK3SiudiAEOvar7u/Isb2IC3FhVGCXySaOay5/4/8Hol1UWiwRuju6Qge19UxingbaH/395OU2
g6RCG52xnlGlbbxgCsbfpoyfgDfZZIoIrFLzoZPbo0vILxjVh2lGPfpdaRJ3PzWUjLVnszr8C/JU
9UM3LndaVeUQ0UCmq7xO2ptmo3ofM/5uxLINYY2PrYrfopDfp+ta7LgdE4z7SFW8cPGE6/5yICDl
pZTlch741gyzs9NxwXvw7/uxD59s/YaMw9vFRGbfLBdP3aeKLSLESAbcW+tGrSyz5m/9D10k2PSu
79y8dsu6CUUlv4B/jIDtxmmqynitOkEbnTcFr8u1AbB2iADfF5RRMSYztqGgbiV1Hb/Loa+uBMkg
+mxVnqmdw3ndiJpixudksNr8MPrF8B+TWp1IwHSnlgenR8Z8gmvGtsgD8b14w7zPJM5e10MMgDV6
LtwfJX2NpGqeapcjAg9LkJ3Nts9lds4e5khuUEZpN9Qw/rP0ESz1av2yCK0Zw+U0Ma5hpIAe0I+6
GhS+y/Khx0AbypXd/I6evWtHJGBVkplL/QuCHOnaHcm/9m/8R0JIAIEb/siIfhBiDLY9y+0HHHlk
G2M9chFvYShDyeXo1dPlZm7mmZ6amlfV2sdZh28onhb7hD2bwvm5Bg4Rp4pTIi3BlYZwR51ydtky
8J5fU//cvNuu7nIoYmlY0WzMjUY6lynVb3LRlXxefOYjGz/C6aMYiVo8JM6+oHxFwm+iTJKj543f
QGsMfCPtU+mw4O6CfA+ytzauNvxLrf9QLAye0AhPeVS5QcCo5/NoiI0spatqlv7R4dMCtLY8X4VA
/6nzKZXPzcP6D1T6Ms31sJq78q5eDGG/VMxVunrVyetm5DK9D3QnBXtPuTT1n4i25CdxAOl/mncO
hIM/wqtpkjxkpieF0u5QLUn1JzUX2drddFAkt73xSxTSiYZiSYV92tY0t4mmWJzFqxgQUqyohJP6
KNoib0OsBiNYQi5L7eU1KakhcRHAxvA6CY/rOCZK5lhFi57cHMdCLkyF82VzrO2l55aJEX9lrHPJ
0WowqmYlUflVjwh2Q8R5AH13m2a0ZRmo8fmliNZb25hthbCWK+M+CFZGFmJ4dsQdRmqfDlRfK2/l
A59s56U3VZOdL3Y2XjqQaVYzCQai7nulQiIh1e1IHONKNmMe8oTJ7Qp+k66kHhVDL9LJn/SCeZcc
evrBLfzclXo98eXGDKGktj6C0we9JA+MO5KboIYCe47ATHlQpqcUUqEwt0/cg8BDN10P5bLBX3ci
1Jt2CC0xiQ66cZjfUXD7sMg18M1T3tlcsTjRO73N8N6MQ4zznBJXnaOCK0jqvAwlzhzcdFKUFyA8
eJI21DGJ0m1KiOR208hxbBlRSLAvfdt3CwdWmCkixMNEzDzfiqG4T3a/QZvduKJmzPNcBSzgpvSB
F4Dtv9CQvGhxepXoBRe9nu5HVBIMJzz3OYTzsoLwWSAayePTHoes9lZbdJ2Z4dK+Iqw+KMVPK1u6
BBzoPCK5ZPNHWAFDNaQ1GACUQWvWH0/0be7sunG2tS1NtgRYb5F04kVkS1maVIRJ/0cvRas5xkho
IJyrV64DdhX46VXJU1AWn7bLmAsn/R/q1ZkTWQMHKVZfrUGU2fuqu7HM4v08jegGyNctwSrMsgjQ
IgmvOWmZ/pywnFUfLiiyXZoaehKE0EGnYCQqbUtohLEm7Q9WD1bNFozH+2114iaHlvu3GEwkQaxE
R0xtpsbj3fb/ON9QirLmpvK6naaNxOUDmLYtUZZthXDauUxRx6Sthfy9qfebLoQcP3wdBT2CaNYA
59G4VbnQtiXfB8euEx8qOoF4JArVDAL7Y5DjbdqwK0VughH4i8hibKw7GP8A7N/2mD/zBnb0Cg5J
PEnBat3r2AHua7+l8ngFyz7P6kLd+EN4lEaLtOhdLgK/ypCQ9Ia8PLOQXO4zNXZ4yCIZqxmbCPHb
W4S2r5swFG+iibBhzobN4ASzE/5Iiwlf8s9bmvebbYM9/aPaKLvVILKir0H59PszgHUmm20WfxTk
SWOj2JUKPv+BQvFUC2AK5j4ZRwVQrqODE0ZrdAmCwZiXU10VWC0ZcR7Os+9QhXys8K33qi9Gkip9
eRW7IVjgB9T8teoNs80AaPTNXwxh+SCH3bNnFjbmxLyeW80O3jWMiTupVFcw94ND1k9jBgSgf0/Y
x3lmRnLNP1aa4cg4rSyEkw6e7RUoKO7fjM081tgY33hDUJYkhdDyhP/x4Br8h3ei7YvxOkvboYw/
w7X7grzNGfaTEUYYVU+1OCtfZhTTDH2sKeW3t1jQAM1K8dnzUc7Lsvfssl5+IKWTDvuwVNddO3WO
5dUxSvNB7s2yTo4hXu6Pl1QsWcj+X+aU3hyMUdu+LltrueYn1wGsXNZwXfesPvRHL5bsHAWdMD0i
KeBWsj1rX2Z4xdQHxEjimC9cS8vPfJL/5Td2ZQtNd0TAFyzkIy2Y751xLMptrFhDQRytb2edPFCm
BDoWev8J1oRJDcS+HeMzGbyb1OlnuGqESk3/ZOo/5OdEkQ10FY1zQGgf0fbGGgKI8w2xz9soeOH2
r8wzkoILOIW5VORFgDBmFVseO/Zpcu7G6e063Uf3EztQgLlTF4RZVK00QKswNjXBZMSlqXZj1VSi
yl0PvuevjL/bK5umW6EblT9J/qOC2zb/6Tcl95OkfLPWt4Rlr7XTZv2AesTPb93YY3llUzZnrkEb
qPsg0Oc6+QGUtBZe+qr5zfS/7rkeumd/Zst0QPUQy8Z9kRPZyRGycbQw8b2Sz2dgMI4unpjTJeax
yKktbPUNv8+3EjxrdQqvxloFb4GWuN/L2KwES+8qSAYB7mwRrJqUq4hlF00YstqnkDiiFFnwhJSy
ZcPUieormh4z+K5qL6QxAktJkDfq9FYlue/8xbfuBkKiKU+mc1d+mVQmfZQ2S88YY7u7uC3Ap4lm
xEApjwGM2cUhpVD0yA3QReHGeamz4PxUC/c1ieKdQsS0Wlp4YLvl44AMeUnmOJZEQkQuEgaoPCWP
hOLC1huQGmIVvc8FIseb95bCe114B/AwCMVkj9VrDGX5h0qaEpRwngPt5W5a0gcCqWoKuVjC5KZ6
naBENCCMbZHqxt5SfJ0G0QYeIT9mkrS5Q2BsVFfkyGENmbT5tLSdwhVj+kdfAvxh0u/dSJ/uy6GE
E8UDoDKHpqsX1mVH/DtpT3U1/e0eN2gG6y1c0D61JJNL6Ow41fbapy0yUtNh0KUAPBrDdGZbdpZj
3d3NxcQBU1suxlE3CRz3VeF4CLbZsJzazJRNZIg31Pb5kYIAiunYm9LjXOz6jOp+cKsWpeG2fge5
4hLcWznP09yriox0KnV1GGqQXwV2LtCE5n4vZo6OQjPJchaq2+uebBn4RDxkcTxxJCc05cwmGVWR
k3/M2HQcXmstnbDxFPHF9eROlt0rlYq62jK9MJLleuiPIm+BInQYBZt354MozC4gK1GV6j4liLsf
ICDaYGaR3bNjN02Gs2w2/W8FcbBQLboS+9U1LH3owS7l6At0fZSVWC1LmATZ42OoDgyYPhw/kkC5
eR8bo5VDUXygbLugVtEULpKfhfcR36Dh9RIt/o5xUb/9D9kHn26oHbiYaYxC520hgedTeEy6Zby3
fIQ+6LrwK+71JsnEXdJbkaXFFiypk4FkPwAPNhPLu3cKyGSMLFlTd0/L5THQYMuZy3Hk+h8v83VE
8I871E02BfGGysDeMy6e6Rapdj5SWJMil7O0l0z1mdLOri2feDaGtQMRxCky2GMW3u6CIR1YP8V2
xKwiNr2izHzKDZpgcPjLgUN8IwWb8yYMh+I/4ezpiJqUjYYJUVyPD6W0c7m69tUi955Pu3UbYqFx
tt2bFbRa738bDsAd5DwIkP+MY6tEN7+VjuK5NIh9r18vzG1DslzAc2MPSNoUwGmHFjMaX2v0m/8D
pZ8BZSPNvYmjm+ErGjvxtR/LHfOwzqrC47Omk4t5goazIgmFCqDgZlfWPHXgHqDWauxw+3vbCSFa
fX3lu/o1PsQMOvXMUo9vn673dxcqA1zJym2FBnRkSH+AyHewxcDGH+rK5cfqFJBwsYv5z3nPBggl
6m/JFsXwNyeI6isMRD6MlpN+gr2ujGxTEUQ7TvSWUTcXFQjEYpfI1rt6tb88HEuAabjOozN+SNAi
pFQrSpjPeM3FGdUNifBggfYiDHa6H1DamiMkxyIu57dIvVeRigFp5hgDe5p2oQZ5h8wfrrQdQhO1
kMMdZODQv9JOf4LKJVlIAQTNB8qn3m8YPe6jtc5SX6vgiVAJgZDwf+M/N5iyzRSzEokcz85xucD4
HHD2S7UC2WshpAw0OMfRoo0r0Wpv3WR1jM7oDYHaIBlDqs4VZZ06MrkzsQwzTr6k6fQ3ksDpGR3T
sHdM3C4LgXQiMWSo7jKvXOP7NHBdMGrnvE3DPtsdaCAe7Bk9bhxfrZKZQr6smoDww9eYLfx0ip4l
LeU7shE6n8I97Bd0iB2yLx/AknSxYmn4dQlDeLUuVxv5DO9Xnc2aevcTXRZK46z2mrlg/bCoTDk/
Z9QixEZV47Y3uOJ+3Z2QHIQ84snzrB9ZTYI57098UAPWdLskXMMFS452vNhuyfY2QOz/0Pee+BP3
VaGDxvywgePbHBPnNfRTD3TycyCeCOZOAZRPohQYR2GnTt73RuzSNkh+JLf+7ACZ4abFAvMBsAjc
fWkYLirCQvjQ5XyOmczSr4AFU6nOW4PVG5dNd3M4ZNH2e/X/vAXNA0+k9grcQ4E4jXM/20j5ISeh
KZmlNb2XbJe2EXviz2Ot8anZjRnhz/AShAlsLvK6Ew7+Wl/yfBpKUsfG+5fpq+Wxv/hdHOzRcvL7
rwAfUYxE9pjPiEvD/NXpzIe2U/i/3BWn2kGPvFvNmYQ7H6VnZqjRrixXd3trHuTUHpVCJt/puUk5
fgx7cnxS0bx/yD/atdJOjLL4O/9M+1bQHzRtMSPAsZewrrhsRJATw5Y43SslBmbAqMzJAuYdreG1
zr/w5BXbdxuTqY4lHoU33QXY3mUPPOzW5poLTeJJuKhDLIWyNdXPBgUiPjGrRyuZQJXct2230ECE
8BHOr5JRANkwDZshw5eZ+fT7hMqe+/CPmLW67cpfoyZio1R1K33zxFVjcqm5pFqtJngqaDpguQSe
DLs9wxlg3ACx0TllazBoiRWEEiJyWvGyTuAkguKNvdUAYktQGTddvFVal8ElPBPUXUbCWmk1jEs9
xJ24YlpDeWQPbZLBPrj+52MEQd8rozhlDc7RuQBqgbq+tdEaB+KqScdJsw+x0A+m1/PiAax/0l45
a4EyWHW8Qa0ZwOfl6ZhfLiQ7RvUEr3p0EOxjLZg5iHe9juiir54VCb0EPs5W8NMFKdlZUAhsB9Wm
Ro9jT4ZoApW9AOwNuje1QmkY7ZeN5MhzC9PtGxPqWc+g+HIAk4cnSKSklm7TmjUbDHsKLIuHiOlQ
nMBu3vXa4/zhCKeopBTKWEodbpsmEPevZVmMyRm6zkvYabx2v/eDddCr3hEQtHea4U/wIGwiK70g
mGNhtXCpr1ERnJs/3beQUreIRm3gWPnkQI3tHaRM/YsT/16FRmPOcB6c5joNdOPBXbWo+oyAe89J
ylmAKKtVs7wIXbw3oKecCpn+eEFrdQwuJY8RTN1sJegerTBR803BxkRoMANhoRRH2flGmDfX8+qC
9JuwiZriRraKySpg1lpc5q2sanKHrwRKzIN2SReDTVbvDTcakyeoRDwxHq0BsGACyfH+H6QBSMLf
ZIPR8Us+0W90fEvvsokcFNjq+6XNPwpnWv4ewYqpF6ZrKK/OYPp/nb5NvO/JbxW65PafHsxqxJXO
zbW2/ZiOwNuzg2Omx1hqcOW8lF59DZ2h0/ZVVz67MmE26G59JPAd95WuFdO5D5LNH7+WorTBn8zj
wC0vqiZz/kYHWDuJ7zI+6Tq+SQ/Wc9AVGvK1/QKvllcQpHB3vRg+/njWGNZHOkEeJIZ6laGvNJb+
xhfq5sn0T5Y2yTZrhYHzeoU2cx/QkspPuVBjeqLz8EAEkmJXsrheSPzE4AnS5OrHjgJAiVP9pnpu
+Ep5E9u4uhG4XBg+vCYO+Ax40BwECxVyHKsOpujDOvoFS2/udA1k4UxszY2CdmZ6xYxtdtYIinsh
fw6Sgep5c2Jzw6B6Ceknr+2/SbdafvH3XV8MVyGsoS4FBRTso1dvZGCzPmiLqUmbNQPXwJkEWmb8
mApp6qhbSavts1SXrg6bMm2HRLY+OTStrUGEourLq7tgfk5IUcm4W3Eq1MjGpUKyDte9Y/lG0qiY
35a1mrl7puBKu2uEBwDt3QsIm1YXGSMwSpQ5uJVPZyb068oGWV/Z1zbCsOgLxUQr5D/qMzw3WFym
uUOAAohY7Teay9/koYu1hLBi/1Qgc5F6Jq6/aKnmcFajBpGu4Kkzp8T/N42w8CowJWnm/eMEMDW5
lRou4VzZzBl/omWfF+Es3+0Uq8QMmgoxFM+j07pDOJnwe8WpIzixyjGgejf2HKDReW2eaofW4lmS
fzz9tB1EluY2Fi1vlZ5UOJfrRbFoqu9sbuECO46CjkuUJwUQ87WLyF9syZYFjXfCEA9wYPWv2a8d
ZFlVrbR/s0168Rbkh97xLc+NAwvVsEZ9DLNPgPkWXlhw+StWV6wx6Z3GVQC67q3wcT1KHrGwHVRx
Ax9lmxCB0rQyoHyjQXc3gQ1+D5CpKyziXu1PqUsDk+4X9VhUp6OWJ3pmrrg59ePK4rDpHpwLiOHS
KWypJyiiRZM1TfmplazVnfPkurGcy+PbvPdCWw6XZ52obiE5u6vyPEvIWRzSR/vCOmHlx0BBVe2v
NZt0CwyeGgfNYo2Wh9OgQB8K4RGSaCaCsmcJ8eZ1QSPSD/rAOEJNY8PcMmCr3YwxFEvy0kdJMoro
/vNgFfwCFAzeHLTG6KRLXc+bi/bVyhmGMBDjZFrCfQiwdXpAB7KuTKJgMFLnTmARcjcxIQ9/NW6r
CreUsdppaIPp9GniY/TegoH4WEjRAbEu1sLjtI7C3PInASRn5bRcM5baEc6e+wFzA7uStz40k7/z
8GNMKb1Y/ijTf2VB3faqGM938cxtDEXN5LamRPpfUL8Zno9F4pBB/9nQu5uBO3YL6MaAlgWEPKAJ
mxDT8mhSHRHMG64TmbPsJEcWiQdmZ5vV4SbN87WJTDR6Bs/Ut0gJ+InSaKL5KuJyS+ENmNtIp4bA
FjaBeIA0WGKmC15ij154JOcP4OP+H/DsBnR57xNEfXE9lT2e8JSZ4709izUWsMhhaP1Us1uemWyo
Q/nzr83FNOPnFUqV4A5BC13Q21fFP4Ypzx1XEskoywybkF4kc41QN6S/+Qmxf6xtevRbS9vUbDS1
GGtcMg2qwJVCYZjed0ZnfdC+hCzAaMDtYXAHeSOCXvSfNLJleraOb+BurvRi5pjNxiVEBmlcNafg
JSLkd8o48ke30rr0TYJTuTNpvI1XZ/sXLvfX5veJvuiQJm7qOuMi9CszrRO/s4zhNda2iVG1Wd+X
MgTxpoFdnFPaj4vmQp0JPhAYbrqaTf6Egz6cIy5glbmsWn+6INiFC/AJgjXycbE3QU0HwM1O0VuG
3EWVM3WkWZg+wlEvTl1/teK3P4xIeyb1gdan4u/tcI3ZfVV9EwsxvCanfix77F7LDNNSWzvDdO/G
CFsaXXZH/d7kkdMuCHp3dpKa/C3WDL/ZDIaG7iWVuV96/q0pLyrPp4dm0041fAuOEs2Jl1FJG4GR
oIR7tLAf3uKr11BrZFhC7SZk6sLcM7GcLIPLgOYdIzQh8+0siTbRDcHbkYEURnnNnU7LS3jusI2g
OATc0p3XxXb9nikdQOzKE1BSrVGMU+V666Y73xJ8vEonOj1Uv8UiS7z2H9Mxzhw3S2MSl2zmnf10
/m02bSFoAHqN8AkxL8tywEOBMnqVbgoe1cpx8BBjX+aCypxuchopuiVLl/rggIXoSSQeUMxByvLW
DMoo8Td0HBuK6c/qtqNOR0V3XCwurMbJznokjeThSz98mIHV+klqarlqGJujSWUaXsXlOH6cey9Z
8+RGmn3b8AKmjsev4hfXurSD3jxa6vE9sQ2eHL697uffdunzRd5tQmOXIKWoZF6/1ZNAu0tREQ0J
jDMkzn49NyYemhJ1fofNhx9pfspBk+SqSicrfakIpEViyC4vMba/NV0CrqUEGckqGZYOKi0X0Id4
C8PMvbdG7wl5ySJ0tB26op0rF4JDZv9NygTK2RRvemycr/3vj8li7BGnTu/cGT7dSb0NOZEfePmz
bAXIa9+UVuyJkQL5XfNrwdGJcgSzm7pVW8lFKKPUw0+Zy8mazboklK77ja4euTL8301aCwSgiM83
H+u8ecami1+Rgpvbkqi9qpGX+5y6hSa64OjUlEAlHIsTIiXQiiJSoZJ8Ar3pcmulXtOQISaF6No3
m0PoaKzy1MPRnZXxUaim0w3t1vr9u2gUNHQNxdKMyHSyxlPtKKq/QUcqpjPehR1rJ/xbdUMTNdfX
SbHvhozWtWtwfrv1N3zPBVY/LKracB/oa5RO+GZjy+ZpaRIDfUrXsnsKVGKg5ymaWHPH3x70FyMV
HLdO5RwNT93ninmotUPwji5LGCqM9cpXjr2eOeYlb6xDcv9ApPds0psJJ6axzyMupxicFHZODpNz
B2j2yxelG9ZtYnEOjQC3kYEsMyoPaotAQGpVZQUc7oZ17qNIYXQkxIVA7ITAgD4FgvmBr0UfkWey
xf6i9q9LkDJKyCHp53W+6/Md7B0wLgxjhntiSEL3i2jhaG0/QhIjmTu7nKKBTs2Ky8HKvxF9mb5/
X6nNLLGm4XlCEvliTOPZNad3kg3tRo0O3c77ANKbe4W/NiqxfIdPFlH49IrQdPlqpHKivWc7xdiu
L0P2fcjg8i4P+StLL0BtejFuR8FyOmQb9zaITQQZ8CL6luUZd3DEZSGeKV09sVCbVX2GJNofIdZR
2iDsMjmUPhPaio+CsrESJ8HlXmY4jVZ04kFpsJxbNcYEzO2KeL6MGPdE2tQ8LBibpJz38n7NtRMz
GoPBq1vZF8i/xW3ToKmXuIW1O9SlE5e/qkGorwdBUtkxKQr0EVkrknEUzH+GbE4Gi8BiZTR1Xahr
jW4ZVElsUtgEZUtC+HcTj2kE3I41H/Kyh7GosvXgaOLHCzgufnXcTUgwP3qgVJlJJ/4ANOiwwcff
bN/88uVMmxbUUFOBmLi7XwKt04IZF8dbrsdxvmZT9oQmpooiB577v83BwdIIYSP2r/x7D2LibxCW
HEt+Jl6fSYClFg/4Wwy3hjYWg4s8+iDSqGllX7zSlamjhfxx2wEuCcHPJ57bS1Ll3uL5vvqu+WIi
CUJtuidZRAWR3RMn3bx+tjHYNbRPoCWgWjkqXEP7bC1m8x1aBHLlrlD0BdjluLRTThgk2H2Zg48o
rwVsJynp66Hz6Jt/dgIdIdU9eQ9dD4OLZhTYFh64QVW/fSnKzNdN2eWovN/x9iQUtgaoKaHMIbZl
of57GF0RMTvaaY3iCGToGwqgQqT1yTspXmG/nn7MJmtl0H4lX90KaamVNVs8B6AQDFJjL/ERkyM5
EYcidF3k/iNsTLpL/zOkmtJPomrhE94ECR5z8aXh9HmtZBl7GxsYDy2nknS9yI9u6qK7UhyBqPdw
7MirsWFaEIFyW0SZH/OnQUo9OG01pNXoAxw6fS716PIWh/lZDklkdOxEPnM/bLiVYw0srBTpUIB3
S/TKj8mA60/+OE2sfnrR+HXmp8+spHN20X8u9NZfV8/FMuKbLyZrPAo38wM4F8s4Wal7b+ulmZvt
9/njrzepPohl5COMdBqMUuZK7d3cgDHvTQx2cIkI1KqAj7GjLnuur5IYWtteyFH1MD+WgDRH+T2+
QAYxwtKXixA7SE3rizlBBrQsaOrUpau8234fevlLWUkPbsof6wv0xz1uPevcF/kabm0GWK2XjgDA
xcJLTbuzaEVA2GUSR1/KfdFOPKraYKQhc45hkH9q3jTBkCDUycv/b5BeizUFXBOdFT5meiwtDsnn
Kq5YFrMJFAHd7ucThMh1nnkRQJjSU+f/I2PF2jT8ceJfqNfhzMHLAOLUFGncwXZOu40n2QeGf6Bc
/lVylM7qu02kLqBmQG7FAkQZnNOH++IN/nqEibMpFHmo+4juGImThJONWuBkUWeGQ9avWzpF4obz
DqEcweMZ61VIqYfwmdAv5IQpGtjAsRdCHju/5QUDTPB4QyyPzcYB/xF2TfWxC9bh12TQDpRN09sz
lIYKt3WC/aMzJt3oC42OTFDsLDjPbmo70wpgzLx0MQT7YQxTjRtB52EPWUtr+um4q1+uyCHLMJYd
4EH938hqmw5gh3/C/IeLYY0x+PTpaKzGlIWSN1lJlwtrjHj7v+gMMTmFgdMlsHGx7VUa2HRPxmz6
ySZ5GTtRJHweATX7FlvLvqNhe8DpEQEL2jVSgI2XmkXiHDFnR0by0Bqh5xIuyzy3apZFrCO/HDvd
W7243ZFYYLZ939XhdMkv7GJPoU3bC6hj+5aZzk1fcKYLm2/3+4hDG5qENg87qcZdVEBkhbh06ffq
ezpvBhmdEgzTrvzk70rDLMlZaIJFm1oV8ir1Vpw2OFILM1Q+0MUXQ6hBHtIJ0LXr6KjMOD/LEejm
tRl6ABZxotgZYYQAlC5PSPmQbT5IETyIixYkZNCVR3cRzCC5RvK7FmqJAugKLF/RDjcBAwK6aNw+
mBcaE37OqPsyFp6ri8p24tdAO3ENii5G86jwzQQCHwaZiWGdFRWiH7zuU68GfTuXhTuWYIJPEY9W
4RzWSYeFsY9OlJ/W4qicrWmyxeM4FE9HhQlmFgd3g41AWdgn9rAS3IHtKtlWvNVuY2dcgldKZ2xb
uNsyZFXSMijaCX9LbTeSje2ibikm73MifQrZ/c4rm5izCKZ3o9k0CS8cue2UXpehZR3S0jjyXdcx
QOTrifT6P+clK0KlvLvLuyJJBXnSRGEkt43o7ScxnuOvfUWN5No2oL99+4HwD3cnAaITPYkEtTDL
OAkwj6pKayIxWsZWnvNAZIEXuhMyXt3GbNylCE7mvT0M20UAjxBp3/K06LiiDLe6sUWjogXYJYcr
ssOKYxExOWaySZHzj/vpqpuEcz+GzHUIjask21phmA3Q/7tdQAg2r6Bx5b3Q/242kTK4lSGmKred
QQbgvrQ4RfkTIKnTqKKLGHWktuvBwvEpvnBWaxfC2dkxDbzWg9WmPMV3qDvFtiVaz6mReFa8476u
ynDQhOrExNNwomMwrzzdPYbtZYKYPTedJzBJ+wX91V9z+85I+NwLVqFLbA4zmfj8IcfkpLSjsVDZ
V1tVxd5u2jo9DNhkrLEjocQgkgdtO+9dv90jrjmcwZBw4dlaGen1HkyVPfZR8LrJkb/rzFQq9sy5
tVVNjbF0S+ZBS1mL7QumasDAexhNBG6YpYddVqAu8vKjz3o/AvqlFY02k/Dzuf1sxq+xpXLWl6WJ
ZNKRxLakxXzThzktrH/CRNHTAUvHe16lKpVX11BCCTyjTgiAtzxeP4J6CIwx+xHrcsI+68ip5Pnr
e5rTUKWFPQOeoWsixlNX+iPZgPE9e5xALJxe9gaSKSbtihZzZS2YjT+UgAN/44rbz9sNepCgCukG
OOoUqt76IRLC/QviELXcQ++VMdw2wDhGFmPuDb5drcXDnAdsF049z5JiHAivDlAbfXoGW20UGyMd
rWZSENca3U8aikW69C3IzjlWIsqU/AaIBZV3EDpB3IMHYLDTVLiL9zc3i4ropaEctaTxhSoPqP9C
XIGmZ3DOpob/OfDMt5hBl9+7e2Jfs2Ashn7vVW14tJAAnr7o4l+ojnA0XLm2YUwObbT/UsfhKAwD
1b+Hac0kEqN/lq1vlog6gzeFcEKEoLy46QzxD9g3gO5Y0aziznspNDKUHUazoATw/+IC2+V2LUoz
iIWUVkFMwF0BB+AwhIVmLOlIKif3CR1iyUATp7j1R1NNFjtvmLi+Npi7orahWImesdC7KUuGyt1O
egWgQmV53YzOw2ORWwfhba+dNnP5PebTlcuYjM5SSs6RtOHInTOEYDKE1+1G4CyeofDlcv4vbBYP
OE/IbW4K0HmlmYaLvX5k7NjlFvuj1Td28sF1U09vWuyLwz2fT1Zyfqu/VOpPdiMiQQPN40oKEHWf
AHSa5t2NRHglapMq4h6szYPHbTu2qBp8/ltZx81QZRx1zNanRllcq01B6JRON+Un+0lFWl0h3sYc
FXt93HTreQycpIaRLPIyG76VhljzbX1lbUOtZk5m686sV888ckNhrjEzbTOElzltDYt4/IdKru/m
LNK3uo+jhyNWSt+uvPFOK6/55KJRV6wEJ3M6+OLevdrQj9fsYJKZATzq81QxPonS25gqpWdxsC7G
VgnNGpKGbkcZ5LDbcffaj+5UAAvEwxPyeBpxrPDicGZT/+L0/c9Vq2Kj/yDTceG3OaznrU2/zndM
ziT2i4SBJrc/zX3ABWq9fu4ZkAgeVfDZsxd8v101ltS7KYuzmx1gNKRKZMd/8YdOZqOMvHxKMZb8
C59EJmo9PtpuTyCR8D9vkieR4cMu2pcfALsnIfJW3A5xA1eIwYJKGDFPsjViOf1yGUFV7HsAfejv
HJmoW609P9MbxYz+8w/vUtdlFuqon/oG0eFOK9aenU8IHbFYxfGmSxKzahyM1YpWZZr84xm64vr5
V+5b6jGBYxtiDMPFu/yhTTW8iRn4c5o3ovxbJuIc6n9k6QWlPssQfm8SceLG7hbjRgvMSXIeZltK
04vy8PoJkWEXf25qP4p+BGy2emAG7lhGTLHGQoELE+bad8MPGyoZzk/J2HtRjRuVUGPihyZaBhKn
uLnoRjxW9vIkg3QFvdjWt0VdmmCuhIxm7o5EAkH0Qip8emlBiAFmASM2G3++nDPlfE6KWSKGKBxU
bsT005fcJEHyroRqQIq+QFpA9jAOQ03GwqgC713E5TmPlXjpPRjTIn+qp5rQynmaBGkjd0Igby7n
pZT5bPRRElXijxQrco2BwVjFNWUQw2U7OueFFkNO0K5U+iPbclCODpmZ4T/wEnMZVbOllYYZrM5C
lZO4cwmc/98eWnlCe6UQIJVFKLnOb8Y6De0t13MO9ylWwbh03j+GGvkqKJPzZS8pQg4zmXuv6ZTi
loR2RYhnxoSVnXZ5Z7YmecBhX5afsj2+uXCjWPDyWrtPWw8MViYN15YecwZKPd68h+ckajiZE7mu
m9yhck/cYjKKxtZinkFiKoUS9ewrqHni6iY3Xw6DYN+QHstnXAdus0k6uZb4JxArlHEd5qdxKZNe
lXr2iDkMhBoAEGoOlttGjXy2okfZBa3DOBH1OMYnu5jjUj2DcH6uG4sg1tnVzAEbeu+GpNrKDye0
Ztq5r2Pp9hQvZxA9VDhexw+iuGmY62jDHc4yO9BlDVGoCexpeNYO3yYmWyKHQ6uVg3SRy7YiQJjd
+uVU12TrtxJ2H2BxeGUgXqzjV4lajvnsl6Lz3Pichp/V4iavcaV+QXRRZaBahw6tgXyAD3mOB+9I
xCPE7oR8dJG40vsFpULq8TvlbVOgtjIPjJU8NBvmfTcPpsUUwFk11qopmYKHUe9zitXjjMpt6BI8
tcBbO1tOGuA/YLBlrbNXnpmBYTh/93AFeZTru6urPtg2+9VHL2GghK/nv49an6suP6ZGdwsvVsb2
ym+UKtdgsk2eJQqqfOJlJLmqMr8QfFYtFDAZ+PsY+AGNONNgS3C49AqN1SVVlsy945DnDZYhzUhC
0Z5ID1EjGsj7/v5ielQwH40Vsimo0ABhk6MQwxuvV/3sxvJ78DD2crrnaeHt1j1dPIrovC5r1R30
aWRBGw77Pn31epJq1K7R644b72P0djpaxUAtL7F6S0bDtjGgcGQHohTs0uHFHZ/INKu+5NXdxHoX
8bF7NF7tn+67ZGefV9QGJUSTmIkJLqXkX6Iu6zfezIm0qzFXQ95FP3lQC0/JMRLq4jhj2H56NVoI
AOkaW6Q7PnxH6BqfGSZLw3hK7cH+GbDPXr9JNVmH4PuwpYZwe2hePSfBwuT7mnQqGD4JO+B036MJ
t33FePabefjPKTgyVn4vHeN6FmWwG7qYAhGfHy6dJUN9E2DbTueybVnG1bljatt2FYCNbutHOUe1
lLFWI2xBpjBoJYCsA5HUmVcZPhdnY/VsQvL0GGq7HPVwD1HZbLIjrEcVY+elGI0JwUO4JUX4sMgk
a+7q3+1ZHkXlXoiVkqpv7jt/9ugsWNu3+HaP8reZFivniO2fCy9UiYXuBdlG2x2y6A/nRCvMFdQG
SUaesDKJJwY+ONAHVCx7/OazDTnKcC36CmqulTmGF2zz5AzesKMirm8/HwWYAPUlKHCZsf/aRoDF
/sD0Ejifrz/NXHc4F//3w3rVtNhOrgdeeDft8UhEP0JIudwRTAa5nEwD+dh5peqaZ4K2wThvNlUx
Znc0CUUlTZIhBvRcBP561jRvUEHVa2Mv52f5E01iTZGnN+dCTLW+xEUk+6Be0MfJ8TQrX0rrcoNQ
bP9c2jAusYDKu7NV0z3FmfMQA/tCE3Mv1J9KcV5Id49VnlU76cnxA6uEPfSkM40PANuvAwOfOcXA
1Qu8V1QaNVMz7OGDV5y0O2CwRbOcqMV+VR/OFvY+LYRnNz8cxQVnSisBlgiM3ULQFmer548OdFRd
qXUDK72nmkexQbwJSldqIOki/ttrl1mX449zOTXoV19OfzRtRVFd37AzDAckvyH7WT1r9MDXToxH
CeOJPso6NTEvMviNdiNoFLIMyWqThhJ9YOSRkyUxV9YM0OcugT87Jwk1qsJKMXIqbO7m5sqJriCN
pJGLz7+HQaMz0i9au+TKAiM7yWawOQJVAR7/AEEvMdkIDZRrsRbi+Ek89QARt6KexS8hy5r3o+5o
HTUjpqSJLoBD0TrX0NcsLhfe4ha3xTvfW0QsMS0aw5IUiE5cfKri/F9LB0ufec27BsVx3PfICak5
kH236BCEOlXGO9EGu9XK0ik69c7izH3YaL1///pJ6GP7/8M4FCi4P1Pe788YPpsRxFdhfcyiu7x/
ijt2L/4RqXZVm75dhmEajlwnsTLddcYEqZtJBwOMW4VzGgQaVpxCNmi7UUJa8DdEw7nNO/HRwsik
w1w8ZskTOvow/5wYws08nmeUmYAXAADxuDuEFPDStywkYANnStEh9FrLEgfELfqfgOOD5DsWqOq1
upujMg6MmnpLjMOFbAyHhl6GJBxYISsfMXs+lIkLq7meUc7NIm+Oud4iJDb3h3lLML9BwnNWM/Un
VYFXZdNKrV0Ht8CaplsDYFmYb/oGeSyJoa6R010OibcDZGeH9bZdpbJ/U6SKOeXoUxJRuiXsz9fO
T/B+QHi3eCQkVy/f18YEaMjaswGIaxBiTdcbowt+jhMwZijFMnvA8hNeS6cZNE+5u1GXcPv9mtkY
MR8pjqQu9kk2UBzLR8OKFylULMhFJvSkxFcGpo5DC3CYcVlRuvPBDQdvEK8LQBILEZMeE75s6HFG
pzxYvQsANf6jp47Qq6A7HOrtLnRxiJ4uvmxL0lNjOacDE7HQ67DQp0D+YpTEWDX0I9ghTZ170Rhb
5B3lh6DZt56unD/hnwSlIjbQsnP40lrsegJ71ad40zel2tPTCCQNQKCmUHZnYJ9ZoJLbT7sKZe6Y
9OVSTMjg84z/74r3XWU9uOxxLTD1e/S/OFqokbS9+d5wt6iA+54cUT9V7YI/Tu0HfapdVIJdrLlN
VuePfED4dEDrKCoI28qTWwf8MCiNvapKneiUQy/wzZDfe9XeYuStlB7QNCdhtKWglL9guk3eTj0A
xUgQq0uNUM1yB5eMnEKuAhZA2iyg7Hocu9TFCotAeqFnCdAsyy5WoK1IHQzJZOYwykqONlJgdUpW
tahgHRrMKI/MInBUzc8HCqxa5u/eU2Ep2LyyPModD95IPt2lKKNRuAgyszOL7odyZGwFa5aOstT2
0fGxoYKl9Zc7/ogORLrSbcK9xc1d+irEI1FsUrjfplNxDnHFZcY9RlgD5beSqFkdbWLktuEZ14zR
THKBg7hZagxgLw/3y87rMjJkwvWuWCWxswINX9d4ryx7CMpCV4Y2efbwNRsH1Z++veBkRzCc66dP
amoffbov9msQ9svZXWmMkCrg3p24g3BjB7Gxy07TqGD9UFtmguce9RRpyRPYRTUOP6gyWhFe0hyo
49hTZ5el+QofhaDFreMt3OC/7TMGsIMEoBlUZcZZczHXyCKBFYmyfNfTsc3isdc7eQpkdaejggrD
4ZVevVl4KkMnHpSGQAJwLsQiD1HKtTtAmmEGbj8LaWlWSF04liS+d4/MBJRofygimhkf0U+aw+yG
5MUC+zfqSViRdat3ujEJo5hMN/LgnYC2FU/25pHseGeXLCuRgX+mzus02nkUVxZY6oF6Q4H0wxNs
AD4TM7ydZetPzOsjUGiZmNyXsIU90leZRttmFnufW7/gYeSrJlbZ1bovRnLZyn2/1q0Q8BsEGhrC
E7OL69P59u6E0Ae7lJIRPapYbCtKK1abE4DUyJp+9kwMqzu2V/iDimVPpYVRSsOZg32uWt5NIzxQ
0dq3UdPKNEt50ehZgcGGkyROZA+Ahd2Ij5fxSUVxZwkBHR/es+lTM/stTN1KYkMU6Adpp7ojGWji
tT0ltJZ5jCLEx64LbpvU+3Jk4SMasg6ojHlQ0ekB4yuNka6b4PrBacC2zVD0pMk5VtgBjQvXveyI
G2X2XLkIAv58HXLui87LeH00296qeR9zusMOT44ASwdJSG/qX0mmj2EimLJm0uhrIvBsGEkj/2OY
H+NWaIK/iu10hQ3EmmqpcNENbBO0l+PfEcNQTx7GPzqJWqJl0Q0pwJeMp9W7aZzCYYiFDcL//y7e
JvnXYUvxD/saNai1PYyS5J0ugaN5fcKGFtp+FwLsgSwrdfY7mNEovWSgY65OgSG27qoN0AfArdQl
yblefymBSXi/PrS0gv95y0GT3SKCceVgjbIK+m2OBCFNAFYVj0qe+xCpr//2AkzxLWvzpGQiJb4Z
YPO5rkyNh1A8j6o0YcZlYdxRWeDWRnYHigv9B7oenrnY3fZn6kUkQ1Y4GX7PdVDDZJt6ueJb8GWl
ZFms64FSWTqUB3WQCf/YrN6uKJVIG0nTPoxflAZwDwvErNR5veKAEl0Zt8jt/iKOQydM3r7/IYDk
bOSY0hCs4Z41KdSreRR3jvH2wwXNHFEJy3zVSIjbLkOS3aAZMPM6DiJS1NtMh94pOObpnJkHIm3B
viJ0Q6mHCpfwTHU7EBGVa7eVix/A5JR3OLqDQqoLtI4qc/6h9g/Fj1HfpkG/4zecDBnVviUyjwrG
cgrsvFYtArkkp/ZoKDaVOogNSIjo3adlJbFSdnaG3BpRRfDDrrhhwnPANnZbR5GRmbTJEc/jJzGr
ejbeuDWYvk6j/pVdG48ufT9hGAcPZaP2UV41slRSPmBZUwbiQQScOdRneCt5vHiCSOIzr7BjYsdF
OcekukR0kgZLnQOPfvS2eHDnUeW27u9a8N8AnukLnYZWBSuU3W8IbtaEggdE2V+HwpbSgMRsxDf7
ZDDeZEg008desZFNW6ZeI1wddJlUqRijj0s9LxnGbOIhCE6BaFoMhmiA/MLemGtmBmvNyWwo6Bcp
4Uoy3bx2frwzfxcROY2ysuRzlQL4Z5COw+K2xeNICUW6XQo2fFLFcmBoh+6zOjhIdUlSeZrJFdX1
v+oKljWCPsitpQDz8S73l1+IIv9qIK5MbB6ZMuGbced6BUpHNpxXuukf/C7dP3XpFqYGsY6qM7Iu
BchlEIEMnq237kCSM1Q1iy77SpIiOpBvneQbMxr268HnSbdeN5+dYuDveUf45Qs1tEbQWWK2mn4O
7w7XZ8KwK29iNUgDsRJqPwwfjskfVrCBds+B05ONTbwJh0pdTyfMU5UuKv0mpGh7xeNjyms+W2v1
iU9BKwpSp7jrVuUvrYbMQDzJApg0s35hzYltb09bR6mPY4R6QabYWzyOy86rO+HSp13m9YMdGTNY
WS6o6jNlIuAF+a1kkzIdpl/J/3qcWZLKs3XdaQyxNufFPG0VWMXR2RnGJTSCaXXk/7W+uSkJh0xD
NO6wlcIQmXniQPJAIouIUOaXy7S3wE3PQK/I6h3u70OaGel2vkegmBhb6pADpcp59qF+19oS3h40
ZLVidMokujASKs/wZJ9kwXeWJMV5+MiSLv7N2IgJ8U2Mk7CV4B2eR2nshGeyKOqmvdtoaO2T8ed+
dMkp8SMf5I33x1sdZKBYOHYdnzvvuVd/ZoLbgYxHtd61qyV19YtGWkL70BuiANOXDknuh/zZUHW1
xYTxwGSarVAiZOchsz2IWJIuNZ8PhEoV9BEGha8wL2bGaWK51Ps7SErNky1f71XB0klHIxNAvrsn
engUqWbCsj5tDcaUXwEBx42qgRoDKFjyW469p6GqdkHHwFNjyJyLAwtI2Pyt1i5+FRyO+JfB4PRj
XeHLyUP28Dz1riyEONEf5Un8mXZPVFRsX0pZTeRN5RdcoLqJhkConW+GAOyR311o3gVbf+EXNExL
J0Frecr3SPnj7SJhsnG5+xqdLyhqBWZElZA964KO9yaHWhNNJWvcPyeqnJiOU2y+AQaJLkx57IlT
7EdAs10vGrcSO3JuCghAOfX2fnTtI01mYi4zXYCcKd1AN+3K/3oIAKBz5i13qx6DJpKWEoJryTug
M5oyzmY73Gfo/7g8NZzimUvfs/WMCHS4J5QVznLmOozi6XQm7ka4ZEnX1rfGM2xUEf8PNPzVcO5M
jpPvKuU4RFR1SGFy3Xdg/l+4LkFCQnMhTxVHLjfPiDsGa9sngnK9BHPzUDH7kHx82zIib27o1PWT
6ZrcASzePn7TirGejknIp+oNTdEog7sLJYRYHlD5VdUAdr9Tosd9Kl+H3Pztp+xPZVHGXpgst2L1
LHwBMucuOLoAqzfjID8kRAJeQ5JL4m89EU63eBMLrnsKmDouayFSns5/0wNIV3h3v+9M1ECliw81
0DgjY8xD6ZUpQaJidzBG4lN8+qxfiPA75u5/GvJjvVg+ki/pkAjR/6wQrc6WH66SRQG17kH5phKY
e9wJR+cjOfMvoul0kf+YdyHWbNCsdHjq3npzs6TujPoTAw077jN7HSL96tgP+/jrAmS38jecKh+H
y3svyvtFFGchfq9Yswo3in9J+lnfHzkoa3tTP3NMGo/1zJWJvYKTgMRpPDU3M4MKwjSCOuBjLsh6
yuJDaMfx/qnSK1asNTZlJ/RP7w==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
GClcF9RYnCtAsxMyLPBKZm+MHSQ4H6/JEcPf1VtDsEyNQZ07N2of2WxEUlxvarPD12CsPfs35U7h
sajXA02Rl3sZEEFrlpYMsNc1SGCHLD4tugUG/UkCgFtJECBxuTZ7pZh7AU+y+Elq8lL/jjnN8Il5
cr/9DCLoQ0JZ+/Xf6Y/2k4aXZbaI1twwgN7evV74Lz0cCLK09s+S30VgT5GKDDl7KzaVyoqwB9Tm
CRt/lrzzCEKJOPgGugIhC4/8H+7I9dvoui/dQJK4RfDGNUa9evFulu8ojBm4fx7UkzTOHBHLoVKS
J9TMEVuy3Vht/mFZpUngI59mRM7dDmcIWVhg9/ZK/4gZHbOM8r1S6+bbRk702ba+09y3TtZWDVwQ
pul7ecf6eUMtcaN+AjG+jzoy213CN41J8Da3NGu82rTcIz8EmNiD12cZ/gDSle0WMkPUqgUfnPLN
TvgukItr2sDJS9Hnqgg+BGN+7kr+lIb37oVmQENlkU1d0NKU5B8gFV/XaKO/86amoHWOsy1BmduR
d1rAPtN2FgsGI4m5jff+7h9yVUYLJPh4xoyfS2J7YtrcVxdKC7PtnlnwwJSrcmdCEwlecQTzJvpv
RoWbqTElpS1KaG+G5/69SMFKtXe3fLNh/ldSSaR32E4xAH3HCJhXWrsPHmSEm4hsU0PJfxuwVJvD
QD3wBUMrMNoBDi7LHzqfkcolPpq6XRYV3Hwly2Fqu3goXfl4cfzzQ2FYVjDPf4M99dmgY6VlGpOv
+RQXpxkFvGXXp6OZTIpk1T50jDaS1MXi1a1MSIuJqHMt1AUCCMuv3Y28U9WydIY8wz/tQLViF/r7
lLB8j5gDXgqes/Azx+/FRSCJds6u2PAoGlP5cQ264NidcHaP9pwfxSZKSdyLnJKGKHSmob394JPx
yLAlINrBRcCC/pJxArcYG2pkeOB8C3ZB1dU5vy4z6IoMwwOerM5gpevdxLCEhybCvHHhpTxfrmJC
+zaebqWmSflbuWNATjM11SQ95MUGYW1fEErDbqyfCHkg2/YZQffRqBnq3RuxfeybdPIUV2MLibJv
eijGHa5yURZNwqYiq6beMuCMA4QLsomY+FxqPKhFx4M4fmRVuTCYV213mfUn92O1rFl2FHZibAY0
dcn6pLBQh5YQ8eh07gasAS/HN38bOIFz+m8ocLNT0JTa7Uxrlrr5VKKQLujfWux5922JPlktq1MJ
jdan7ajvIYPoMNuGoUz+b7u5um8WQ8BCOOwfa94OofHLe0o73/uEm8v6E3PIT73CTLBYBbKLqJy+
PDVJlbjY6as4NPgBMqUlova5OBRWEapceBqgctbbCBbrm2REaSijGt9BaO+62UjC3FAavg0hJ5Zv
Gp3y6McupSIciUHDFVWvf0PvQMqeP8VxAwQ9a0nIURWW8aqaaql8YA+lM1fWfh4+Ban1ccaKfiFA
APSMlx78H5QDZAcck/Y6pMCcbfk8zKwFOP/tF4WPlapaVQ3CsbrhBe5xwfvApakCzoWKhi/Syl3c
vRTO/z5xbhmZJm8o9LTYAsk35I5GegJq1ihKYhrvdHofKBJKtaRhC2ZVWQIqt9Vzp50mejcv9UFf
nqAYgErRqGtVdBzQZxhgwjLG6CDFssAGvhtUwKYXSlUgxd1Ct2zrVSNBlC22HK8JTpRcMy+Pv6SL
BOJUzIdOA+WT50mVxoBIsNuCfGLGmbyfLptbnQaPop6Es0//LFwme284uPcVY1i6WthA+qBaS9JP
sfcXG9kwHbMdk6DtaMhSCHsQ2mbVUEAJQaiQxdSw9J+qKkg/R7BAkRXdzQUChoHwv1rFqseS3SkB
cY+4GFQlFrP14W4Xcb8RN3m5kwDjOLNRixStbXphTlnKnHhwPhaCxSNHEczv2hW/I/pgg73akdJC
UQhuWlzQnBGaS/cKJcrBAlAQzZf1I3b99A5ry0n0YqjfZ9SXDbW/zCPdHFYzY+NfU6NgYFbZhrdU
zuYeA/i2/2vHe/NkJKV3Rdm4cQ1J8U0lToj5L9zqNJdAG73Dan1ZzJiMTaanSPencPtvP9fovNnY
Q/2pClW42/9BVoM7Dep2auBYphv5TMxEGhEzODgLugvDR451F8R7TJnUEiZ61sXJWEf8duKq/bSV
uLlvhJHW/xmeRmZ/NnkgqNgtjYu1m1jP9ZBZWR1LP4TRiuEnSdm4Aovqg/sdBHT6Lj7rrACmNvha
BhQ0xr8H3cu1vXMVw0hv92n96gIFFaSJT9qTxcHaQk8t4Dj5TcrfjzBgsdxungkYUpNDuMMM/uE/
9Sf+0rVqBRo2ugYJ1TfItgesT6cOHD1wF6cb/EddZ4/U7HGI534dFf9vketzW0QT7QeMnO7jD3t+
vOkdc9HZ2oT+J93R0F05c4Du2L5DBe/jBQHRG9W23lX7SmeQqbNTlfTqFHD3bJ6lVv+cg71GHNgA
tsGoJQ0XJaxiFZnctV6P6j55z5DRhRt7UDNs+pPZZJ9OoATFp63eecwqovU8v9nrlWInRKt5bvpB
LLyyPMivahyK9HgPjPvo1H6dTUPgm8d9DynyKkiL7BGvcu4Obsv0Ln3U0xIUUqRdtpeBu6hOJhEQ
sBHwKHFGb5g1Zn4KMOEou3lnH4/SIfl7wC1WZvSXGI3ijgr+2btxTsmO6obVH+UJMZmN4tyxFBOD
wmjJK4GZa5NLEPsYjqs9PkB2t/Exx0M/MdKnP9wwAieYcrHj+7k7VOnfamIsjqcpMk1qVG/QXQ8A
FGqBsnDMIMWBC7hj7uS8MwVpK0dHmtJ/8XBh1SpLPBK4M8jZHk8Q+DtWzakh28f3LcpTQqEudQEu
2zXjmHYK/uQhpIf31yDix+q1WdqbEQEjssuBBMIpq6fLSeY+9hFXi8LTlkuCbRPVdlKTiA4LXf1K
Px5f7E4t60vSnZrZGDCQtSjoMrqvNIEqEgPUStFNSpuKlkPPFN0TLHc2V3Hx6/SNij8s63qEnvr2
1WOKbO1+X5hzzPxotLC8jnEpqxQMS7Spu1BaabTagCL5gbPusDaeJ+5oZLXb3Bugl0vkov20wHW3
u8fK6ljNY7zD71IOcUJHtdiGkmAaxWwrWqu5E54G/66zYrhAn8yoXCvmCLqxErz/5kh0IQU9anq4
xilWnIl5suqtG0+4SEvqDocMs9MMoSOzdepWHvTuoUSXQ4fVd8HXMrOO7snk4Xbwp+Z4or8yzq0/
qba/PqLYrkxZSj+/L+Jp5ppnC3c5/wTg69siNVy3Mw9SrY6wc0JNtivH36R2Jq+Pful7ZZuRYlS/
2A/4kKYwr2wsnZeifB1vamLZO3NZ0lsTdV89OoPP6CwdFjhFlL2qMVT3WTzr/d9f99qWIRmSham/
dFCW7Wi4zfgq6BqkGqUukU8QY9z3WkdsLECFpnm0PZ05HazabOPJ0yXXfYVZPdkLkv4QamS6Ra8t
4aEeDatiLofqN5pCsY+Qmc9LinQPMvAfZLZe35RrChzdAh3ZuDRf1xLXRnG+yUQFNreoCvrwq2+R
tM/fRbiCQoB+KYwc3zdhWbcrqGg8YKLsvVy/wG29RRe7Xi4jZccGGykoRd6aBSOlnNAlAYQlTvbG
5zmQWHPMU/ENeYuneNVmh1Gkr65+pAtJgicxhPs8uYXP4ArO/NGVntnDDWZKEa3EO3f+e3OJVD6Q
2PiHxd/dSPJrye4aaDDdRsyCgkMfW8csb4ort8ZX679xarfALaLaZgpTr6tTdWq2cQzrTiHqx3wg
9NGA4mzsHv3NrV2zTtO5OqxmzC98jN4z4cpN+QpvpHOSC5TmvvdDbPrNvJB8qdtGTMY5jpWxp1NG
+MHJawQDS4tv+EgimjBNGzSnTtkOsxtfEcRfo/FIlLsCf5JpDgQHpYzvxWpTnbhJlNF5yUXdXBDB
CwM2xNzI828xtU91df9YPwe6N8k9O+UkILO+qULAcTgjHz8phxbHzE8QWd8k7R5S+Yi9ZXMKpob0
PkHPaZJeGCTwIJwFlnkGApvxGRvVAmlFNw1UgLYhv3oqB+d/DQdkV8Oa/DvCqV4uO+wuKGATY3dW
bH3m5FUKSfhPhyN7AYbziMwP/KotXPt/ly65Ksp6TJFORztWMjpmFHn+njYUhpyL1Q6k14m2xXae
IGvADNQ+Rge56j4ZZOeMqvBbYxAjWR/y9Tc7HpT8d2f/mteb91S1KXna+/bO2LNYcrLRBXK5qWEU
8yJiyyLzKnwPKTHrs/YBZPz6GvVQgVsG1KYgyKv2ulMlezO4kh8u9Wd9/DWZastgfmJ4+QZFxBth
ooOV5XhlNsoDaPMXxW0l6X9pSBlskEWRTBFY1wmcRgpsn/5zPAbhbHm3/7jZwLJZJnryL8AaKjXJ
0R+wysxtijZhx5UBrAOxBh+SWhesPxckvG7PXzter8XdHf8lg7r1EDDQRE/tyDtQgLTKKZStVPT9
m7k2VKzNwLvbTRtI3MGDRbjotZB1DI16dUqW87awYcCjEZ2qmucSoapDVI7zD1hbWHGmCFOywDEA
rBGkyVACd0bWHxQKVS7H7e9gdJl0TSvRcTBUc5ok7n8mmr3u4quZj1fgqkbuKBDtzb8I6jTuMLzt
0eQigdlsPPfGI7TtVbHKRsA9YWRxUHapYdr7K37YxNoXuoZEgAc7jgn3N0jd9vDxGHlpwdrSG4Q0
3VmJKL2IpZF8XCMS8eI3ljr7XLgtx2pZdMJH+2uokdIg5Crcs5ZpQUy8PrjB6l08WJTCe0q6PVNx
PWQwofLyv/0PG4EBToVd3hqOyjmi1PdLDKasptbfOcvplePVqVNOr6ZOf7gkqjuiheZB0s+RkYSe
uTTJJbITo5U9C2PUCWYs8ADJgpWbBWs23FLlZF/wpbdL8qucDQdD6kwjZ98SWdp03mrC2a4uuFOO
zMTSl8tzwqI7fq2tVIrDVIDDpaU82Nv3JRF2Cv5pQNreOOUt2zNY3OdmCFFyBMCIhAIgCNd8unWC
lVDk+jEvxv/w/cw0FpBuFjinn8AbfUNkud0C/2dTgG8Xx0qbHwCV4JEAtuAFrE8EfUZeFeYTmrfh
SQi5TlKko9mGTQ7ssKRf619mA54wjVpMPkW9R7hRaiwnz9WfyG8Cuve8Qf4jwaqZsjAvBfhNz6f2
Y7i37w+xkoHHDWMbzvcsMU7OFyaBMoHRMns2eiJSxE6SRDouLilrNICe2O5hYi62eIMyjFiK8J/8
U/C7oP6meIx1mVyETPLXEpV4NmF0JccrYx39AwWIB37zfdlQd5qrzLfBdfUI1X+F8rlHWz8AhNZf
ZEzqkfpfZG08q1QdB76HfhxiLlHHIApW5Hd9TzZkzIarTYmns09ufAun8kxkbXY94CVBJ1XFpGsh
EF6mZ9ERl3rtsX/72SdYeS5r+5pEsJOxOF0t9Xwbx17fle6IB16eHIpNO5X7DO+O48XEZK3J8Mb2
9V2iJiPCWZqKkD8L8fmzxIdLL9EGGy20J6CyjHOvukryYGFB2M9GtFpqaL/t9vwVz5C77fs0t4Ep
rEq0FtASFREwya4KzX3gQYB/13E75i+gFXAUQlJ8ZtRYVmWrPHs3ag3sU0E1fwaf7No1DlA+Iaq1
WoFyC5AhfbtgT+VaIgFrr26kB0FGX1vEBQCwidKl904zYVegvhmfsr5YiXaYi3xe6gkLjRkEsoq5
sgaE6reOwGPjkkP4DLbntDCCIzptXEUQNHAxyL4A7lc2LIbGv7/EGaPGiNU4ecJBtYeLEPsOtCts
yM6bCkKVSVxr+2ChoJTlaUBwGKXaJJq3F8oznunwKeZTU/JQT0tAuWLx+whoZz16I91lQUs2J0EW
zV0uZz5FfhsDg/YSdwrNT4wrjsh89ueUyeY3prtqz/j4N+Ne7eNT6TKQgTTDkwE9ecXU+xaSmuY0
x2kQjSmL8LetMN6cX0ysB0jAgRd/kN84zpKHNso/a2oT/6Y4VmWASC6AGcCfjIJlxLTQGQGsK8mp
7viSUUh79ps0wYo1Fq3NNlrkNJHKrzGZ4e+ft8DJ0/SmGAhlnv0PTCOHAxYz99JQ0U7UwarExN+S
n2cNPeWzgjnE0Vxfx6nMYtgrFVOFMg7rEKvb2BiOT4rPBEgd/ZqnD0NF/h2zTPxywfLrSuJNRVsC
HztzAHldFfbpnbxJHACSVgCJxw0ew9vnGLLnAw5v1w/ENGmqNs3O8d+BmfzDg6WAPnxfT7v9b0H2
gC4LNJPY6AeL6Dksm9XDZJAU6QRFvsUj7suBpqfr3tqyajt1cqIVMTCmQa6HMvVpC17wpggRzWkY
gchSvKPRD94nc7g7WlJMDhZyaqCKlK3VMtcZsLc+X9kFRuRx8O/tNBMqpIwgqTtsis/OPHfXiRQ/
sxChyaaOwnOKP6bBULDjtBdZa8s+tk9+jyxWme+MpFCbscmhJvl1FKLW9uWteCNViZ0953IY/a1+
WgL3OLIDq9wkgAs82pj87gCkRLALHn36q6ZvECt3oBiqxv9oiE/wwMpg4HkriFL3zwvyFBF0a1yH
WqP/tROq4+9ZkLHEyXmx9Wm4mVL7P/uCMAD9W+6G5hxgriHtMQneReJZ4HGcHA+UgQQWHbu6QWxs
oJtbFX8OqWu5fh3prejFOk/QcC4dRcFFyxMyEnQAzN+jdoiLw7JH6Krhagp33+voccMatJaLeogS
AbDwiIjEBng7GstWRQ+DS1hcvz4jXmjqAQr767KMyaoE2ONKDOX6nyaV5pXTQYY9uxOsYxf2E1IF
LUMQWaLwJxaILLAyzlxpZYcOOAzfk0KXcdlKxmu+b5p5zq0EsRamZUdDHLoxWjRUwUrTMS6wyyHO
17aKjPBEkE3OZLTXJ+O0vAkSt2vZkdTJ7Db0fJIODZyUB5HbVED0uir944peO+XF9VnMM9jPhk29
1zls0fTR0GXTMvIcIhREBbaFkQM8EbdKJXOCO9SqfYfSILzCXixoHqSA1uP52l12qcywioJkwU0a
83w9hUIfObqEchwH3PyP2+yV+dmHysJulAADGzPG3F0Ge5Rgb2/6xmcqJLf0r4qlGodvs91AcB1+
g5lNxeAY8pSCEIkfTOBVFJ42FlyyPN33TGztcfiSugyXxG+Lt/VGtPdUzn4VKvuqamWmwM6RqATC
1CGDKoi3eQk8fIGskdwe65lVIuhpkTAwhCSTFbNcdpwCHx9ZP5Mn97axn9pswkJTt/stuJPnENpK
bQ2jyh/+mJHOTpmLjgNlwFRYxBfMOcJhSOQLJ1dxVtExbR0boeE0AGf0gxZ3C5OqVqS8rTy+sPM8
aBzia4xhzLcRfDdDcnGfqvE8VGAKrEfKORmDa4xnfrOp49t9kn8eXnuHlvtAHD5DI13oZm5Uok9h
9Qw6YQl3B2M+Trmxhfuya21bG4YApvIvNSfPj5atw3UQxg2im0a++/dP6q4PtBwBFOVPEcYuVH8M
H57E5WY9ZdTgIk5pH2pYMTr6lLfeQ/RyWfBIl32JDBgT4S+GKueqjMeXAA+GAe8R57dLmUGbEcc2
TdI3szzrp74CeYZeUvf0MMXwEUEbTWETibQ7iots5Mbr9curfdtbSpUZOofw2tL8BW7RD2Vyv3oU
sfvJatsiKOk4H17KuB/P4RbiKImeY65j4NeDZkpx33D1sorhMC7fg55hEPphaM+1NpesJhefhG55
sOjc3YHcRE35AR74av6dAWQhfTRPQVeHdJMeR7X347GRrFjjYomUt6Reg+E6mcJyZ+NLJVesiaYj
mW/4FA0VUCf9bUA3RzAUhMDDt3Gn17+4owjuEnTr7x8bMYxez9SA6pgNUClgCsx2b2rnc8gVVQDh
NKW5kZZzgdAnNbpw7X0Z2S5NFQ30X3a5R6ovJOqLHQc0DC4uL8rFYwXaCuDmTNT1S4izzVv3PMbN
Hw9jDdlLblnnxZYwHnFF4H9OkbantinCDCsTUAf3Wq9bCy22IgD8Moe2Xu6FWg5dE5DgkX1J86j9
uuALzzZT4gjsfdlC0/kuhgAQxmqRrMfCk5R9da4Sz/wdu41AijLFYTPnRvuOhkCR/rtoLmWeNUIo
CWfl0Oy9XG4tj3Z+amuMjSu1iAf6X133+k5CPZbI/yHd5ySOAuRM5xDXbQc8/MX4gfmIAjlxeQvP
HlQdPDukpRn2rh8AzqcAC93nXRDAb+cIzZsJSKIks0JZEAbaK4/cpZXez6eL3okSFV2Oyqsf7nR6
5wQFuUzTibr+qQ9gEIm1F5aE9023bn12dSxkmWNPVo27KIPBVFqoxq6N6fJp1pVvn/uGsSjxFQxY
hlHHP4ii8Zq4lku7V+UcxKev39SsGsnsNj/ARJX5YkI9moDzCtjR3pA7sWchYMjdVEqGNJ8t/SAp
67VHsfV+GiGbtfWYVUD9TBLPkdirXc2n0C5w1X+uuZerqoay9RF+oPs+6rnutkO5UOpv9WfXq9Up
sViS0eWfbIFFZqKQIsrW4VErCv1I2QqORfFEdi8D2lt3cD4Al3w4BQ0lqWKjIEF3Jt11pOOKu/Iu
eslQK0sjpt0iQmajkE8NJbwstG7TCtmPpyHTUlKfIsQGd+R0klzi3267FFobQcZx5LxSysoQK1xj
VYKncLTbzWOf2xUkiifX2ALg7itj5G5Jk3XcJqWrLbKXeTFXYHhH3dddRaN9hYlNk5YECn7fxRss
hgJxjR5Rsi0f0V8sARXnvYlDlF0oZc13qqTFzQ2OAJbx5aNUIF7V2t9MVSpBgt1WeVgcaZYxKs3e
n5LbJw5cMuykjkmqDtlK0LYcsARK/ZImsDEbyusVxDx745PB4C9bQsupjbrTi6MkXsEcTPsrztjk
HCIEFcJGGxLFVRHM6ilKNUx4zog4+B6CZr8FMnY8e1YnfJyW8shIDPOUG02C6m66OgQh+cs5scQQ
sPZbYXmn7PkTQ2dwI6dM82NruOu+OON34uAxIU4tNY4r5od270MBTNon1xDRy4ShiqO9kFrZbNyd
wVs5A+m16AbSXiiQsALd++Yt2poxk8PPr7sn5KU3cmpogR38rn64xBFK6gpiOrt6LyNfbTPz+Ama
EtpQ9C0/MaLPVOw+BZZ7/mAhCtA06LHTu3Om2v2ScnW2rkxtqlCClnvSVCRAL5XkwoCW8V0eRdfW
PnRAcrCErPyFUrwS8nyDLvi+t7BpqtrbpvKzw+jIenveni66OPkTLQoIAval1LX6CG2alN6kGsGu
ZtCrQtjAyvYczKM3EJg0C6nd5UwS/71u+ZeDYGCJR66fcp4uhYFV25E1t2zkBF70+6MhQt2g/xzS
o8dL+vvqdR+MsiCwUPyTMoXJuqbYMcTKBtwBsIbnMCLHtftSJbhQJrs8XhRUW+pgEs5BDqeSLAbY
B8vHSLhZ3L/oAgCnx4T/2M0QBE/vE0jUWuOM9uzjuMMr/BQWbjRofaAs2dQ8GRmp10co6rZRWe/i
8TTHV3NjDElaaz0c5LcD+aoRmx0cArrw9hgjxc7katcaSRA2tO5J9hPbWfFNyh4tDknbYIaT2I12
Eanbe6nO8CzGZBjJ5pYzQUN651awbeE4HQR5/mvmQvw7QcsWJu2hm3nubyBKtMwblsHkchubJ+DB
k4wWOom1wUSCCa5r4UPJQ5bC5kdj9h4xNDZlAe9HkB34ScuMX9tp8ljT5w5wKKUkTF/vS+hDDtIQ
YEsPxhUldJiZK7/DsZV+89c3lgQrWVEF8ZNwq/oOcijbq8FU8JwYSb52l8N5Euueu4m3Ke22mf4S
bikSQkjMh0MOFWYdaup4zNVVEdYR6WpeTlOG+FxvaCKRJAEf301rDTdaeFNcDHf4GCxQ5rxxfD9u
Zzi/uwO2qdXOHulDazYEs/mcldv7NRUB8GR+8zTwHR+iDnvD6o9UHhfyj7QoJlsiGlppGNLDK5JQ
rHZvfvZvz2l0cH1WRx2avAQqG5XMQfilnL3OE8QJDoAX1etC18XkC73dRb6LgEMMwtOXiq6heLFU
4YMJpkDRFMOq2IdGs7Zn3ApoEGfqst+UzTaN+/soTwgwgpnG3U52AsUQKa/+uYai3+Q1/xsvJLng
bfhML8DmrYFyhmApRydyNhisGBEeSHOS1gG5W2X75oQvimGztMHYKkp1m7PQ8WvBKFbz04rQTepG
WEAcsiebRaaenuCH2qjugXHCCP/vykrxuvD21s85EPKhw2q5id9PXl7H3BMdBz093Hr5KJuCyVgn
HpuooKiMPcfqd2vGSlMRgJ5CHpIAyUdKrEhK7YCDJPmwm4j0p9rcpu4fotrM5nZf9yc29RB0ZeM8
LRmstLzgwxsAYnHVpXpc2pgDip/j3isEnGd43XiE3FtMN5dRonWcfnk5J5WVyyyhCB9hnOZ1b28q
xfgp4K0M2rtW0+JY7h6H6YPB5R5ZhRNx+MO7K7dooP6flbPApeLbwRSZ0mX7fNBc3dikFY4fex5P
AOccVkCbrMH76T+um2VEG1CTFGZ8gzz5zQFgyf/IiC1RX1U6pYgCHWV858QCHOjxXfJ7vpLtZuT0
oHzLcoWnV1to0v0ccT7D3ezItMeRYgRwyjSrQ5DTCCusQhAUeZcAqtITa+Qm1cODcJgG16g8EasH
V1XtBA3Jx0eXw8Cp2muvwHOCuRcwI3TdwJDJ9z0wfxKr27HLfpvX8GVNmONaGJYCP9Wa7b/OeSh3
s9uK63syE8aKnPaXZ+fprRmqUIFJwiFy5AJ0CTPC54LI1T9MOLSfOA45ykbUB5vCkF98JIj+Xy+2
pUJpNGEOt2yVhsFAPQOKP8U67unm5KI6UQeu5kY0647O/eWrVSPAnPoW8zgrpg9hk9q1cyUumaxr
Q5KpX/BXU3rquGWHYFu1S776Xj5akVy5RaL6CO/3tq8NcYya0goBasSm+XY4emSvew8D4W2SI003
bX7VfAEBEF8xnaShxbrot9BRnovY0L1ty82Iy8N3vyrBa7dWHVRN7eOeAuT87iydTiilGZKYSbvb
oZn/F8dUsCiyTHjtr1U1qfOfbw2yywOj7G9L1TNVQ8yY2YOE/NzVvXJWH2Gdr2FpNi+nep8wFB01
yNShm09IMYdT6hnd6VRe6sefxr1QHouJWT9fIWtpxveqqY2Pkv68IwHb+zIaKWZUFg0LsJurHqC7
LxoYz2NcJ6EZ8rTU6ra9xhoSPtAlF0+wc/bpDNj2r1owTJfeeStlWEUPbUmpuxto3RlOmcjD8Sun
/Xmo9cwTUGBd5oAnJ0cspbAA5W6FlTRu/3cQTQKK2qRotJq/Y9v2m0/bRiyvFGy7pE+pIEkBzhdq
E0rURR4x2gZNpJjn5TN2UJ2Pa6KiJe4cFg7RvIfzk+JxJ/Duuw1RYvQqKB2xXP3/tYURDBthL3hX
t1wrbDjT/FCIjSalV/BWWErjNjDCjL4CKtqR5odDXTUhUTlot4C5Ddna5qHinC/tjhDVBgiu8570
b+zfqnpM6VuY7wbOz/2oSfzWtiDX6BsD/xhaeR//T0JjIriF1cviJdcHAceHTSSW8ozKbu9ULSOt
ncZvXaEcKbkDSrCbcIKatqZeeGSs2ABErpiWEBHBFlOgoE+1QyCcpOD82u0qgkxLHPJ8Uw27mDZp
UsXCafA6o0lNGHs1y3X+1YO2Q6H75vnCPQYz62ltPoae45d4DWnlMucNNvNyRlfkX37n9iHENSWl
g8SSF048GNfYWBFUhEFO19sXXH1xBGFl/9wFzDpg1wS7fCPOFtSh4NVKdtL57XH3yKaO9F7xcugF
ThKkvBWq2Rk7dDDxI+c2pRQAwZLNc/4XdHXsMTG4Qi9GdX1Ly5y6lwp5kSBAFEe1W5g99iaBzWHT
l1brOqFuP11tO6frgIm/FnxKq8Oh02gl91dmuhNs/2nREx5D4+b9mb7OwLNOc4sCpkkvVGMUmCuf
+7tXCrIFtHsyYO4kGiW0zxmhP1acjR/H4IH9qbEr0BLqsaL4E4rNqEFx2V2uoDPXUf2wWlFH5JVv
gIsMbBYNSxDRUxR5VqjdHEFi+8qQI8Xk4vqbgHn5nU/67TQUp2sP/vtiQpudY2ImvTV0DWdU2DRz
eia7RDNmssRkOEiCDBqAz7FuP6I5EqLESsRd5mxBda4E3MOBoYxFB0pWmz+EkoxIZCGeUfK1U0Qg
qBtM5mWsWR7XZe4TW+T6IdW8lLVz+4lCh39wa/UvKSQJ6eSHTjozH4d4KcjU1h2R268FZAd6+diL
JI5CjL7k2epCqF9HbXqFYqEhpEbBacucSyxznY/k788dn6mOquVWXa4XYtACAfy6jlWvK27svQsW
t0ILnH9AZZJ51OXkdoMxutlFwDO05A3JxeslobozbcGez6Uv7zbG+sWBW8G1EBORMdesNZ9a/wB/
PRnhsr4I5HqnsR5anSg55tL/VQxlCrMkQBYWOcBjmQAs9zpFZUo6uQRwr6jUTbN1A9xgLWXct50c
2vcmo68ywd2sgl6sGs2zofeLV2+wo2fDwIGUV0tE3QrgASw8NW6QwEw2S37WHWsZBdFrhY4XnLn3
JlO4WxePNOvTrD2nmPX+sxQjigKWDvjlWSz4E8Ont13OfBdVzwD5MSkhfFKel5QwlAA2I0cokOep
vD6HhqlOrJ1UOUqJTliTlWBWsk13goKdHoYGBzio8uZTfAnClbobQaDd+NEsYO451sA2fDlsAxL0
j0eiRgBFQ1cjIJ2P1U0xMValhgSx0dreT84CyDzbjcCMPUtBf4BiCD/pNZZFCwXtzvmPc1h7TtTT
Uh80dLLmz3RUcGHCDeXqBf1xBQpLG17UltRQt/EtRArLPe2cZEqvNb0ZviGrflde+j6WXNbDjTx4
Ph4e4Nb7whW9NHoBoGd62QG0v2iLk3sFX/eZSHl0sSpkZF4MHTG4uYCIo5BVNFxyIMTdGoLupLz6
ZJXrXv8CQaLDXY6rNdMoxcS0xCTT7RfoUYG1HaTWp8E9Z3C5A2BkTmud7kDNVCeeNwEL8YvNmOPE
DhA5MBiWnS502j7YdwYdl0iOWkGR/QEdGgJBI6GtJ2o/pp7RWm12PPqDoyB7UD1dJdfH+rGlBono
0MQUeZsM7xtpTzdyl6T7m9wMV2lnQwwz2ZBkFS8Fg0nI38XYpXASy+OE1LhCh+gP6pnEsM77xC6k
M0DyL2K3EOVhXoTvX9eah2xQBoj70bVBgw0/FqeyVBFhd0tqo2giJXKx2eoy3okOlKujV3ubGBXB
HBPQ12jU0SZZfxsOVIuG4G0x+DNPWus2SfJfgZibVGUcy3+wxjMXo7FdlpX+WB9J40ksKeGOfvty
fVZgFqEJW3QFehhBv1CVos5mLR/ioP6h3DuJBkIrnakReiqMMpTm0k07LJGKBvUxLpeCnS3iYZL9
5xe+Wn8im/srbhyfQvVR9CMUMRJu/Xfqv9cDk0qShqh8j2Wbj64S9KNAWnyupDvwaBBtKmWXiXIg
rZNvc9ZBhbaVrg2LFGfy9nFDk3Bw9eyJ2Bwb45zoo/QXYrTAGuF4XLkM9iXqX0X60Ae8loFbJcva
TkcEK0p3usfDy04oFjPJrlNjbl7YoUJzKI9+gjhtfqMnkX0lrdh1ZFhQnIhH47QNeUe81c7d6Cjj
QmvnjtZGhI2gszpnOZupjNY1VSWboIXgFWqhuYS2wTZvB6aXkmFF7UBhCSvmx8gLc7o0j9SYp6Ug
EjcH25q6L+8rSHiey0KWeLr8k3zWsCElmz7oCFVNJPJmkqKBTLHK/DCzMeYOUKaek9XOuJxavXgG
PLd2/JOALceVKc4R6Qri5JvBQVwdd8vMr0VYfVS4uubbS4f2OT5K2mPPVkEjMYO7bXlSZoIdaTzD
Vsx0UpWkUUWOm8SiTnEPquwr+nbk3mzZ/2MgspN4cDIqf/hYQ7hngfFitMiloVmMgbRqozWVboAs
TPrXMRZ1QAy5EOjsijBAi24k/EXwcMSHaRzsMgUrFJzVJXE0iQt4fIZGGVdrKy0gRr/O36DKoKMX
c7ESSHRdk2+NZ0I+D7PlC7qUTizoGs7LUE8yHj3aXhktZCMEUJfWoC0PWgeP0jHguVdoW6A04yrn
05681/ZmkdYlcYGxS5e4x3TJDqKJUKlCCWOz08QqHsCjsNmMGmiinbBqG/I3Bw1KQJmilgy2QRhs
uACl4SNDswarlSPA48b3XT2QV5oS1YB4zsXKD6ExE53SRCjXAUOpes13lj1ymcZvsNmDDmhQdYSq
9qNmFmuMfgj6/cX5gC7nIls6b4JKD8L67u0JP/mx9CQjU0mOVF00UqwjSxCS++T0D1ptdMNXl33D
MfqcP8DSJVD3tbwr1QvsgNqozqlJyeFXiNKOzFAtf27m4KoX9S7Y5hKJdswvk8g9kiwNO3EJoJeP
9s2ZJEgqEdH3i5GrJJ04jA1b0/5iAxQf6dJBPZZ6sTsuREgC9bjT6nn/4a/qacHE6s772c/6s18R
5WVR1PxO934er1AXMEI9TyEqIpC7BgZNH/PE0Tk4etZxhjlonr7ezS0ySvmml6McNpQ7fc4APbzh
WpokP6T5Sgo+FCnXYKkEsoMn0540u7tVOAu4oRapPDnYbSqnM5ET41Iy8UfI/IdjE9v76OYZV3Fn
WnHaCt+0h8kOMl8eLgL/U3l3LsIxTH0/ZHqntAc0/cM3wni4KCWYwW69Q0KA7qmhtCa4Fq+mI5xd
c4ATIY7VSKH3QnUpkr1nsdZp0AgGxkhHqdDHyCze1CEQ9ux76847uanRotuNIkHMHdQux7tumv/L
A9rOoxKhYAjxEvDjCBQDt17nmCw3NBeV6qDQeeFYizV9z7Jk3IBnriEUa8FVE0L1qXvNAFarwAbi
3WL1wyWx50mFwke2iXIpCp5x2yQh5M4W/YhPrQpZswVjxljuUq1K7kEhuJIeFS+jQhS0x23vfttH
2j2WhxNi1Noq0lZ/tnRJSUUSoUZsxFkoNN2D33pjy5KwZ0fY4MLhmkVUKN40TG6OvID0tTGi5M0S
AZDrUhc+AeBLoLJSzNwR84pQRwgXwiWxl6VSvupOyXdcYAt4uj7KIr+wROq9RLG8aY5dsoW6EzsU
miPz/nqO3nfk4xXcvAAJPnEr2TPxDbpQpA7kJ03CngpER6+NfJT3YqkRr0fU4pugyjR9Tztgd7v8
hDRvKqG9IXplaPOVHPMzk2IHFgL+l+GaCaLlNmbBXY4AEOPtf46ofqmPQxONW2V2cZVoN3cbp74+
d87SN5fOWPWabIpsh0XKkCpm9gbqSGHh1L541jeDTvq3vGdT1WMNnfC2+gNkzF77qKwVnf4giNoA
E2WoMJpKT3Momh18nNVB8y09uhMWFSdVzAIVnRea9zNXSSf49uZkRUtsCsbkW2W5LOqn3FK7WyL4
H15TtLwnjP+ZmPM3Xk42AxXd4wsdQ2bquYrubjaqY/tltFoyVazBT1uScrfnFgVWBVMBXB8654GT
n+cI3aX+GNXXJSK8zmOEJvPDOh9r+0k/W0WAR3G1bKPJZBi6TUZY+BJjGXzroD8LiZbkeZ5585b8
h1yCRWXhAHqWkfh8kdKMUJTA3H1s/OkADVSD4YevG/GsWSsU6BXvzXn4edqcxwBSWmPCEn0B4C72
VzDkBWnC4fskPBqf2QSvTHosb7pVQlLvVuQk+hflZYTg4rJtD3uS2M3NXJrJBXW9U2yr72yk9WaM
lB+qhaiyw1UvYtNZ54Wb6WVh6d4BkXeVgWLvz1krvRtmO+8/ZIq+JbBCjeK75alKNVwAh3ZAw0YO
blcT8Z1QLBDtqehECZZME/YMO9O3IidAPAm7vu9PLEuqOU/87/YeCR0oNF/AxgWa7nymNQhj9sDH
KOLCJ8bSJzOI0y6wT7HkKCJrx98hDFHTVEhSGzFBusbvUiJSDehNj4WjfXeuRFqqUnU+J7tK8i/O
A1Ngnqc7enO1/8O1tYJVFF5espcdOwRHnTe8eXQslZ8dVmDJIx6qUNoqWTeIA18BF42stPRkFcVp
nCHOyaacg65JJURHS91Z5WAcsI1Nj5fPwzbchxBE0jaoKKrr/nmHSXuKX4gSBF70z6WnWveSYVzb
vlfsJP3nO2yG7Fk35DJh/XGpVdaEobf9wUn4WHACiA9ALXg88AMB1ljnKCMjze4HtBukQYpk6jel
XVrR6m7Dur9fD8TNWCUCvd0knxi7r5eDRHD5qpA3dbmT0FyNQir+GfRXYh5AbXJTu90A774MvuL6
LQC/g4cE9I50Ek6VimL8skLfhussVcF+JID5Wmc3E8vDPw36xuVyz/GAiGbw6jzmNrRGPK07usaF
amPVTiIFSAGdp74m6MKb4JEWXReSZXm0NjDdepBUWWFmxgOM41KW1NMXkt6Ahrhg5kYz3zkDWRjn
F3JA6o82RM9WRurGz0PXQxJu/4vOJJqJAypNJY/al/lRUHdN7nEBkjvw77SChPNgyNHwRopSFnp1
smeTawx9yfJ9vK5uLioNhcmelywW4nloOUy/EKiCBYWAyGXdP1tWTWs0xZh5EXS1z0XFVhpVR+Ya
TsLjhI+Vzv5TjRgBuVdfILmZGtwr52tKbtfpC9pZ5tI4agFBRehD41Hn0gSm3w20JKgiLwqFV5Zw
nTuuMZLifCdVFc+zrr0MlKP8qDPL+PzpCrr0K8fBSuH44ABzlmY8zrt/XNbNw1caBhnWXYmONuRz
T+L+zZy73uXH9V8nUaGRgiHEhsh54Csx7hrElSdL/qPcv8L7eMCNCEEVJOhXYR/sFZMf9lbVMaum
SOEVUgt+9w5fb71Fdg17o/FNi2YO5vkAScfHlC2K2qV9J+8ZZANE6jGr6/7h5HjxUV+n9fWTgstL
/PO5jEu18G0kb4wAb4sMIpNMMy2/DJRoJ0Jt33jlug5KeW6qMHBMh4pRTQt392KjKE3k9+0nPrl5
Jrq1NggisoC3eE+WrhKYCYpQgBPGcBMMBOsjJxxJImlKTpW0Ltz6Has5oWa5AQfUY5MfiUDftOss
aDybFB/2tXPuR9EJq8+xcheJWOR+yi4it2zAQ4MEl8nSln1PwqVLvtGR8q8XPiNfiMoFIcVfc6I8
g2tDRyrCj6IIZDf2mpy7LapZRvqn6qwP+k0GhevYDAIHLoISIzH+rQC4/P1h76QtGVZbGHQkPcV2
DVVNUTbIsk9/T4gpku6VbuvHnxp9x0Vsjy1V5G5Mrr4OYHLqC9NRlTSGbZsvfL7xOj5o6BciBwog
04KSs3u5xaUaK1iF9/CTNQ5hVgO6xO4NwgA0MPtq/ituwybEOS9++deonst3TUKXW2//58GqMEiF
5w0bbdNEaQIv5FHdYNhK7LqBZk0uH53ALiKCxWJwwvCMQbFq3ewEzGbsQvwwVPswj9dkCve0icYD
MmlJ18GBTfbt27z1ukczq5UrzHpgpc391HhLyK+i5g99/C6MbUXx69Zsmb+slaC0SYgKoINcQNos
rr7V8r6/8EMm4p8jIMPHUpiI7oZRo+ecdKuskZzY96HlIyBpOgQ+eaqbCLrRgcIItNQaDYoUj71M
lBMxzyfzC1gLqSjf/nM/91Y3ezLhWpUgDVVqC2XHSKLPDIcsWjBbj2pc4rdm4e+cWtqs4bnS+AQ8
vXLEzcMJGx1KW1U3xUzfK9UrIhX/0BLcNmfKsVIPlSQ2LBt+dA2mttUZVVLad7uD6W8iPahA7/ds
11qJf0LUlY/6A5l6kC1RPBlzZmFT1DkeGtIF7P7Qvxxf94REYP0EbadcNXEPobD83dsRW5Ks1NJ1
X4i4MXeNwNmseLPF41LlLzs/vL0sHG6x5R5da/f8dDNmzEUVKIVpCTqdtGb4D5bphyZ6hqoKRO8a
nA8mG2UZSocv8JqXfa+C0FdXa0ADl8muBZVTFMxYQ96mWXeTUAA9pkF3r4bNrOdCw3C4e49ISqjx
5Pp8TruMu/MKBToIVvzPmBA1yECzIt9O05LH9x34R3XHDoa1+/174WnfAhQQJimSa714zqyGH/PJ
h4u3O3dMD9YgoLCdi0iTQ4uSkdnb9vTZGqNY2QT3wYqin0js7BOAuHsX2/REMU9Kxe9Pcq4Ttb+3
FlqaYDfhSxwTqMZLtqEfVXC4BAqNjoV/Yt9x/xM42NGfqauXE8AWVKHttKAC2oBY1dP/bf3y6JxX
TsjRj1gxXYuWuJUPFaVeo2IaXuqYMyLfRs6C6wPRg15LNyHmB9Lm8+XT+Spb0iMbTmvxteXIQQmz
5fcOMQ8FqhredfVD9GGOq1YvXSEeAS2gx4sEZfYaZWUqF0cVVoIf8zqGD6WuffdFgCRrvekJxCDt
wVI+gIsAjZ+fmSzeV6hDPM2aZSPeHknUpu39wmyrt1xmt+/XCgEeGXeKNHohava1GhbDKOIGm6g9
BNS36uK+5qgZS76tyIi0WNsmqqMLwwwRcw6uGmr9BllBf4dA4IbTSXxERg9bfu37L8SiEa85vQDB
mXMORZwq0Q6OErrn6u+6T0NBRLH7noXbrO0MKCsrSOvLC6toyP7u4sfqMfTWKp91zYyUtlGklZyz
8yoUlW4IiW7VfzDeAvNtm8/QXDgOYxsYNcjx1qgOvUDGfCaVuqp9LcN4WDHQv98cBXU1RnkStq91
NqplU51aGbu/YyLsn4eyY/PEphSWZ19ADdsfFarkfi9nDC+VoAvudf7yCC/TxZybLUyPWUgzS8RN
99cnpLsf3C7ipJaur60o5sKdpPqcNfsg+a8XdJoag6gQsq28ZA1eLEZR+X/cETferBCHyyvbhMDX
a70dlaijimPrgLc4PV3m0VAoqqCVPs2/0SoLh64SLRX7XEkXc63qykj2nliNiVecH83XMJ9LBAuJ
UOJDdg/J69t8U5KclcU6SEDv5OTm/r5iZPQlCGoGO3VLki1G2NnJHdw7kWLMATieiFxMhQ2SRHbg
2GiBi8Zb3PqUVO2c//4l3gHhmwpT7yfSb/fvDa9K0NaGHM4zT3aJ8ZCvyXf401UAz5svFgs5ts4g
l5VCTl4uzZyn/0yL4XMm9ieptA4IOKErpXuLpXlGQ0KdgQOVDmC4NLb6ivUM4YGEy4s4VqApIc8p
D+89fgzog7CtVO9gzHl5aCFxqyrkJGcwG3egmxeqyWHXwanaoecW6EK34ovOlKwSNPba130UVcQK
so0keb3l57mRhdLz8CB7ihrSx1nnUdw2sjssgps/wGzidhSX9z8JbPk7SY6UVJUrxr3RJTm1gffj
V2y5wV1S2kBYEij8oHeK2VtQeqPnXPP4TDzSw4WuGlrf/E1jdOUtn4bGC0CBi4a1ciQCR8jixehu
KhK3fgIyXZJ8cqheRg9o0+L5akv4jQcFd0zsl8wNI3dqzQzDQ4J/pJa+dbY+KO3cqMSIZSrIW3Hi
s7Ra5gVZcaGCZHypWQzAQ5+muyaLK6+9ulAW4/sFPZyYVts16LY60unr8DC+BFNJiLad7xD8FYgx
L4PnRWHBVBA/FaMPL68Ia7eXNrysYXfrT9Q6oN+C9S9vYYpAudnFcvdK2iVieXodtPxqSgK7gqsK
XMJd9A/FagRCsNnk11YlhL7Mnz1dRu82onBCVhlVh+L23OHqpti7Ss18Vn0x2xeiV3ZfYmuI+637
m6+E9085HEbJg9T9GDtTzOrccTo9bJQB9y4rc+4Ws8Y4ulkgHWAgf0rpx785W2SBx9G4X7tWlcCg
/p/8ZRSXZknXIQ36tXlaxPsqbzF3s6EFXCntgHvM6nrDAQQbgIic2ntiIFtu/QOkEwouEDBR2uqw
5Hf5H8UBcrmTK2htLhB6bvcu5tsXmKpVudtj+7L6PWLGr6VLADycbm5G6arMnKrC4ETb+PNDpuNY
gDZ3TU2bpjH/HQl+OUmst8+O4mqLRs2mFJm1cm+Xc35BXbIDa5ZK40d5KQr8BIlVmLQJ+AOiF7u7
snNAQxnqFAkpGu+a1y03BES0yszQ6LemQ6srPnIGPfQGQ5P7uUpatQ1GaruS4rsziHTI0V4pfgpN
j286Nz7JX5e/39x1gCpgeyEdgfPaiW5CV9ODMtd4Pi0avsrHne5HKf26hLKhvH5FI+BrRNJo8YyV
/g8EttxHIP102DMCb9584oB+k35gfUMPzgolUR/iEyfVFq8JfE48FuaJApFMGH6aF1paDRFkvYKl
rkc/Xc2ZKOZm2FIXBAo+//ZlF95eiCJAroKWG5X7lRQ0q0sH/2mo3ZrSEbCqzSetJzyj/Cb0JEGA
IEafsUSufr3PQFIWmI6NUVi+b3zowM0mXbGqLG/Xv28O89ZniZUzEXMbe5Ofv5ZF2jkWKKX8neFj
pnC7StNkEuAf881NBDu+T5hnCeQFl+09QUtpH/BY11jQGiHdB1+QDBRvTflYL6B62GH6qGkPbSrE
O36lypK99tSqEDL5JJCdoPQ3V0+CYMKvu5gdSjPAHptx6Nx2c5oGiEyVWlpCvzDNsAUqhYb9wLIn
LzSr6q/w6/sCWJVwgkSeYD5GdOXRu1T0jWgUsr99wxF5qQ8KpJeiKTVPOvq6ay/6TeP/rMmcDL9o
LouepDvss6kctJ6B3COeMumQkInIBMEyhzG6LjChdQHphTnwjfk7y+hxtxJYm3CyxiJzD76yOU4l
c/cuQ9cFJ72UWZcNDtEKX0lmLjKWBUa7xDbKDHBVTlJoTEB0EhcLuwzdA8TtLP1CJaRTSOjwJb3M
TCtNB7Oc9hcCJAxGbNn4nuS9N39HtAnpwFEy8QcsQG1kwcMfzPmnqIUnMxI/zoOS0HO/aHpPI7vA
MYNU3qzTxOqzP+lNIfoL9XC1jvP74qXvCWNyzMRwy1WPxgHMms11THLTAjUSWt50lQD0DnkQ+PHs
XthXUqyD+iY3qzBOhPGrj072lx81Hu9oUif4FZVrc4LmOwDy7ITxuW+mVbYi0+ld8snBtqQ4Ok8V
x/sMa35GYghii8VRxfBdWS2KrpUoc5ZdPI17u4ZPLeLeG0fZ8BDsckju096WNn1fxIxCDAroX5L5
34mi7ZuH4Utk1mz23dUHypF4p8EOw/QDrEZGmsXHUzjp0VzzY/QqXmv02aedjk82sMrj59UPb5ft
2l/Y1cHao7X+t68SfS9piWPdSqsBX+BnWAd6KavACMaJ+saI/BKktVaX0JiZaQXQ5PENw8KaXAjl
yFOqpaTTUCN5lkszCeLg2jQNkW/FyWhRvqCIlpbnYacuTb4Xl9476hGWTgTz5ehELgj4sxN8JWvC
qnhhz1tlgZw+nruEEBGkRRWLgLARxFJwOyoH+D6IqJeNOthyRPAhp+OtxGiGErMGKfJ0mfVCACIk
YoS3sl29QWVJPIaWgt5+llecw7RFBXKcfrrtQI9uhXUsHG7eNeIEekhbD8w2ZK1Oo0LVZN9Wm0Wm
mXhZsAH4D9UbsPA0UxfjQouJ3s29rSjTxttBXwys4dP1kfpcFII8KveNIiTIMlRvAlxroPRfh64N
h0GaOmeM+bbjO4pTTtAGngOnmHQ2USNCJLZJn/Lc5DQr8pI3dP0wu4HOtqAaou8QTuFL14Ln1x6K
XGLnJIABVpEkmGO7SV+j+V3GhCwfnEZTrOAYpiaeNyMMnromAnt4cgg7GtKYYuXa2UuaLaNYftme
Kc5ybAKQFaxh3dhR9lR4TSNU/id8Kby43lkKLV6yTXa5Z1gIGGZ6dU2+haVf8xJAhcFLGIUs1DLU
oEs0NfWaRM45haKv2HmtKVD1pores5Z60TcO5+rpVm96qeNX8M6VlVwQFobCVqR5fRo2x1r3CKBn
AtZSpVpRVdiwTDYLYbMriOsJvljyVFkVwPMK1g+wab+1/XxysvsFfNUrIot0YJP7RMhqcK2ZAcZE
ustAm7MT8z3w4o59pb4Hki6pvxRxyFcn0HoAy5uwYt+lXqNtGzAlKlyXJ65Jylsb13c8wvHHH/dV
fouwPcmReAArdgLe2RB1QGFkLHby40VbkpWL8sHpowGF/Do+L8Y5y1ZRNYkVoQsNWFAqzJjsyi2I
YBAGyUdfXjiD/XZWrygs0vuJMSNs5XcOAFRBUaaQrGG7ot0ZdnLBX51gAueHO+rPOB2DgAS1JLIq
qUjYcDdFCUUPdTJO8RRhhkFwg6V5SIT1F9Ss9BJA/ALWGrb/7l7kCjFmZ4rpKstvmhrqyghCXaJD
cTpqhj+SyuiFT4F3ReLvQ9f1a3TiZLLZIU4gZhaGndGbgky/Pl+3aQQ3ZHSXJYhw3zkV5LhpN1Pz
eavzPGQEz7v7dXO9Bp910/pa4t/K/RpZoiISDLVOiZQpWNmrDDk0/CpoG1cPmtHgVDyzl4qlO7Ss
xMRXy1q50WCIdysNgJWAY7/eDKt6X6shQU/CuSqHGRzgsxB8rIZCUFu5VqDeZ9nlnRR5JODQVpL1
v5JIE6O6U0BJlAvDE1gPmtYwl0139aDTifxW4OcxB+IO8ghUTc/72oYuKmcFUQPkcwg88QtZRyuS
CEsRsadNu25ASQywimAi1lVqjBcLanJZvZRttVVJfa7n053L2X2mU7Pqs8Gt0xuim0INKY8zUXvD
0Efhb7aA/YCE6ez20FHOOmkcsUp8AYSr7249ER/Lr510bqWCGktvFdVBOzb9k7Ph1vBlB0BKAGb2
10fQjaj1PrMKaJPm93MMXo/I6UBevXwp8+h0DVT947++Z4sw9zZbgLfSa3EAvMWJN7xpB6/gqa0U
WaL+PP4u+aJ3efzLWVqxYqbDNZiZOLeBfBT75HbXUQTd4R9A6iFCCGhqoKdEtABuglIZzobk3z6l
4bHYEfGR4bkdVbmCBERPMDs45b3fh6fi0jQ8vt9aTllGWoPouvxWLcmNnJ/zkeFQV5ACycre98fP
SsEYKjpcWjnEwM56wpddGQltluYHXZuSGio3ptJ6XvcXwEswOdq9MRlvDd7yUqOGUrvI6m/v13C7
DrVfZJTt5qvlr6RyxCLpQ3QhFc2bXev5sWgmYkdBmWunHfGk6KzTswDnhx+LW8sh9YIm7G/GF3OY
WCjNONV3UZGKClLsF7AtVFfjQMKAFCmFiIvsd6nge9bHhstAn39gUVTQq8aNH2SavacPUWCXCtPK
1XCkxQNL/zb+I30kSMxhEWQWWaV27w/BIqAZEAO8VTFOc1lpygXKKfMhFEjsLlvoOnPeRKRBm4U4
fie/tEk6tgIEjpclkLroJyZ51VRPUtrss2X/6nTs9RGZD9DPqgzGLs8QI9l45g/YfDtsDoDAnvsK
IdRRTgQpwDpB1ELtQk+hvVCrD3fN4+2sPEMtAnkBLTLlSxOAH3lpXE1RUIIOxEUX+gb9nZEIKgV2
ZpoT3SAHa6qZW/dPV0d/wJfdXraqUUXvCv6IMOx1kdAnSO25oSRFyZXbpMqikvipno89+ZrVvmrY
s0XHii1J8fEWSKCmZC5LHyuANlcCJpP/4bEXCglFZZapJWiaTaEBpo9IORWuT1r+kkEspHNpJQTw
4LsA7r4C1XR6yJfCZkGh56jtzSP6O0n+UGi7ty5ISY1yF7YclmsddygWY9qcbeF1mU3vQQP8IMOj
pCaE7xqQNK2xIFBsBh9LNPmyv0YA7gN9s+Yw9X15KS7MHdApOrUMpBs+UGncrxqegKDfhIl9ZKYI
8elyPhtmYWTsSGnBYUmNN/8S5EYGeLRrBUZLue4mOqCWNhdjFwp5eaN6uRW1Zhqt6H4egaIPowOZ
ads5nKrlmljvclZAaI2Mz6cmv7lFGijlyPklqInCWrfk+4IpWcTS2gQs/oi+MJ8/Pr9DIYbFNnGP
uS/pTrd8j8N6Pp2K1ftArcsnX073rrr2P3FpbEugOxR8GDGb0EzS183tF6soBQll3+c44awefRWY
CE04pZno8pX0zDq0UODaqNCLevsolCxIc8MbnJ7UpkAjwCm+03RFHMYeDcoWYRQYsISPJwj38+4c
TtWuhJoaearppzoLy6jY75nr6rD2w2HGDsZle1GE35aFoaYG8pZcUfnU5TKZ8IZw1KSzTycHkCTy
76qMmKOl258QQlUMqkrDwvrbbG+dP/li+ujFkuHxl2Iw6Mwv/xSRkFCa9qbqoUagO5gR2pOgRh0U
wqMIZZ21CKApI7j2gs+2x1zK+wi6URbD+H0/wY7xy3ojhyyrQVnNk0CJTDcAtOASGueB9qvODSNa
w6FV4NC4j4iXz3QFxmzd4S56kqC3LRRT606/pUMl5uZZ7DG0lj9vhH3hfGyNSHMoMAWOJBEcwZ8Y
/IY9P54kaCvCpp/+kK5vNI1JsD9Td5jXCH8G42jySmxGw7I60sn0XfyMi6VJd2asZUn40xA7u6Hq
V5icWnQWYehHqQVbKX1kbeVzwHFdu44RvM9HHWIO9J0C+0jd9EexQVzibFO40JSLAS8H+NCMpFRw
24KAh6ydib6+EfePW+4RT0hJdLtE3IK4CmifD3RGVFGLxx12fRnRrPJ1TSbpdFzA32EQ3cXuv+B9
bLHg7fTHXkvK89tcY6MQPsJ0yC/qgW6JoEibZKtt/7XLCfsdjCJDpd3ujn5rwtcvhOP+2yPRxPkg
eTWwGEDMy9NAMsu/uKi+kMljuChJfj7o3hESP8rbegY05fC7TlORGrxxuXGzthJjy//mcD667VPO
StTr8midi4s/Cr1bhQpwXq7f63SrcWAnWAzsx+PHcUfrb9opLOBV8gF1i0CP8+4/ZYFM3uN9HP7W
FFvp2qY3/jAUNrmW5ARB0aN2+w/znhbMrqdratc6wVXDOBknTCSLCXYLaphxI1V6vMBo8PLPTNk9
GkVFBcdvO+z1J5g8kxWe1DbEAy+Oi5oTFpps7j01H+vLpNnWoPB4U282YlL9iJmacVhzNPXMiDds
McoHGmKXE52o067m+j86Nu77gT0U1vhnrHTsluBvnbJgk1G23Kdd0qSGoWakxJWOSLV15fPHm9V+
CHDHLPB3cfopauI+xVLZw6hGAtU0JOru6Tbd2zvOsQhG57VlStfhrT3435fgXZ4q9pyAPrgJHuZV
vmhMqrrRE8IDzIjTAjWanoAHPiqXUmik750KnspbkDSt6s8BbYbCuFH47npjiAvi/oZ2q1tQu5Bw
xzK6PilhyJ1kY6P1/UcmPtNM38z2/+47RgHeHHoeW+Syw5l+a6zpzDEj4I25975sQhUgPow72hJl
vw8YYYdAIit8FMpAMj8qHLPRGH4FNKLKaXT7Uf5Boffwf8lZHQqai5OQEQw3XPv0d691Ty91nQ1f
IHe13qT1lQZB02pbISBDY2UHAUp0g8raSuQK8u06HRP4FJaYKL9Bxkt5gXtAEKE77TOt57j8fbLy
RtK5yTxtFGamHktvlBCNVnLtzcB2GsYjnhjudb0DFHkSTz+zHMbYKFEAJs6JtppGMbjtmyoEkqNa
uQfokhB2lhfABN8Vrlw2gFBH+NO4HfA6dCbTXM8g3Hn3/eg8GOhzCkIB3geLUY0Zezkfv6kJdIjr
GTi2jWZvsvA9yicJDbT0pKKibqHwur93uvcbQBkKZoGc6y+/ArwApdZdz9EHBuZJ6ay8pO4tw7d7
SZMz+3JE1MifrTfNErKjnJ5WipaJlwj+DMo4i9EX4sWoywmlg8fhO43nQx5zK6fK1uZWVzmo32+T
SXMV2ZGTjQa3WNGJ4LH8F19/nCwqi1IwmUcUlYYOd0AILwFpJUyHqdKYcfNLEYrFow8QXQapuO/h
stUdIvQZzPOD5nNgZEVh61WLtoE7D792zEJeHaaOAP0w9aASzURaw6NmKyJlBT6sBTcGcrpsgPAW
kJgQwuwZkML1tfoB+7iIIGOi2zqfCXXDUP7mkjWvnNwEyU2Tua0rnCTiSIkjOEuV0pqiEnXITkA4
vbUV7D01xOyOo9XHMGknVoO0Ic/CPCipZtA+ef7U5unT4hCMjWtBa+kUARtVIJxFWnf+uSVAw+B+
cSTLYPvbQsxqJFkkCaw8pKbr2pq66yUzcBH3Rw7Yt1WdqVxJHStmskN2jwef7uLdMDzHjburolFd
kWosiKFxMnPtiT74tX2TZEMXU6hjHejFLtTiZfy3mBdl8HwbFjR761eM/7aPmTItJwoJP4IYZ23y
UhI13UasYg/YPKqVxA1TuW/w81JMBeh43KFB0MAfGMkEYEcG75bCvfzExihSc2yXc7taXvzBB98q
LlG1orEk/LTatahe9W3oXcW6PUZzVen8EWe9eYypOKfqU+CPe6RT0CWjJrAAOPxD6SZ+0vk96doR
4JT+wpyYs+6x6h70dJKfOqi8znUg8eSY1pTaoyes+ic0Rn0kf7FMI3NR2QSx2jfO6bIPF9EmJ2j+
cahDXE+YVdXVUQt2JMMD16vd+562dmmM30R85oYTXEFYzEu0OQGnilBjt93tgoR94bY+lJUCFokh
jYx0hxNtS3HqCHA8Db8peAdWVWlx88de2ptKUJxiTCiCRk4293kc2zZjVil3P6/3AqqZ5VyP4aGc
9Gs2SYmob14EHqxw+vcx6XpVMD+vhYjBBe03fnk4gJXdzTHqg6OQJAGVQ4PbzshP8qbHm/8boall
OrjhANyyXQJsabdWfoJmR4rw5a5+ieq6wyyNCRldeVMWf2FtnSwS+Gj01JDCf/Dd4kmyUAM8hEI5
tykvfvUqv6oxfvS7TqM1OCLrUX+c9Wm2RMOnMT8dTwMk+uzkRyWC+inq+sZtdYAxjb6sOffO91Ar
AYT4lb/k4FoA7oCrjdV9Ku0eZ6vWzj7qeVwn8xhGXC9zH3pAF3st9pAlx+BFq0Y4IqWDyGnk/nS8
BNKeP8qKBvIi2sHCkyCiggFxcHFiGu2aFHUdHwTz6IcQr6DYYEL8fpdNs87glDztkVTZaJM2ye9P
CTko3SbBqEpfJBkDOW50QVD+VILPjaAHpRoocKOrcjnbR1UjAGPVcNqe7+6ll+UN/uWIIQwRErmR
cjiSCRP9tV23dD/ZJu6r07xkpwkHQIRVXMLkqdTCsET6zA+AIP0Cc1sJdKkKpCk6N4er/AgEdjR6
MCoKE7tpx4WBmE94nnzH8kfg7AAajSDDGv8MEvYkPFDDfMkonIKYWGbJAdGEjT8mpvGuGQaolmC0
4t0Er4JzNA7/HkzysGZPfSmx39l30Fk1vl8KPOdXwtRqTaOGaB++kCG4mR7jjYrQ8wsDxFHTchZT
fN7v/ZFRggTCY81YBLbZROr3Q2KpLW+Y6bVX02MaNzUEuSZ6c41Wj3t9SpXEorPcrxB3tFQMZl+w
xzUsMoC1ik3GfIqPYwoZvx+RuCPhpdo4Xk/Ip3427NCcM1HHYTIIagSq43AIjjKZ1db0vs4jplcK
iWLokbu52gPMh5n7ACV75SYaEbqDnb8A6C3SaZk7EYjxFvaIT4Mi1cx7MVwD5JVhs1Z15q1N6a00
zTaqarKVdDSgjf3dhLdud4in3ORxEXgoeYpGJRlapOpBKS8C6kbNR4UVno0KiI/Nss9uw4IAmpNR
dwMrgdyIb3aHY7Ff01guZdCOt6Lc0GCfdpu9cq4hfk+zntt7W48pAmu8hcrG8PPOfoSjU3OahlUN
dfQImrTdFMUh2RTyBtOvqzQgOPboxwcPq4dmjlc7S2SsYY4oEJ+VfaF7KcaN31QaPlHm0tz87+VS
CgWOvljnnNc0RpcniSbWNagLu7QKDdSGXZbA1qtxb2IccgvW6EhknpytKQgtrLx6yJCDhTIdpvem
1QUot1t1slSaXAzeiIfoM3WDgsCgh/GdueDfhDs89szYjH5WRB+JVFBQKwnUNP2N+brZK5tFkm9U
yvJtMcBTgSCLsgeW7LGPKIdCtAXDxypSQtljmvkTEp8p49RwtCO+AHfuC1xDrD73ngRSJz9+B5Np
RBmsfAQHKCjRkxMlg8sHdMvodrPG/InkHlgvWW8kbaeDR7OlSXtKBPW3dduI3G+53WFX2Ggv/kuS
u3IFTPMX8VeKMKdPvOmED8e8+TJj7wGe1EBIlkD0ZAegKkyhxAvv+EM5Ar+a26bk52WDEOEwrcjZ
XnrOhM1OkkK+G/LHTl9HgqEZCFuxKD//r6xSuq1+/mFDHXZ1Cq6JWMCqkhMiTIn5jMzp4s872h4c
J2bWNiyYxk3T4xot9pCnEVYBHx7C42+R2EJSwwgWS+N0AGraHw5vf4dy3p5TcDsWwEuD8h6u0D4V
J3p1tHXnL9m+5V5J/vU0q/Kpvdj/3FNLUDFizuNNtZILVJg124E1pSWwTjwAZcAwaQXQurv4EkEn
st9sdZsU1F5mvQrDMDQ4LDGB8QBpg/uwONArj1aCPnMiSyw3VeB594fJAQTZtOEGTdw3GNMY2LjR
kBDF7iLcYm1qyWHeiLu9GkB3n5MYVrdFSprYvGrRXWiYrRW4BsLJtoG54hOQHLDyqRHevr3q9k5a
qsvf7/p4oNghIn+Y9ehAjSE02qJae1L/aqUmrYgUXm8fLfD286OKK3Dx+x+KPdiX8ig49T6zMdEY
aTR+KorDOwFIaTrhwdzQQYruhxgPjgISZZ0t7ofz/QfIQdU+mt0SNL7MwNsKpFvpQ1IET+dHSyiH
u+cp14tUbfqRrN+zAvQ6xbF4FC35jA1SoSg4u7tF/nvRH36g+GktbBWGpWPo1OuBAtwRhz4rPK4b
xhJgfNBLuS0aT7vIlOLJ1/CkfjmEMVCr5F65LMQWDU8kbDcpxfTW3qCnWLALNSLAnqxwSpTGKeGW
iQ/ctB+EeuGHG499Tgew6rm9iHaQHZBQcoxk8E06gWTCTrkCOitn7NHOduJc8HlZvZK5r3X1YexQ
NjqIED6DzTPSQxqpABVBKEEhUgvbVinRzSkpWpgA9meZwMt7NDyRKI/4arybvMqIEy2FXtZ4AAak
jGb+Aj+4ZOZbJ1zJxqeznueJ7JszmTdIkp+szDWAcmZl6QAA/oC5eyjjrbOl2vLln57vT+pw8kqX
3SI3C8adFlAMndOO0F3YQ0UEu5Em+0LAV7P8eAMlEu5gconICkrW2G0hsq5Izh4/3tF/vYMICiaS
raZZFQWofGmB27iOrqVK95zMmyhxD0nKV1t3EzC7D6+7d8q8gXOkFWZaZTRWUIVd9j9dmiuqGmyx
wYt5dOARC8JUjjlHlopnFVqbMPF5124BsRQe4T+LmXB3rx31tHCVv7WCC8C2t0aNqqxeAcqCpy6Y
V6y/eoSDb4GOr/sTG7q0NIm3Oq4w6K8UYpZc044b1Llp0+f3NQhiGOhOaH2A1ipY0NKXqUdOzzfJ
qvmVap1SSnjF3UJKp94B4MQwRV605f3tqPy4DqR2qPITXx3SoEO3aUAXG6dScP8lO7WptxWOApXg
pzTUBoibM7ppXDUU3sXgZyz9kCQAFDZhFxVsc4DpAChuneLqwB5CsQnLmiE3TWcSPdawsyaETNdR
A1b2s862ViuEWIaWt8o9ZW1zLkV/4VKKehMoDBrCFqUbupRodFW8m70RqVpY0SVdh/5f0+1vsfDa
hslnS0LZqZoDCv9Ujv0G+K7+cQ4m30GSBzStZrplsquKXb6EgRI0SsdDSkWr37N6UFh5DRYYVfvZ
+geZdwSH9Eu0Q0sLztgs/1iNCC+Tu1aKVY3gq+liFyJUHG87Opv1UQQyqrdYvLbdEU2j+KZ92jVN
03RF7Ku4PT4AWaoIaVRodwgOVkZL+9l6LHiO2PLua1XYwf9tClQGE+/OEy6XtL3hnYVmh7bwvkMZ
2WJBDn088z9WPj0dkk5OBih0NRe8OvQccMSZSVN95/C09LJBsX8hV2kuegO8V8ETZHsUuzKsd+EV
dfYKf0AiGKIp4LymDmp7P8XoV/PYPoJgZkU1DxxRiSYe0ruGo/G9HVGnkK3lI/KA60s1fj9bvGHa
m2YSrCe6wRkLEl+H8ElpJa+itoP9WEi2zMNO/UdTgiT+DBsCDMQameMy2p2QmkIZYADdjBQufLA0
GZLgttqZkEL96V+U2SHsiSN5pdb6YbaMmFMwnj8apaHTgLhE5wbcLEtMs/GgW51PQ5lc7UueivJx
Y4hw5LeyThztdRWf82aH35kTOSP9x3J/OR2wK37TLc7K5dMGLZyBTSp5Cg0wMnL7umXwT6GtFcwA
rWxwG64zqFprBCWBe8RUIizXJAARSRo0rxl7MADsZbZVY+RKd86v4TnXDLMMf+rF2mWk8c3BEu4m
klyaVh0x2Yx5XMjuhQrs1yKJQnDhxE8pkGBfeCBJbC24kIzwNVU50hZwO5mBBeaKpiPmSu0MACwl
o3yjV6j3+2ClDWdOe+TnkXKibUyLqKu3QcSvHKcltCfnevLq8vezokZ8Lrt5ggAV6nBjPERyGswj
SWNRIq6/0B0vTyUKhS/d/BX63NGBBkjt/WESQ9Y5KBJnIX4bPyOpUQ7GWBZjLyi93xo+JTf+T8fz
qngnzdydTjH0FM7b5xJpP0ZAPljVYq2roTy2qszedxHSp8zgS/Yw9tfpQ/XXCbD1TNuf9Far4IZ9
6F04RIViGjb1BCuH61zLG5bf0w8/O9Pqy7lHtT8+iNYnME06QIixTu3rq5buk674ilSykbn0CmBR
cfDtWo0AdUFjAFe6ybfPoRpHREl6VF7em/dTDvjc3X9dKdBkAP5QAk0xhSRmYEHWyio2Z05PLM4P
RrD5uN2DlZlIPsiErXMVc8Vhtsiwsod7l5sZ4SdouvwiLrCanquY+v39WX1zBSSlEMDawJvW9xgN
WHhIyOi0o6Rneh9OQveMULvMbVly3cw7GuJTB8OSPj/2SSW73PD93JJC4+RmgH2Q+CVdp25opOGX
BQXcDxITpVY5FDA/JtK2V4ltR1wFmKiI22RGNVhBRymiDAob7CfrBaypoex/NDqkbHsQAh4c2tyV
Pwk4+s8uGAD4ti6N8uzubjR9wuzeoLtAs5NilsN55erWl44EeDWWEAcB5+JnxGoiQ+RabuNWwMyR
8aXJ7B74ZGQmb6tj99NmzFLv+imb5v8O14TNsPymv5BcOKBhS7WkaJew1v4xZRBa04rY44gKD4t/
8i9t2I5iKlv6cyj6rvqLpepJsUxZZeSnaXdb1NaoOjvt/BpGEa5zmlX00WEgJsoUDb+QVn8Lan2O
4trsButqx7BoGJTHrkfevXdXJY4LCS9FAwuaBTNjvAWDBTU0+kf8oEFdMdmBfxI/gMjlgzbaXfLw
WDdPBduVCN2dmJIMluh+WDzkJYbqV5KRvhzu1ZJZz54JME2xXtZZEh9HdBN1Bz9L66gwFGT6NzXl
YwDMZ+NP0FZ4wora7ag0DHHti4JzoP2CFT8gDzeYzOCndITMynA2MWRDXL4wfLSMyNrnQ1e3LoHM
Y4XorHqarEzTcvqeUYIlsFR+foKqi0EL4Ny5nRDRmFfgCvppfS0yGP/YJKlCEiOcqi4E5gARYlNZ
QC0kE6lnGRg+3p/OEvA8d5kwqMGKZeSgq7GL8fxbeS4hgZdN0ckP9bzT2+ynwUdvxPzIrEUoaVWA
Hu2B/edGHVB/aWpLZxcb+c/Iu8H2zj/mC1JL7VPdKKjkWgWBABwDyQ6fyzm11TbRBTUENo8CLzkN
A2JPV7kq79ftdIpBWggM8im6O3qRQkGQZVXWRAjtwwsfJQqKcKGZu2u8QwU6wnICLR57FqumDHKk
rv8xPH+r4tW2abiqF+/SQiz+Ra8vYDPIFHYTjpGts51Lm9nnrAC3FVcqsx1AfeqI1MVLemjigiyZ
asaxruqkSHSCGljg7X28oUA/w7q+xBZFl+ca6Dz9DoDb/OYT3kI/3Vh9coRDgv7LW+3td5lmblDn
UTWT4FXaGv+CGwsVzv3ISfaQ70OWwp5Ifklel6k30OP+Sstp2uG1m1Sk/kYpX4v/Q54u2aFE/Tln
yOaDIgxl0ajzYaXro18nV+SFCEjqE4HZh7kY1+Q7KKK6TshFfcHlblMDTOTyPqA00KMrx+mKbW/L
G7z4ZPsSq3gyH6tRUDh6aCRcUP0hUR45x5nXf51ESi94dAclUQmrdDO1/7VdyCgYW+eP3k0Ymhz2
bNgk2o6ACDoeUuedUQfs+3XWN5s8r1iHsCAwRFUF75BVr/rjfBlCfHQNzWGO32mWa8A1U0KqE6BL
eDHIfgqfzQJ+1QGYSteMjd/o6fR5d/d0AYZNmY5deu36a7nq7M3JyHNX6d2xgrC7qXaIktAc1aS4
g+mkSS7W8ex6HxGsN7biHfFbpU490dh2FwX7hhj0gsDzIbwEwgOKeXeAMZM+asKFefVaTalTRtDV
wvdyAEDONF0f2aK5qa2SiZANbWJfQ/UfgP0e9PIvdv4r6ZJEGD7sSJ1jOhRdHhTMN/y5E1M09Y30
+zU7z385aFAAhqYoQ2aAPLhiiolchbq8pkRJICb4cMLmK9agSLiRslwkSdpB4fUkEEHS5TLhBvln
A7Z4FDfLseg9xKvwYF4t7ulGUhB9131JFZlfnqvWJ2d7P68cgF1B5ybH1qz+EB6Qdz2hTUN30w2R
1IYyqqIlKOMFpAmQLLjYhTaBrY6e5WYyDClcY7pPXCLy430HS0+3KARUt4b58ffT3TjfVPOpgid5
mpaI0twSG5a/SVArtf61JwT2ZtmFon1/a5ov75KrARFJkptvzTrhuaWhdAXoFdpD7ZRcLKTztq7y
nESuDvD5Yk7nwxscZoVow+EGVcV90C6vYOSX9RVY8918Zvll0qiVyewrAeiPI+KgjvlFEEnslMB3
30sR3u3ucxcgC/jrqyMj8A4GyTU0n4h2f3ZdWIGZbmnFkls1Y25XqM73n5B3+MdkbzKEdTgfNbUT
Ww6UN9z+aftNIHg9EucDw16naWiN87iXF3Peb+39OinVDOz9IllAWns+vcTtZAZayq9vYeuW19CC
enSu3caSMVF/ZbSEo6rEywbtkGdcWVJ5LgwWkXCqM9AuBMBH0Xr+Z2SU/xWlxFQKxxDaiLGpmgdW
jFI5RRx4IYP/u8h/buo1+oYFFFmuaECzXp9LNW+pUacxPrUsR4gBuVggwsRuO1eHP2cL+quxARKX
qU/fyPlj7HI7TtBGxp/l/fmh0lA+AKtnGnIz/2o5O6gG6tMu+s/HMah0HMgxWrZOX42K7E9V1ewc
3lj1PBE76zefz0IBms2SV1h58mxvK1aFXcIOnhxZq50XyrBuT2coeZm+ym9QPxDOHzXRBWgDVv1R
+TBRk5FDswOS/Cz3Z6ho2rFoxRe5TnZjR3zDxOZpBI0BiJqtJCmO5xyPGFcDeCHrj1ZedYeNujtF
VJ4qlOxG3nkOrNfamek++AaR9MV26S2x73N0puyzbryVVNyyNlp39qrqo27C6xUK/8b3mqtpRbJN
8p8ugnR866WzKRPg5ekOiPwwk/PV+gyqf2aYW5c8LjgWrV/mfpDHiVtwsNM/WrAX1MpE1OeNzyt9
xAUYkyMjLCXZZ+8AYBVF5K0Ois1y5ivquca3AoxlrYOi9McUO5b8xEYJpqPcuCXvOwFIgV5/gOb5
ZeRMSvTkeLYLOsRsBGnkjNevGllFlfbl5PW8xhteOdB20DTm4IYYtIwO7jIM5PW+vagZxsWby1KG
XgG5Hwg/6CHL34DKSDnQhmKms+kIPCuHgz/fWYTQBPrjXCiIM/ATLhO5xcRq3L5jUQdFDtgow/Lp
nmDmA+/kwlR2Z+q3aHom/07KaVUEt6M+db7MJdHqzgz8duu/Pr2vyRuE8UFqoZBf/FPLsFN6EyWt
GzSNgdZ86yDBas9sOANmLoj0hpAD1Mrarfuz7EAwKohU7K9Mncttcvjr6UQiZReoeh3so7A1BY9I
yAKZtt3LGbdYcNbDrYuO7JdU/sPm9P+C8X1wUZtb1E+rTRb3behgUyg5ekESYuyb7eaSOOHZBVlZ
FlTYrsgLl/Cmq7EiRVgZDg7017WZg0jaB8tFeNAoaXrRkYe1+ZI13C2538QzdLlnIctCF9EW4Ma3
SKFzIz2MJ/U8WNYRLo//nreUDrq4qJQRrxOSAhN/anQ4KRtj/nP/pvBrZR9CFFpcLHOoanHn4LpV
mBDzxHvDsuEN3oQdkQyG6UU45XeSYVeiA4nMXkwXST2PNKXr5cN+OoNDW+DrD7OL1xJGJCFuRi+9
QgZeIkQfgv/FjafD16ODUloQTI5OrGol3nguTEIkxIv8Z0yw+mb6qU+rHWhgoSVZCAGwR2/ycMVa
KbzAuXTRymBAjY1CRnvAqfXOFy1e4FeWZM0oWV0E4zlHSxHlc3o8ymEF1YHJtwmajUfvXFFjpFI+
G8CrNWe3EmZEu6i2Zhz0l905SP0k/dCpSq4CRzlUKE6aniAhrHId4EgKSEA6dwOvZxeoLVcyU4C1
t9Qpobot5MQnIReg7urpZz2B181ijG4zY5USdMPglFDMApfMvPQehuVYnyAq55+6/kPUkTDm6vs9
Be/Tf88INfg65Z3t+4DbWxaeiRrT/IK9Uj5+tlkF9XO6TQTWwFlErt5OHzA0EtZy8D7h27ZrFkNq
pKwiBT7bqb/P87OR4ba8Csv+07azDchVj0sUtva/IHHB4do3uYqtvXLSmGE4qVhoA4RvPAwL2FJd
f8V+L5duDq9JQNjMgYKbsdcEEtXCgNmo3IJpi86hTK06sozevrgAc5Jx3/AN4rcCeDzZwuCQffA3
dSFitydDDka/YpVTX6qgg/a49+/SoeJAa6qjR+sqCAF8IqXNBfGDKMB7uivsfD+oq19a8NnkRbnQ
F8z/vpwy6FFKd7q1P21VrDH6hl6gvt57IL9F13gHPh8tsnKQGn9WJwp506yuVznCPng5xiyKpYD5
owzixax0rT6IfODlAMzO00AdZgtKA3+Z+ag7zTomhT+BlCVsog9K3N3G7jW9IuCB/jfoHr3OMS4W
bz19h09VEcSPu0eTUI2m5K3oO7PxiVTXTplCJMZTYftB7a/rKIe/wscZwBgin3ryA5DDCpNKQkew
b68vvxOhlua9tV/6V/6EvOvtqRxmam0tTSIiGbU8Qmxp/RVSNh2hqfLLFSee/jUg9PVA3Myx7gAu
XOnMdppTM7VxYp3fjc3UduxLhPKcosOEaizxL450cHKMbz1pyE+6EP4y56HTBIn0AbXdx/ihQV6a
Jq22pfGFxqlvecaMWc0tXR7316dVMfPcKfg/qORw/Mn9VloaBE7YfkgsGQQ/nuo+uj+/5TBnplzt
YIeEW2jrMfDpl6XWJ8+FWKMSv1tX+J3EBK7+oaymEGMbXjGMhgW/0Imwo0H3LP3GiRK2aOYrR54d
zlz9rjwUajEglDyiykyzAgnnTiprhEdVRTr2BiC0/G4zWjhctFJW6qxy7oFZAn+kXsn+QoHD64Gb
mFHZEIDv2iRqzLpBrEzHkkQj36HOST/5gsUeUODpVuya43psFpJ973P1oCOM9XeViJ9Z3TVKLM44
r4SGkJgc+wu10vJmXxtMOeaUaPFbIrZkFgmhvK9ApvgYsBzkNUt4OVe4A8sFrzRn23KmApO14oKG
rRCRJ9tJ/JbFOYdHYs7Ojn0PteTcPQY8+xJCm5TK1QuGNys2Eann9UEs2wRF+Bo4pAqxqUti6rWg
ft2mvk8uI29H+jQS+KRp4eRSX+41CUV4W4JTv5OrzkC0ixpGhB3pQ20/Xj31pop3KnLqdaagl6ZS
YB7a3nrJiFj5gqMo09nI/DRMD8A1J68mtvDR/AdzkyfCqrPPMMlNA0tKBBRdBeTZpKWdBOSDWfVJ
DjYtxj9od8TOA7HnuojGI/8hvgrC7FFI4BYEKNKEJZbzhLQ+xF1aql44rEhBdZmOPQusqMgb/3QF
NGxRcXSmPtRja5XeUmMnB+MmtBTi0vfHHExMivkMqIZGTNM9nnIXS3K5UJ1tG/bCokH9vTN9j7NN
Wu23cidBTUf86RH4VJPPq8ATmP8Tqhl5249I7WfKw3xjWs1EgSmcvBhGrkO6lhZMpHTcLebC+18e
j/OUCjoPcejclacWb7AMp3aEDDqjSbSHnSwbk2vlqx5ne6APStZVdeHl4RcEEG4z07qFzx+W25gX
YyMvNa5rqLVurqKWtPpo+iGDS97uSCdxitKHecgGWDeJg+w3jief1FSpcYl7qzU6zFbBK7PWFxR7
a14zWxiXT0NuURYYJN11arXlGMOsj/UMG+8SUiTocpi7rsi9S1eoa2KXdcB5z4SxcLRE+xjRAWDY
YeDldeNZbHppq0A34KmjQ+lJKZAR0WqnFSPvB97tPGZXYv1Frvwwba9/hasQvK4DmmxQM3ggeTHk
W66ndTFRjktrWN+e4sQgHeYgDBy4H5pAUsBs2pDO/9d9HrPxUuGGG4ozPgl9f3TChSEvQiwQT/xK
+YERu2/4T4Mkh2sJaRj1qSZpZnAmbfip7DTcfFrTDRXVMvPDqo6Oyz5W5TqJwGjCPLSrzcGnTZr3
M5Ef8mb0MGxFJ2okPf4JpMeO3ZqF24nT3FrlAOfaF7I+TMS5mmgVJ0+L7rVlFyuXS/eS/bUl3Op1
uJraJXKkoDEVsdvVmtUwDGsP1RsyAF2Q+U84jPTv0fa9Ee/bsAl970OzAHSMUakQsPY/kQqv9CHy
fLVD/Z0wrq4dCFezAstMlhrSUXZXgKnPzjt0kjcfIZosCPAQsce1HIM8inHgBYTjd59Yxge04+D4
GuUu5SA3DSfHZS5uHAEJhILvmTuzh0XrCVuySXMUcKcZLvmjhJWuu0xfMC89qXN/R9EjN1htMytY
i5VCGY2lgLAdfo2fB0KDQuOuMjsk6VrTNowsgUZNIYL+NmUHx9lbMa1YUBb+4MA1On4vEjTZuilN
FCdQbRMEUDluSqUc9jDnGUqNtWdKuceL3ADnUxgynQNNw1cxZveghzA32tM3P92QieIZpfkN4f/J
xcUxTRG2y0IiBxN1acE9+oNXEzTFN/vs8TqdJkIj0/L7rALhFUzMmUyTLxdQqGXdIKJKYV07BH9v
b3fbqkaCmAMB/BafchRY8imgxyRRknPqPfbq3Bbu/Crlc+xHNLh2nl+3CXBApTy7i4ZzVw41i9h5
t77Q8FD6YbIHXy5Q3eK5VX6o7VcGs1pyn20E4CaiwCDksgRcb9Cx0xN/00f7qPjyW6IT+bkQ2BUd
fUG+chjlTIJBY6SsmClVE5y/PXzhC97kLMkxPx0Mf/MTnTZpVvWB1hnFBQzhGATPRtwvzdhrtJFU
r/kAAdU4CyWGYG6Tro4nroSXXLrGE4rFLyOQ3foiwuD4pMPi/G4H9wabrYGOEGNwzsgi++pMV47z
FavQWlqZqyRtjSuasyVYfQYfM5B2UkRu0VCW/7n+zhyxUCKfiy9X9Wj1vf4ZwJt+EbZO5yL07YFz
Iv8FTbSh8PeK5j1wTz52FMut4SZdkep9l4Oo48uDF/57ok9YpoK4FrR34cUxR9m2xvso2I3yDUql
Yd+iX4uOOhb2GWJfc0+cTJxRjFT7YF69AhgbTtfkBnp5FPbFxgadNO+9dlLeZTeB7KJd6Vec6pn0
ATnTHEYiadGkZgAXPKD2NLwTujfe03a1C+fZP8JV7Uhjl7/BxPE9PIOWBr+zNpjXrWMG6g+2BUMr
a/rGo3Xh2mu/vIyHYGV79tiTcO8QIStsDbNFJDuK2l+fhBqc81muqafXLTBtQmu4TEoUjg+/1hJn
SVAWWW1ukkmbI+8CFuu0ztuqXPeajEiTX0zIIO3qf8DFOGSXP++RHuGspSo6pMFzENWqZShjGccK
+hs8OVzgQ8+GVqs7LYY/W2la5Pe78c9BTCSZ7dGsCH7qFGrM+Nk9I/5nTj0j1LRVMgy1SkCHTqFX
2mInE3TML/2LV5LIsW3i7W2aZKkLyY27BI8a4BNg/btHbDZJPcIgdWu1eVd9o5rwdLV1w7Kqak0v
XDzo+Fuzb/13+KVDtEeu8/92ePGRLxSqWOe+i7LR/0VsP+BwRPQDBb08Og8MPaQOTdLlH2OqQAA2
neHV0yPoXtq1x9Z7/K1GKVJ6g2L6VHb2x52DHFB40s/ocYva/3VOemABTdBnNfOYhtr5p4GBgtT+
VHCq16bBdPy3Gt2OXETe34cDNQKoaQ8hKriDWlwsOf7X59nG8d3z5ZpeMZF+BWZn+g7syiFje0bh
ScuwK63pCRirNSLs5SrNQkzjLvhozc3kgU3s4dVQifiwWNW/qFXXu6qmt4TBF8zm+BmdNyaZLrEs
tm1e1OOJyB7IxwOkqm12hyeGUuk2kfQuxZDRRcp8ave2i3Fl2Wv0cRkXMZxqOVZvM1lIBJXZWiCt
DI6p4AGmyFozGYY2ARw4p+i3uzyMTdRkpT/Y5+rE6PD0dTGh/Qxxi8Yjm4gyjN2qWz4Xk2g5TvbM
WAY15Ncwf3Pp577yElol6E7Ta0W1Qyp+WN58vf4LP4HfBfQxrInpQ+k5Lcp+JauKiLy0LTvywFZg
axNfTCGP4SqnM0oMpVOfnvbplgqkVS229T9Gmicdc0uXvRV3wEA/JDtORHq6MHzhEAf+m7MdDitm
pTTiaE1/TLe0Oz0AomJB0m2NAi4OWrSEkyaAzAvt/RLRR/YFmiiOESObX/OSlrwtMJbQtio4N9Qy
i8ZWK58mtrg7ToCNkind/fL+PQ8tr9tqeuESoPXdzb9BjTEPk2syQ6Ktopruk2UVpFtwhiaV2/kE
ZeculGtiIuxcaMv7qUek7N/QBivDAVMmvUL5uKYySLvC6Nxpz+FSgHR5OrBfeoJBjXwlVGozxjfC
gihXFHlRj8iR/uq8xkxG2sLQuSkAcgs9NiwhPsfVo3cCBAxCUYeyb9qbmDJ+D9ilNMriQw/ND4Sd
H8pr9oztthrVI4NW4FcBszTDuo76IiT0usTyeidWGvhC4EIqQiXjvia7DLkpcP7SowCgZi3IF4Uh
C5rhXiq3AIoDiz1VT5w1gLNGfV9MYNYIHfmXjlgPOXT7DcpVqhswoRgPW8cfaQ9/MXbl+3SZenDy
0kdLlCTpecneUrCt4XKPUUpUKhVn5iKnlS2FiyhCt7SEExVxCQ+NXXuBeDz27CfJ0ogL7OwBwrvH
jurZDrCODednrlTl8JgeoWMaEYK8qVPINnfD20F0bSN/oWezTpI03QMUlwV7gWq+5Wzi7M5D/0PY
YE78GN/sEJ2jT55FQgTJJ5nYryq0Wp+5OwsHNt9U84Ecqn+nrsn54LF5NiV4rDJ+SlnBSspRQs0u
twT/1wt2rj9v2C4nWWh2uv7wjfmxjAmX0IMscjbnrU+qQCnrlAVau8MXm5ROzR7IlOU4Z5MkPl3m
WdyBqrQ7gKbLbysWh4QePmggYKfBTXq6cLBPvGIlU+OQ3Gx5APJrzQHv4IZmLTM71+IHeu/WMo/g
A2xg/aIwVzj0OZW6BlAvJX8SaH4mzb5KxsCVVOzk8F0W/cjpqhnvkdWDRR74Nm7zsl+yfNZDpEjj
I2fhI37KxxVET+rh23Dh1npQfZ0dyZ3vHScRsyN0vX15h/GgkHKnBj7UKMvrJMfP4yOsOiWPzNVW
tvDr3crtZTv9/h4SjChvrKbGk2RrZhlFcRuTnPQ9WrQwv6MTI0rgQaSMqRcV+dIUcq+QqefAAdsG
NjXUVlD2eFxg9dPNafXF+RVXCMhLTgP1ee+MtBGRtFZ3wU58A9GoCFROGtwgnujHSAux5VUz/Zs0
ukGGg2O7rPO+mX+LPfg/YwvVDKYFzBTqwrP9F68YFZG3PsEWkCyZvbR84+rDHj12W1Lv+OPQZx5e
P3mCmtiezE7BuI4rYVzIoTxL+L1fcO7kC91WZB1gyLLO5F028Vz/HNoSoC4ZUafjlgXrcDmf3Xou
lQxVg6gCuzpoQ7kCwMuOWG3FrVpucS9qpnKOFmJTPVigI4sZWoV4nVEUQGQmtqfMiruaRUvcOgK4
waUxyQb9FjZOX0FqFcoCBo3LPFLWVeZtb+LCy0EBlWPULw5JE+w9+8OIRcipgTuawgmxjsQr85Nq
kSVgV3N5yuKMbujAWj2pc53PexAl0tULpGSQ1p3LcFN6kaHvSNprSEYtTcjtpOz1qyhdzs1s/pJv
Osfj/edsopgdVE5TSRg/NLL1KrXUMsJ6HOozm+yTFV1Zy3KhG/2o9nOm3s+zJl/dn0P1k6aBXz6N
XSfzRKblXktmwR5N8E5kQvCPGM7aPWaOJGc6jy7RH/aFLBMhWHtdvDOD3FAyepI9gJJ02/p/mvIh
FwTjHohLXpQLqZEyYP1QgWB6mq+HGEuI9XV83Eu618xIp20DcmPIk8DMDDrb4zkd7axcrotVXWr3
q80n7oaieyEmSGnxz8nnaS/mKs96ja52Qner6qgtjhLJfwHU8ZezGos2ORWi/SjtC3daT/prN9s8
PtIDPn15bOYryD7ZMdW5e3LCXgEHmjTl1XcrXZHqUiC46ZnlcZzXHYEnnYcg9b1T31/ywVUSO8ae
rNeUxEThBVMw3dQ4/m3pkvTHRVVbrcB9ttS/3pVZHdSaoHtiBhctK3md0aKqWfXunTArd4SoE06O
KsVBq57DjPi3PxQzGNpVSDgyOKTyXl696zOdOYKr+j3bfjgGcVIsyaGkrLP5K2+IGZn4gCCq3EWU
oSBofsbd2Je1EqFd4jet3RDq8R9l7IM1p1y/0m1+z/KiNJV93zXayQHeo2qP3fbZlz8h25QNV1jr
SpPXRObz1bm/jZMAqUxiihGKK0py/HKG7c9NjMa074jnvpTUFsKKq0s3ZP6hAKknrEh8D3kDKMwx
puHTBW0up16sFLDrFncokPLD58/etzk2dz26K6A6rnesjT5P8p9VkIsC8COXmTbAVcBirisqYoTA
HGAYI9cNPB5jKDRvldl35n9ydFoAcKRkWJzJ8sLpeg7P/ABp170egfPHfsS5HudDrgci9IMtEePX
ocw+ps5Q3piaqfqHyqbar2oDLtiV4WIqKreNll7FE/PcDfWrExloNg1HMmmwjqzI7N3BnkqmIAko
OK/tIR9WdIaneyBkkiCfHtQIev8X3kHJxiLcYlZ3SzEeQTfNNKLYfMORZlVXyILMxhmCGLGVnHiF
2PtVvToZqvl7aLGt6Y8blwx3huIOtI0tCgnaYm/q6/GWetax/V/dWwIl6PGvy5fZhuOaVJ/NyB4N
+SbEyUv4PxXvmCv6crezAhauRqR2ZO2Z9dTO8FoYgrwIyOXFcInLYwH5ro/iUym3rWJD4pdUKM+Q
D98OgZHENahbVGt1IfyNo5QhzTSJ5+V5HyawCm1DwTUt7IL6pV3F1EBLa4k2rX8QoL5RiE8dwUJ/
b76HjJ3sLVi7folptUh3zaWvUx6QQjY1194p0Nl6JNU3R4pnSRC9OZ6ihMvWNuD8zooPGk/zGVSZ
FWR0bvK9nYcGyKFDOGasiEm9UkpMhurQu8q7NgEgtZByPomEZwiOwNH3sxozhmtBRAfqYzhmDzzo
+SyCfnpmvZYqg83oSLNZzEaPi3//n48Y16G7iv6zudHR+nlmDd+dmQu1MuFjxNyc60174zfEvXed
2gG9DALaLHGrMCtUoowjqGpqo1U5n8LcXxIwqUTfNMJGOHrJfURuNNcAkFY5fxRTTWX4WVSuhZk8
y+LgUyn72MowPFmrXL6fVLNltf/LcwpatBw517QKp6ggx0U3xbtGIRXC2hajrzF15bZVbPCDTX4d
vlVWomtA8oyZjJ3Jvrv5nxvUxAhU4RQv4WC0MoU4F3++zDL+ODB36TYlxrz3Tm1dbiwZuJ5b1MIw
cEticcf+2ersr20z0vmRYPAZ1Od9ahbYsDNI3vA3zBhfGFRQbLn9kzufWir4rlYNKLaLNS9X7/nq
dajxVacadpd12pwq1QeQ1GTDV/HreD4/Z6b/SgCESnyEAK/6hjHot+jjmEzJ8Ayqyqa7/6qJfYO0
2W4GK70oQz0BcltnBAT8UjpRIB3jKFZOMeqU+Se5ehDree/ix2YL8hHaEU0P/TIxzP/ZZIFWcQlJ
sKKQeiJEMbs+V4bJC+XLMBBBZ/yLKZzcGaANwInOS61CwtXJdPNV4AYNx8DuOTquf5NRfqFmK9j/
6McslVB3cejRTOFIOnM8Bm5BEYeai72JyIok/AS/inx+nHQDTtFwmxfQfybwYMenfbNj5Gq4bwiD
9TqWCHnZXqOy/U2VWeWHYJXJX12APz0Zjr5VU0u/B5KNrId4i7G5uruamcg3MEWRd2ugSLrSaBsL
Z8oQtDjsame8xHRSa/mW+hkk1n2ukUvb8hbbw3uiYW4nqxP9UdHEa6eH4y4J4+IGY63JEN23pcoa
P7bK1iy4KBD2AoJkGiQKmiEtshE0inXWpadCXByOo33/YSnTyw9hdNyCS05TvvFIiGC+fvywEGCA
ZX8ZD7uALAaPUNq086lo7tmryhNLLfumwvd9qDH2CRr0n5jz8XHk0pdvgjjCmTiq0jWWHIRn84Qe
CCIeD6X82X3LiirTnW76Arn/psYHAda4L9u74W1GtaI99rybtVTXCH5Y7qbgaVblgns2DanVS025
vpMJ1MFjcsHg4Urj55ydWF9m3C7A1Oy3xJzfXiRah1dNgT+VBk/UH8AVgyZagbknj4pbb4aoiLyD
SrjzSaPT8u72MCyOk+65/bMPXPvjmWCpv7/zPAhNe/UxsCzJHYqJOw1iuzjMnyt9dafRTsLlz6KF
VIns2/esWiLie060thI0HaObsOAQXvJszBrbg3jOkT246yB7nG7PW2TL6VvMiGZr5z9c2Qe7bDcC
Hgm4wXf8ZkmKHe2F3toF6R1qJL2m8+ZwBSNHX4JL2OPviJIu6nEFblLpYUL/HQLrGG/e5bG/j1jM
/ikHI1We5hYJAR4OFR+vN0jtPE7aA6VC1y21HgvNZiJscrIdN8eWSviIg/EAqTuu+IwUV0vCgAth
GrM9SfaiQErk39U1Dr7Q6lNSiSbQTOZYFjEfhA7LEYcVEofTNHrbJtosvVZlEgLVII4AH1lHqr1x
jXkXo4NSpMuzGcId+SB/CKkh78RShy+nHAyHnBJ+R6KKr0v1rFEXnXCDpWykdcae+F5EUDkwAHIk
EJ4r9R0hF09KCmwFWcXCYiesmT/UfviCWspqj6cYKcc93MSCZHeubGEqJUGfm9sXVbFQ9ziybtON
BMFyXyzQKZIcMWK6UaDa06gZB00PDcRXSfa8KrYGCJAogFjxYyeT6xAr7gseJuu7U2ZxN0g6qxyJ
tx50sNcdIg03Kcukh2hqkA7G58bS9MfFVEpaMjyPXA6HYcC0OIP9qi/drYmyD2x/AIUz+VhmNyN7
vFmakMq7g4sl0BcPkoCyZE8oKtXslCfIN09QuR3UAllgNeqV24gCRY7SBDB+Iyykqj+ENWA545FW
w9/Mi/+SYux8hA3/Ksr3+EmbztRva76Ggv5rL/6O41KdC+UCceOcmSPeSeyTQ+pDJwOcmJaiyi61
MBw5rqiqdFM69v6TruSMZS1fadrM5piMCjrqUa1mVHfObdnLxTQFb938T3nm8qcVcDsLALBa5xZE
vmUdJ+iNe9m+qUyiSNwxyTlq5yw9giLSxCF0HqX/Zcf7q1LFWJaOLZpvGm70hjHfXt6T7xxESIx8
JonZRKI/89fhngKoM7F14FkSCVMzvDiEoWuts9SFJpr856Kcw1LcxxXOvp2MaZJkxwcF4f2NARcl
+iP/k5AuuKnANwvbz9bh4h+pUj/9Gz/tpDWYMMGQmv5xswMIUsSZ5Cy1tLfZL6w5l/mxnbGEsUIi
DqPb8ys4Nbi/NhlrdzjDdBM8kcM+mblQd3podKNMPa3AyOw60o2/hjdWm8kW7N5wKkfO3jHlVkJ6
3t5/jUHZSIByvdr/DTQyMrrsB0wxCDKIpq9EjgSW+QT9NYKAmvmMFeLXKV/G4dYUJ9VlqUvvYXu9
wEPFrc+/X1aP5v1U84q0LXDQSvsS/hS/NQ5g2VzH0z/qqjcRHRyqXgEyrpCFW0nvFQIba8x/sSWW
2foKp/fZS6MlAsjl8pOS8ltWJD+Bu4DczCccrLmUecoP5xspYAoTHT0JJWJ50rJfMitrpUvMMSKv
nye5/j2piqRSuXnC25tv+jOg3aKIn+9p5t5/H5bKJp94Iie98GCfNSg6qyoRehbux87sMQuE1OOt
zwoIUbmTY28/rCI2QDhK09+oS5565XMsBWvkEi3WSc8uVQ/X8iNPMQd3kU6i0xG8htk5wGszMH9I
a98XmM/seMuR0wruTds9CcAABWez8oP/6DoltUeHw/c7SioavO7wbHk5LoxfjyS24RcS6wRuNFii
ucITEzHXj+xNhG0yuRcQDM8YCHcGlIC5PgU/60lqNd6W/oEEP1H4dBsZ216Vio8zd1v1fb+Y/tC5
OF0VBq+RVncCFVtb3BRx/s1Evb+ZqnJ7P/HD3NUDdTmhBNTmfKgBg0OoCzm3R7QLFZscLUzGHgJM
3XBtQxnMmS91D/oD19ozqeWNP32yBoFHEnwX3zcxc7OmKuXxIb3fnuAJ2kCSBK1h+W8DJ+04Pg7t
dOY17TZZxQz392LUyUpM8+EVtkCmVApolVV93Hb0fREpCB6oXyrUMTKugUTRXDHBGjQko12H3ig/
tU6alNdUgNt6CTxeRF4QDqqB2xkyZrx0UfLoUgNEhFrMsQ89/bSlmrjHLTG22nn9pxBZ/So7iV7B
6JutCxKHN5zQHPBIisLaaV2i6XrJdHWiMBcgs43wvJn5QziJdshxlgoZXbU3ON1n6mn2jBOXOSR6
GqiLTApczaj4Je3VD3/rNi0JIQ/QicNRWDRwC00fCNsYjNBNt0x9dMwQ1Qw5bZ25Xtn3ln7Koodx
B+V1245rxrl70Dv9bD/863FPWtFF6EV+gXPuiKcdPjbqBeoRpferIfs+VUJAZBJqbe63ZEh88tIm
QnzkyRelWJ77y3MzS4PLHsDH1OZdnCZPxGQJEfjuHq8/azN+tdIQGr3VMwu6qOiouLKXaoriKg4r
U5a7Fl/LQsPt5ll3bmi/xLqDOS+Lx+PA7owYElbyzdklxqUso1e/OxbTRZLlfucw+DKYV6Jw7lr7
X9DLwjQ262FZBH8a1DFxXmYxTYMUzw2q0zUm6r86fcxNH28NUZRRZTEQOoWn1RO4bGHSKijPR/DN
WFjAYIEp/3ONzJaA1fXHt/NZEzzk/i61Qs/1WTMGp4nejBPWPIveiVS27Qg9OkWnf6VPcKbauAH1
vTREDK5/6W9DB+zk9YA23UaBaN2xyfb+ckAt6nWg9oxEV4tM7nXGkPOMXW5QpzXKfn8b+jaGF/mH
N6Qrt9TxmtSufD7WAQRSADZfJB/mxldwOmyhMI0SxSKCVOQAHp06Qr5rj+bkWLp7cMR/WsTzOdfU
p8eom/emEbscE6GBcRTyt2TrucQClrIq03vbjRvpw1Ye6YlHRElepuECidYV4wAlzy8uFumb4Gy3
AjL3jvWZpwUNffz65X2IJunCrMFuUqynQDbpSzx68tELV8IgZYr53pOCgJKshtQcenjOusLztiPs
zO7lin+UsRt4y5JQPPMijfDLa7ujDoDGaTsmhMOlJIFKuDeaB/UujWnsZKn3i13MFpRpT8Sj6SrQ
Z4aSv7rfjU8bqrPYC4rTfQzRbHBaIGGgIL7ZQRQuj2R9NOje0oVSq0Y56eNBWrceN/NKEw2Ntd5r
MBgKnJQXtFjm4owKr2pnTdFxrbYvpkZ5Z4V8o1bjhh1scz8JJE9ssYlweH7uJMO10zK2MPGbZGkB
l4PYKlBrUIIMTt4IJFbF0V96SbOocetciu3w3THhDNg/9wF1iRASKqmseCZYyFPu3Frpw54110yX
GvWBzsqEmlmjCcuk06uPexleNM4AHkkfP/yrD6p9TXwkMbXAMMBSZHonDrfA51uBJEnA08mSZ3aC
gIGdQ2vcCgUajFlRJw/BSTCC1+tFfMqGuAYZSq76aYijUbQin6yFi12rOHLOSzYoWsa9+sK6hM1L
uFoIfop2alIlsc/J/ga9zKqyIN3LNkc/28m/EfulJaawovwJ0PwlMv3JP+JCwQag6rvjMSw0u0vd
JzWeoNKbcjlynP+ypi/zre6pTr1xahJkxI20mZJ/N89W565aGg5KriRotNTRqGqwyqZaZeE4c0yB
2b72stggQTd0ZnKjZmsxGzTnqQnQ9QvgK6OwqnYlocojoPUTaD9rYcP/20C7WKcOkerVBYDwP+n6
G9ZtMzmDUIvJ+DbttIuHGmjb+0ICxK1B0L1AINrL5Gvg8xlDacc0+Ny49Puj5vnEECdu2zjn8j1o
JlsaiAxTxwVxM9BbM3QmpAVTVcMv3lTNuwfTUhm8VfYuJXGygQ+F5mscdmWImCusoY2aZZVQ8yOt
SWZ+Q23KwlS0BznkAGA6SdEuMEg4ZGt5ymmnb6axNN3JNvEncLTRbawMsxQTEPQkbcKFF/b8JaIh
4/LyizFWWmmgrEGIpA4BHyvpfR88bqg6Sxx/4S/oWPVUTv20qwGOkC2AvuvOO1n7MjT3D6EHj6Fp
DV5UB66DFf8a3wmU/QLbXWnc+8Lye9SDPJ4moUTpmtbLe+udeQufg1Gqxt2ymMSO4yZtfzrtLa/C
h36IxRTv2yRRJO2HMDapQ2xFrU07yIdr5IrK549aANlSJNVb9HxzpspVMnBzpTn5PW7Hn9Zs3sQw
XMUqsIeJHwN7yaKVVgxDQrUBF+esYRmNsQdeCbPyRYWRrtybVmSOFcnWlGljJ1IVoTM2dxnQf/xm
d1dhcddyC8S81eg9iYhsAmDvcw9UoZLMv0rK6CjwYXNgcPtCfEi727ks1ORAH/OcCG0O/5ZDCtsQ
gqWf0v3BapI85tu978MrbjBFhCqfoLQa010AEXi5jy6SeGkj0cU/SuRrDo62XU+z7kRbAyeH7sQO
rKQic1lp86Z5mru+U6YPe9MiV3eDT2C5ThRAscEMMnEUVhrxaskbpcP+TXvEkOYE1s4TgzB2gQ3P
xPQ7XM1z/4zP2gBvRI8ApQ2fB0lSpBrMvK1bJbMf6s5PetJKHDEGUf58g0o5mRCEp7DkGRhBEnEG
fZmVBAr/CwfiCYote5Iefl0Ew+Qfm2b16FGNR74QUh+QAseILNY73o2z3yxj23SkZIOSsHfXEC0w
n+5ecZXevvjyVtGjZN3Gu+bh2G+34TaLQGN585KBzgCNhUIVLpm/VBGK8c+oaJQNWzrwf93QN/Ne
8t4izmnd8tQ851DITR8STKvY2Hu6PaOTSRZdD60/woDs8siMnIp8dgVHSpTc+/ydC8h1wb7D90T3
HxmxtOIvzxIkHyyJeKlNi4r00V1Ax11v6eDfpXZIigl+qct0hlCTpHtZHM/10T5M7nSY250uG2q6
epeVj87bOL+GlGMcjpbUAui01BIxJoKMIyYPy1quL9LUIeKXL3mU073Q+UEklGnvReyv9GFUeAWu
EcO/uvrHR2VSkww8t8IG291+PhLJzWPNUaOnWisYRD8+xNlFp8xL1+we0bTkDBZ7Lky/xYjberhp
xfDLDOv6LBO/0uiVaQmUs3HbNgXSfLWWiToWa0EM+8sNxWVKDXEi9sn3JG7dZUaIni+W1j273qRT
Nnw8ADNC3RVlQOL61j2lfyGN+xKHOZDrQsNzrxXyQaGEjy0L32lLAJwIA/TyE36FpU929ZYwtCPy
pyDE4C61XYGdGsg3NOdlr2nuNWVlMRiIEYfDsiHwaCeWva9qnclwpSV17LX2cneIanAqvM/dNK8o
Qt2/K7ZRtDxCMP6THGm3acFoIij3T6zfC5uYS77eiHkucO+USQFUKwYM0ZTTE1J86GUR3w+4qcMo
Q2K8m5DKFsJ5gdad7xTkRdUASU/JiSX6ClV908ZWOxrMGMQ4JoPK2F+wOO2dIRvJkL0zsj7+YeX3
/KJSLYYGydnNZGxzWBsqAC7rASqo2zIGAgSGijKDTNQWnxyx9ljCEFFEE2VSmwpWcOEZ+HuNCGUM
mSPM8FoUclJmx2KR/eyIjMyc2rIoiYe6dmfGBFnsiEG4Lxp9x1uQjDgcoWZm4udgZOin6CSAVv3v
SKKKUxNXtRMqABPfOBJeo+ONcOBHw00BXtU55CHPma1dwhwd+NMPjIgjUQg20wEWyghrRQ432gUQ
gkJdxFI0no/BH/P9P78WMYNCmyEFK3QtRrmuJITdNVX4DKJC25F6Kej12Es70fNcAe4h4awxJ7fT
E5CYrdharKVX+KJXblV/iG4Aif5+gMCLmKz9Bho0KdcNZKljAifREW8OJItjPy/l1kXQr1fLO0ZT
3BCz4RPretgPPHPzeAD5bcGBg1eD+lAEl4qGqFssPOGY7gkS/eRQ2i/lVpRIZRnQFXFnSox/PrcP
9HXhSElpPOVB92nBc9vcQd0VGyccpGyYWD/+Wr3nmXd7pAOnnG7C7rczM7PFUioZjCEdt/sdDEgD
6y4KWCXEgD9cJ0s65dC1+LqzfnrfjuBQIEgwkZL4uJKDzwaT/uJmN2WbHo4rW3fwZ3ozR/7yPhMe
+uDLIW1ExA3uDZDhdJ4xP/AVRzeSObQH0Sn/MQ7mr7Zzqocgx1qG8RIhZDewlSo2uSDNeGhNicbb
iwmXy0jm2QG1ioaVUqt8MVymFmDHM+3tMNGuyD0jEDJkNOw/c9yHjQ2OeEaEx0UpdsRi7YZ7jsve
MgUhBSPlplhH5rtUe5tUV2bqIBNsFyTTueXXddAMAQFMqFFUdOrdo464KkyrNjxr2Y8zvj3n9D86
YVkALkwoofvOqBDjG0LkMCOpURsnAWiIxSDauSTC1eTlunovRFQGorb7+EiUlJ4UF0cGdML8pisU
sDjnG865gH+oMK+9pwmEHxAZQe1cba9nE93z05R4umZmbxRkhM4PQE2fq2d2T/QdaBKZIM08dhnR
4/fUvXIjPzmo7m98FSIfSWxWyBmk2oq3SBnM5T7Al3G+PeuFlYbndmxeB05RRfnZUNHSs0GfS4CO
mmq+TT20OZ24RmzYAQFZ45MkqkOwR0BmVC2d+y3htk1BOh+aCoOUUzWStsq4Zl1FK/Z3e793RyAm
pz4Ecady06RMtCxsXoU+woJb2vxHcUMHW+FZwwhRJ5bF2gjRAy5eCH4kWGKVELWh7WDSQ+Duggm0
csVWMa1jAPc+e7+7YjBfC9l2Jh4E65fOAV9gF2u4IE9QzHAymIH7rBCKqODYlwys4CErrr0/Lazf
ug71y55Ip4ciCEskyN3aAL6hd413JhxnFHtSZx/6QJjf4ThA2aksz+0xMP1QfaKoME2upOto1gvs
ntb070P2Q9+35OMoIgvF/g9a2ipiG33qSdmtBU+gzcYqgR/nnIdTt7f8pFv7/qOzrblDiaSlgpVQ
vs+U//R+ifXgt4z2eXfmUWACCh/8gF1HJJHtZMfVUF21jvzABCzXfDrS87YT7m7zf7e84qHPP4yf
Es8JEDO61nDHnoVOUt/3HRtsbKzDwrP/iWgBhXXswmMzgKL9vBChjNewHIRVnboYbFod5XJdlWeP
BcI6YjElsSDFzakpzlgAOkrmjypT7aWCIriY1pMDkk6cj+0Q3XW+VwBl+A+djLVa76b539bkGCeW
ALKEXmjt6RZAec7JKdME88HGX3UpWd3AZOHVxk2L2jyQHrPyQT4MHbABRJUqOAvZHmEv14LkOoVW
gwgFM+dWAcp0VoGhYzX8zjlZDefUUyBol9XdaY89qJ8gZDbeShk6+t/6VTbev4Zb3l3/Hjves1SS
EZvTWcuAfSUz9Xs1XiZAWWZUuo7kjfPC2vxRpxJqDBOdd4MkJDu3hW0W1iKnu4Pf85DicuWivxbN
4NRWNsZi7Ht0AFhf9SM3/Vug8gdL2F4kc5VCF4ZrdQsJ5N1LNUpA8f3y6V0T5PWOtt0+eadgUi5Y
truPSK/ubbzk/in+OEQnCkIimW7HyT0bU/8U/8Xl+EWHoTd2a9cSB8EuySS4gb9ZEp2qZ5bRJUwV
XzcjfCx2+zNJ65zTzMxUU4rN96FKsgrXltxXmcIovKZt9ehF+OOC8RTXvjp4YfXgylIhky7WvPIg
VphlZU45a68ftpJJv7YTAmaLv2pC5T6SQJXVqvW6dEOh5+Oy2TlWYFpBIIwMX/ng/GWs64EgWWXQ
SZAKXlKuAo5vH2lv/SnkzlSeJqqHtX7++66nJgSGbIx4mRUcFbe0FX4oj1nIJSBDRjHHMjs2Nb7F
0zPFUAAXgpCAXurPbxKlWh4fhE3Sw3VcDpsrn9+3b5xOUQeRhopzF+2Bsm+qrOrYUk1Ka6RSdfzq
U83/22flQixaq24TbyPgjkNqCMLvUW6L1cpmDwmc3OYbffYqvDdQMI5fHyNBMaqVuysuwFuhD9KO
3DgDfLUWaHy0/fV9PodX7ErCQeLRw+jjWlqTacRvrETKjSd7XAkb1zzvMUdaCaXM9sM8lGyGatJJ
yRbt9AacyLIrxBS6s52QEYeNwcqxgS2zWDACx8LrMlbC9Oc5Lrl64OSoU6/Sd4Tt4pN2APoyVjDj
gpapwdXtQWrM16pIovMzfaG6yOxXJJ9NnG2Ht0DviHOQqkFYO7mkfeldEVSCV1XyAN8Vdp0GpvtJ
ebtKf3xFmYPgv2n+IaLtgzhDe+PvcjoCEcZCw7jT4s8SW0ga0Ykd6rERwVwH+ASsa2b7iOJIN/C/
i6m586H2byh489HOCGJnEIDr+zUUF6eRuImV5LcGLdg5PIndKxTYSmI99byiv+Jrv9sZ0zsj71TG
i9v8AK4KFdcpAAZS4CrLD2TQXKFwJ8rQXl6CtsMeVtfE7FSG9mKLa6fzaU7GC4PMCYrMnOGTPG8N
tkPseOU1WCByMP4MzcKchvAhfEHx7klH2EF8AGqaEvjvRosf5y2ac1pAs4okUws0LlXMWfQiNMzM
4scou8/6a2VU05iNv8OIAkAXM5cOiOCQUBOj4p5fxEuti0KObXX2RzTdWLy+tBc0vTc5DjgaXvpw
ZWz55q6f5d45Mw0f4lavIb6WBfWTDNB5YsF+V+9rJYw/tBavkt71XIVwzw5S4qO6nnfrhOR0yeiw
508sctHt7mxIg+gh7NvGrOxRLMm/kKB24NJQp6TYi3/MYAAUr0q4wn6I6R2ydbcC8NwiN1thbNM+
trHJo4PNf0UUVbRJ9B+x5Iq3053noe4B8qyzG0pjjfiU7aOt8QU4Eu5XyoOPCBSvxjBedbqz9MKp
rQqN06JC6nraYzmhwVRWTDzSpfmBBFXnw4IFVPjV6ipo+YRXMLFiEpSkDzOm5XebMYgkqTvirxKh
HGeLTlw0Wth8JxxCVfZZylEhARpDpZH34SrKvSx+wEMVPwo+e6v8JmDXwO4bv6crnP9HtkH29xuU
Wv55wvW9rwrv8TcSU5sE+iiNsK0gy7F11IHlcNY/RiVf/8QJCGtN1P3xd1WQKxC40UAvjiZG53CE
EhK6M7WKByDaWOJlREUi+cl1eflrahIH66U8haeKc+WlRgJV4tATzvcKq1koa9zo6m9A7wyoatAv
INOLNP4/Nt7lW3zarjrhQtqVLqnIV9/SpsNU5ct2EDwBgJ4RdkjpZ9POnxR5mp4yJ3I6sjXzljjD
/81L/KjodtVgv5J6ji5FQx2IdgcpRwBwOOeFFlumTZRTG+8/di83IF58gWKZGFpifYTREVhjSvpb
kH6ae4oa1To+veraPAyr5acOidI6qolRAvtviSSOAvviMyA0KgBz1Ae/5ZK2ZEl1ESC2VL6r572c
OtLgTfC64I7baPGKNd6IXh5J3OxcKa1y4A5rAz9H+48rPx0WYYlAI8ukKc027YCJc2zhFpdDVMYV
kdQReO2Pk2QRkPe7N9tvfw/cxPWcDMSNcJ50ftZyAK79PP1vHrXBPOa/N02xprLMUhXcGf2JCxZn
LvM5tvuxDl7BvuF/i7tROequ/A//XNijRgcj5bTSsXcZQOL+PEEtniGYWLdwp2VGhgcNgbjYyUoY
UuQKs7QmA/YMTLd09pdmYzMO4Sj+0y3FxyniapGytXD3DuRM8H+eHpVz4WrqCawufJrSeYD0Tus+
cCcx2bkHXybK8lPvQ7PpzKs2DZr1tF8BTA03uALBmUhLqT2c0S4IZNJGBDQ7iQ/dw2Pe87/oha0S
jkprRXi7YxZRPVvlfVRQqi+HdCa96zdAmaO8AyikVajIEFnvqv4IWryW6IluGmaieCsWBJGxq3ei
JL8W0Zmqgq9EbGmPi5NNfdMH8JWoTcV+FcRU6l7iBtMaV5/Uj7nADbZ/31wMvrI2gv4KqZPDlhyd
3zDXBtgLmf8nKrlA/mgMQLRxfXNh8xGNK5qpVYei26YBbHqD47alnRrUrS8D52MQV6DtKiywGhGp
Gh9UkIrxFT/QElezU4TpcxIRpwk75T7VpLBb0NACo2Wwll+ZEtezvZzsefw4BDSBSSABPfoDRuWq
MIMp2eyvsvo4RJagp5a1Hx3WTtA86N9fee9WnRzPNA/W8QKQyfPRjcGG9Opge8La+DUWUhDkQTF3
t7EipM34lJfMNFbTwmWWwFk/AYGBEagvnajnAZkqjjcARoTrrM+DYTJsqtaygvR3RShD566m7ZBa
eQTp3R4yD5yvZULBb0wakX3HvklifahQZUW0XFIQR5bIcWBiZh4dp5DGOCtY5xB7te83eIzDPmhu
jf4/e6DEkIWFohuFlOjfKQ4UA54FwQ3gpBNn+EEqHw1wGIakudnrMasBvwUsJAXS4/vnvK7n3aFP
C6asc94TnxmJBMEg8fYj6ey/vW5RQYDwU+51Qo7MCJAOkz+75SJe+NYOzCiHVoLB3h41Mv3WSJJz
pmE2DHpKMO05C9M+F5BlNBbJEnbFNjwoj2KyFi41iKcCZuvZ+BGSV2Xo3fFZ/Q7vfQQIDLZkbU95
WhZ1uPsT45SACwhU37zQcWlB4DGWDL3o537aEl7S+rwo2uxgP1vlPOnZ1a6fbH1TUqWn7DX+m31H
DVbeJN/mal/Rti/CdtvcCKZWkjDCRFxRLjpkDa+lkGs7Kc6HMXhCLAOte6S9T7TxjQANxR5Urduj
1GCdyt+cX+GhBjofZJMJX4MGzgRCYgLUJ1y2XwnTCKIYHqSq8bIFXqPi+F5ElV/Zwt7poNgOXU3X
0bleLRd6HsqQQ1oywz6MPLQL6t3ONM9DERuy0qCclgqrbwHYN5JuMMPzvgB6DrG4nEKU4I/u22Ix
Xbuf7q2x58CruQBQagQQG5V2l4HxZql93jS5ktV6MnHuQiu5ownm7BvhMdMpoYBKShlqc+sY6usm
QBydwjMJMWapzeUB4gvgyszu4NorW4aM6ocwYuGL5kOHRMoB6pAlsgaa6pTVqp5ny4tJ1Tvgqr3B
boTHBwfDtOmRq9XGdmcQ5dLXAkDdgUw2/w64MbT5gMs4WM8NK5mdCpg7LoNt+ESuZdobY4aJXN2f
g5vJC83gnFP7xFDjOL8Pm0kZjQexMuQyNb4HkxScI6v+vKdIKkzCo8Tq1JgfIkRB5Ai507QvJItn
KbsiXVJElaTmrsVw1YJeGuguapulXMX0DaK4JummONCu/S5kz9GCBry2L3BpCeKJe2ZBY/MPn2vf
XG2/VsCiQr7Nn47QMpc+zouMPwq+3xsFviJpJvu4vRzFmGTYJg+JqqyjG3KWQ6YFM3WjVdbJMQux
eXw7YG0WBpgO4bxX6iRgi9O4eJPSyvPr8QHNMVesFRqq/Hb+A6A880w/G3S0CusZwUF3+Q0htDiU
pNeg5hJM0fcwCg1ucJLU0yOwX/2jA9apN6SH1EceqStq0gxWU9Ae3bPIu+bPcTLPJXSDTESJjI1+
c8RmwsRWCHdQLyEP304zzNsifn6wYYFs11ooh7HZIRiddvgCnvYHL3lsOlgMZAuI38QeQn19OJ46
AmjDUif2t4NFrxIZZ05T8vYIHmCLi5NbyPzN2ghHfiVkladND+nsxq6APvuaDKcShRofGvk7NwkY
yN5zoMOzauYcFJwluQ7jNxWUedvNIq0nEbCf1cTie1XdSbwW2DefaGApxVE2nGFQAWEp+TY8sDr7
egi/BJ5imj9hEk49Ru4TmEZk9IkZv1unRTY50qzcnQFbnOL2e9LvTdVC0JxNwEeS4VsAUxAGnOew
ExGS8JCE721GzjPgMprsvos/gxkCrpXsOvXvpkDyjEJgfQuwJL0b98Mya9Pni4ueDSl0UL5fRazJ
wk10n6zTKVOcky+PC0KRCAGIhh2CwrQe8CxAj+2bBOjMXmTVrEpraIXS0hkSYPohgQ2jPuQF/mx7
6jtpLgR+6YtTb6fOArbDjzoLNAdXI837kQYsjdoNVP4RMSfVXjySWa5sjUkhDNY904hwr8Er7NRV
Xg74S429xVkdww+QSD+SFghS0DUlfgUwTzgS/wi6K+2C80KOB3Nao45rvDwauMrfI/aKqizjKtnb
ptYRAtJi5rrph6wJLkMCdjvUgp0agERXOMJmKmz4GBTX4pTdcZtugHgmdMmBdUIYvWFFZWJhkL5B
yEF91QegBqUSlDVXCpAn2Ui+ZZYZqM5j7e/A1uwylTbPaegj7mAAzeyHW6kMTEIgnTSRjaLRe3Ls
ph6zaVD2CR5ECJW0cBhSsgYyxQLVWfgndHKOzcB0HFI0l32uZ1pklIgi/8fJnjKHPQRMMT//lADx
L5cvY2i5gxdVQzBqjYHhKyvWZGI+rnRK37SSXjD/ttdqpPu/rGoMOzbmts8dUnadg9iUJFMdRMNW
4Dgn5nfTHODe3l7WLyNQnvtS4dN/ST6LMVnHXVvJZb2K/7XTny9hl2SZ0jOaJsESR26UAYQvVduG
/DF22F2bm+DPkm/Tv14G3GrpVJ74kgjqDyeXdGxjiBVPnOspF+UVlaTxpBxPyPepvUg7W0o9i38e
Tc2ZZoyaiBLnLyhFQoBqKrNAQTRKbynLl1WJE/6mT+t/NJ9kHic2DTl96zvdHdi2HdxTXXORuxw+
zkxn3mEHYZnxUaXHQDwqmpR6mowuA9Cf/7xXYiHCfcj3x4mc9Jw4JzmSubugbsmuIo0HXfJK66Dj
30KuOu02iQd7KU9rQ/YlZCM9BaGvQguf5yP52nQQkEMOsBgdXQ5+ir7uxKJoQrLqJv+QRPPf7jcf
yqb4ocfbWKfRou2UBu65FhKz99gpvxLCE7c6RERX+UkfIeZujOcqcQeDWtZ5nSiGjm9xenDeYhEL
1MJAfofZQQP03OPXs7kO9nUNiJw8D7fKwvY5jWm2T5M0fsB/AVkQ5MJGP+IS+5MmQn88MlZTDntF
rDysTe5Fw6VIsBpY/qCU24AyCC/398InqVWu1oIXg88dPGdWSbKmXZ3VctA4VPeEaANNjnkyWjcM
KxXKxF1rzxRstrZSHecx+Jrl+fMX6a9ape1xJJZZ5Mg5dImMqX/WuQHEYjbqfs0TFc94w6jmznSU
8gTnnioQG1bVDbV+bB0f9ugRuc80UbBxoYq94+ZcemFc+Zv8FzgRxLG2G1pEHwzmJNcm3HC1/Yu2
O/WLTGq8tco3z7aDFHVQ4N13VetkftB0ODW6XYLy4iE/8cxmgyOrgq4BBCBvPQeHNNk5n6gUEKgi
8+uBHmqN9dmK+l/Ex6LuZmOgsJc4gAJ2bj7+y8L0XmYDcv7D9m44RollEr3iJ1rCrIYbTt45hSxP
WIGBpUhiyiC6DnoMqlY0Ld5OqUaC3DWzQ7Atlds/3ONordSsQAUj66kEXSOAhpABTvnXX2DtqxjK
K4L8T5o1b92ekXEKdLI+XPjbWXOKiIMbY7GF2lxyac5/SBuDwYdjvuxS5ekNyS+dDFWi+E+AmR0f
dinUVzIjvcKyY4HMqRhoc153SPrEjptflR6kPTLkrWVj8UVONUo/XqN5fSmZQ5hTaUWlokhfdxBY
O9n90xS3hnxBiwcFQKvad+eJCI9gIhGhAuaa6e7JfK3AIrnVSfSWKdtS3VuoWvM165G/z58IIQiA
FFDtt1ejVKup+4jVj7xnutuATPJRtVagMVA98dCSopujKb/naGnxxqRWA/OXgyUNLG2j7Xs4SwjW
t764eO6kL0FLA/3BunqDiBCcmo4AypsyEhaSR0bTN6qrz/d9KbyirTRfXn9pdHXB6jxBVOfO/bsX
ddZmj6ITbcolmgqvUs7P80mbFQwSUu3rBcTPUkK0D9t4B7+3Liu0iMvF84zmKl1BztX1u1cXMYj7
OarX54FSMy0BCPaQMmWQMlBRiQl886yxmLPj/1CaIqiCq/Ih1UJ08iQlbyAVZYjBrjPhF5Tc26Ha
HWfuG3dVWbpJoWwjTVTVE0PQz2+X3Q5DVNqbAOO3JIEicuOvUM0UrKA5xOtqedqZ726aV594Tls1
tVZBXAY1e7YunSXpGq1lFfTKobbcflQgm4m3tRVMAYoOl+/i2kj5B9vZkLfJePWdaBodYqHYQYbP
Ypx32R8873vIOZ5DhjTMG1tURocK8ggZA4Isbv/PkXhEFXdyz8Xvm8PeY5eaHQkMCveyrD4tx0X+
90UCDsdUxKxmdVYYBI+dS9pghCAAfSmzoe9W7cYDEtWWtlQQ+BgAVlbQ611cNLTIryZmstgeLKw9
d7ZtoOPoJPJaBlKyta1CXUnzcLypDLspVH26M8ObOuQEz1BSB47x1YoZwr7PhSSrzvxZYUsQrnbt
vhLr8jsA2/zy8ASlrS7FvtLN2u9CRVEMx67AKEgbseZwtznrtye6rsSWumxTB5gho+1yF2hGyr0K
8sUhKkDLqGUv1crhWXspCMdbAXcKEJwNM/5kQzYbSU45FfOE+fghOmBf9SS1sf/flTdhjw4hgoyO
8wc4Z48RHwePCqceN7y7nUGJTNIUV0NyhkTaUVLMCt2VmvNcBWHYAWumPaG9KWI4PwSzpvLOE8+y
B2BrkkXyap4qa+GdwntcD5udIDVQS+ly0DNLAwHSQK/Kfjn3GP8MMuwXpfN6fTHjQm9ngrSAblY8
Vb9puIqDwmGlWe6+M0oKSQLmpoO6Q4ZLs6YWLhaFqvL9hSEIVf0IztvwWpgASZfXSCjWmqcttpBp
R2ZexK8rc5lOOtBsrUoNHwngBwKCqWzygY40YGio61kQcFpLIHQCFZu9gnyyUY3ga4XVo7Sw29Nd
8HGJt4SjnQQYu+rlC1x9Vb98TV25rwDa2OjxAUqqvsT/NZ+3g/VvInCEG9zMuAnqNVowxIW3190W
oE//8Zp4755P+qGIG72spTpOKj/YlUUBdONIxz7+eVno3NfypoG44kuN3q4haiNigd/Vmp8k35xt
2uTX2FKktJH2leRfrObQraJLvwXuuiM/upCkZUZRV6HN6faizoRZqLtx3kwHFdg+OOLs7whLAKx6
89m0Ipt1yK/ov1ydUdT7NEAbxjrAfNyGwZNgVd8lsyvr8nEK+tJu0WoEmjj/OUEtRKMHmY1cF4wk
T9LlT4J+0mojUZsX2xU6O8aBDE3KqbGR+xJE4rpFWMElRAQsFNe5st00IScvpbZjN9uDasq0L9sU
vzFIIyVNSWSAVxGZu/aewJyyZlSab/FHb6UQ20oYOcPDTKO9h8fxTSxkKbLog1/oZBinXovj4FIk
b2Z2OTze3d7bSedwZp1KJoog5F5ClvAU7qmZsyNIl5MbYcrlS+WM+H8VtsHEIEvEwGlmJ4MsAcZ5
Vo8jcuuFGsao2aDGMAT7UN43KJzd1ubRP5MVeqr4MdLp7/xQ1xT7Qqp2clgEFc7UD/+yV2CqPPp/
TNXwyeNI1boHj3uYcIBUrDqAcQGOszWrPfUcAYbg5sACv0duY5OUUTFCqbLZT+dQF5lrxPNXGhFZ
dIZGEn9RNLhtp/kUH+BPGvSI8QZn6mURfpdy9SlIBfEFk4f2xr2hXAbMo3rsLkGI5VaiLEmzQdou
S38AKYHdz9jLDIlsa+CeoXZXUhrKqueXcY//66kSk/DP0gj81A0wRWfg251PU2HxnN7yOQdZl3Cn
7Yxpb9sabUk2HlqIgLKZX6do7mvVFmfPGsKjMrmWFHdiVGV6tQg0ngUhTiQF6OaQNnUOMq4L/V3/
M95TkN4SygWcvhb8B8uwU5Ye7lcNdFKbwjx9mahwD2IUU/WPCKBKpV9iQtcdsFowGo8cJDu8lZrg
EPezSg4HFqMXkdrs1yOxY6fJjjZIp3Hd4zYIDm446vCJce7hpXAwl1BjuR9anBWejIn7e/slcvn6
0wDXa5RmVlua83Tv+1egwZYr4k4qneZH/J/FeWUVll+XJ1+Gaon1rCbLEfiQc/RultBzrgi9sfcy
5+TJPt5r5ZDw+TL6QvcDBNvB2MRbYkxLTDpd2OgIcgY+MMiEy/189FCI/c5F6fueuQsyThHdFART
VYUgJCmAAIuATIIKNPdaI/r6A/fAyFMTbst1qRKgwGLHFST/qvHHxbd60I13ME9WLp+OHghD8cc1
ySfyx2XuzUxrjf9llU07HydxT6UWSpdJm4rcuKe3l1/YWZxCLhvEEBHD8vCypqzebbD2coaKZQfH
817OV1Z+oRwuX7WT+CLHMkZJHmgsj55AXmOA/sP73nX6Uqm0SiLnZGadfmPgkKPIkGmv3IEJcM2u
Goj+FgGRSZQoqpQyfRUgMBMzZgaXP6sFc5LVi39LtpSB0c97ybSbORe9kP3E+PLSLM9fGzylOe7B
eKKYFvm7SH1GeiRhCZYOR1Y0OTmvM8a2q3+1Gv1Qjb8Oe8rwnpUoFsP2N730F1NaPrLvZ0uVBOux
T6YfxUlIWUhsj6N7JZkASaf0+MnhWUcddXGHgl1r8W/x3FYldURsQO5ofgUW+Ey0fLN0+dnNzE7E
liAoaNbfy+P6L93mgtX8DZ08NO9DfHpH/GmMYjLigPvn/4ElPJ4m77jZWhB82tQhnoIaCLPsFMo/
3KOaApp7MWIXz/x9p7K77NtmHz8pHFBxAp4rpoIn2PG3gRcu6Tx8jIIg/YFR4gJobSYpKmS8DJWF
FesVeluFzQVileezEGDLYwpPbZqbKaTd039s3VviROCt+pyYGHZCQnPhIlPePHMCnvEIYeHKEX3h
RInq5T+wUUcK8PgN3ZqN9FVoZFACS6g9i3rrAVGNoFkLPykalMQHnDTi8fKSE/bbhFzohAwvPAV+
dqPlhbMt7voUm6FJphT+CUrVr3Z/tlGvU1RtZj5gjGddus9qRFjal6HOcLamnJ10JZtbWFMw7gBz
bJLC7T4YPwXmasCYf8I4ehqa+rjh8sW512Iyoj2Ea8PKftLpm8Uaera7kFRfP14fPLA7DCjbDMDt
pj4wDmfzaB4a5xhV3iJm9xpHYE/whdkJ8ITL0QxNRvZASrksVsChFVtavXxLlEwuva6K2DJNZrih
6ZwB4IMuxccMVR9bKV6X0sU+GzRr6rmJotCzDtTGYVGi7Eu3+WkgUpAJKEhuLhy/nVoQ/4PwQGjd
2bChmAonfX1r7a8HubNrowsgEsbTIx9eDkpYAMSa8gv7Qqso1MMA2rueWHXDaqnYUxnaGZW6VMjy
qWL14kSw+Hx8FnALylGD9061DBoshszPWSoYKzhCg3k2iqEkAoJBJk3AN4DUQNYdKDFPqTeqIsfL
JmiYP1aSUfnQ6HHDB0//NBBO7i6xMAaY+4kUNbDamoYHHrDORkueXrQtqpSNWNh2N10/l9FNQxzd
00h8CRYySZB94p0l8AmYNi/zivLf2Hv6zbTrmN2YfKUtiAVt685ZwPdG3N/W7tLdUprREOrP4pb8
mzEnnSaKsuR1rwtdIkT2AUhzilpKtIOUILbFbMTDCyCYVWQGktQ7EdCeYc7qkeOfxbp7RsA5rT8X
M7cbvm+7ZmFxxufmVdCmzuNZnw7EnGY6cAYfna1ctkym+z+KgLuwCptCxfWYexLFF+eDnuS3ejTX
FXuz4J8WyV7dYhu7TKvdCcl7X+LTdoBkhmR7BDtL9S0HBIOLRsUa7DUMylYAzLM1yctbKP1h+KvG
Ju/202rCya/FuaObg3NhbUEic8/uXKBHnDvOmrHCPOtwM1R0NjAT8CIdenHtzdMve1VmKfrvCHAh
5JSlNlqkoqO1oDTlmX74MvtKK9xfXILyF4RCgLgPZtll3B3/pha3PInaUfQNJMux4vXSLpk5AHl/
4RJDcYUb+LVVxVbbmAYPeCiZ1kJ+0vecII+ZJImEymQVomqUyXWHvQch93CheKT4CadB790jD5kr
MGGk4Twjr7UVqd0QCFjCxYhHXtSBNrJQRR7LBcDvs3KKkldSM0hvT0r0Rkaa1t5VxW08SLrdcVxH
EXyY7V4I3398NEnR8fwOOEPwWUa7BLUwUJWzBOwdcUL86MN3UPfZ0DJDMnAA6FrzkWesym95tDj0
HbQdn5XwwlydNw5zDSdDXB/DyAkakdl/3ktbEbaEhxuZbvL+eNzjbGQ7NJg6oT6sScwI8Hx9jh1Z
PH3p+5djzrYv1vHAZZNLlfg7UZYI5js516quPE4etf8fcp5/GXNIyl0Q6ZEvvnz9zMYOJgeyzNTp
pxqHDgVCNzWYlgBtaAaIKsHbW64J9INbm0cRh4eGbI7vhiuEuIqP8iBzxcxhU9til+8V/Fvo+LxO
nVoute01vu1nTpF91MY6kI3opR5jiRiK7a0FW9znv1D52QmecqLpxSWpLz4KSakudxoSZYMA1Oxj
1Vsuv3rQezk9xz7CwKliChakWZHWXyLZENSkJNm6Pq2s8hXhmBlafYp4SofOYmdZxTc0r6S9SI2N
hBqxYv2QZViDKfytSjtCki1yJW3pnvKcKGWRO4hzlLTX3DmpNLtR+yjEpaL1eqarN5OGRe0YKSDg
aH4dCtoXv6Rs89FMVt/ZtwYKz6SYFLVzk5zfzr/z3YtURdH5fPpI/6x1fbHNeklCp0dcIsze5kwT
8v8odu7pa9VMUrdjwCBN0uPHHv4gQQPOghKzdUgsqLEVDH98TERZS8Cgyxmxed5f+kEnS8zpd9Cj
u5k6jC4kPMNxey7rTU9NLcXQFwSBT//8OvU78wk468Fa+wuvbbq4xfghhMKv+SO3OlzJ4YEYK0yH
OGTSdl4z+zzZHXXMyhYo2/FO9W4dy1UcUuhkO/WR2UOtpiGsE+lEosd0RG2Uo8+Pb2+s0V9TJQka
vh+XeyJh7ZS1zJjiln2IYPmLnqnfGlvPoGrrrt3s//7nB4NmtPSwWMTG/7oi7JfAKijEwjAbu773
RptJT1nNpSAbXWAzGurAdBJPnKqaKd/eq4KOTO3BP+Dv7uDf2w3cfHQh1PG7nzXUanWw9NvTySng
lMPp3i2f+gdFz8TvDbS5lXdxuwY4fNKyBSouy4hv4ggP+wTJpdBoIfWLrFo+J0RlrtWhK66fkq3V
U0KGX7wT/1ogXH4qv/CtpDh03txvP4uf6fTsnNWO4WcK0NrXuFLB8aVbsMIIvAlYHwIgD1YWjTtv
ynZpf8WYhxhUlydiwaO6gELmkKJdBbv/MKBInDwNDG9oyvF/4AC5oLKT5QezzVl+4aT1Wqg82iHr
L5J9B77vLQZMR8qDcmj8+UvaP1DRm9Umq0qZRkFpkMljDp8hnUQJ0oAt3DseI3metgA/eX05TAPm
HlAkO48+eCXHwyLNPKdMlMz14/72jPF0yTSqXAbEPh1bdHUwungiThnwoGHOyK+k1m9hQEcpB51n
U8EtT3mAWJFXZL/48FKcpNxFaXXFUBt0GbTxf9ec8w/7odjFdgb2WPYH0I6parhgTcAA9X1LxttG
OqsP2QerZrwnVDItztBjRx/yqRBIFn+ZP4mcURYQugMweZt+eAM1H/6T3Lig0+7v7KZ1L3pGM1rT
OZxcRJ1BmuCBOjoaQVR6fT2P+LdSlEG9CuRUSyKmq21+YiFgkpOwaYxY9cE1I5X7du6CjZh8gYLy
mr39dEPU6diI1hnqJitWOVJpGxEJB3En+9NIqvh4YOYn3/zm9unrK4sCb8euDxwm4qYnidHeFwk4
fMZSUjcxl3oxQHUNeh7e5gn/Y5OgcWVhG/EnnBloLGsFyQ0H9gNpFRLhT0qhpX5kKY508j26yHJ3
nfGjDjLa//nabRszrq4Ae/IdJfMs5IjvNYbSdwwz9ukluoB4XHJfU5CBSX1nzWfmJwQF8lDYko/5
dRrgpbdNm0Se8Kiv3gbwJm7uHCbLOVZ3jceittANBXosSRPCHr7111ERkGy+7krETlrTBj4KKcFr
ZvYZ+XcrJ+gUfpxkRS5OLL4nouKLtbLTxoetmhq9G1Qp4fWzQRuYJplzvQwcqdTCG0BiRMDk3HQx
u8PfxezlJ48MErGQtyRdGfPcFbe5NxGtT2p/GJANkU/hWvF/VPXIYeYxvcU4EJR6wkfBBU0szONl
57C3kqio1LNK8/Yn7bl6qJIFxmXLivNHxw7V34pycQJfRm78WYmhVCm2STQWPmNWRwAEc8nPcHoO
i0jDINiFK/+jKkWrvJrHloY2qhHjuro0RLCMFVU4QGjAOitQXajrT9rv2CI0aiGvoVlhmeFdzdD3
rInFE8jpo3sQ/uIkeiLCZNYu/i3FvQAdK7wsrUaqRlGbaRvn9E13SisFLR4laQ7a9TgJ7EazTDgY
eTFG1Hn2JLroZ8hO8IaaXn5vccIQG77y/zqnCR4+oN8Knm6goQi+xFif/qtCZIYFk6ASYx5JuYkW
u02NdahVFfBm4AC5zBbwfwppO2m4/PbZzbUsmoxNSMB0aGDfZfxZ3g2VoHgIcRnU0oSMX3kQ+W2z
6Vk3XSLEderW64uklUB0nLcAz5UamCwy5BExyXV6Tg8X194sbLNrdVORuFm9OsJlQw1yg5bfyIXh
GHx1x6hsWMqOEbvjsIlJElCMA+iHjK2F6MGqsq1XQdJBDXC7Zee2VC90vwbNAKcabntfCL0Hon9M
R1Z3Doa8f+vG4jCygycltZK0sMW6E81hoOR5+eID3ZN9hAKiGc7KD7n6zz3f5lwfWZ7oRTbajXzp
W2csEs1T1t7g1UFHQyEncTApggSBm22otro9KyKikpNkqr5leraBM+6pLfgjp3culvaT1oz3rSTI
UXFLSE2BIzL0hA/oyv7KXB09phJhDx6NvnXOgl0ZMCnXT7rjB4lbF5jMyerhev3tQOuRXDgQcTnY
Wc9WNtf8BdiCfES9SP0BuyoI2Jq/17+3MS6iMvJkJcfCHbHNh95EP97kk9PzoXY2eK5qfioZjLxW
BGwnKiRDcGlDslmEuDKZjaI99PDseHBWlkaTTW+YVMXb8uZE453q8dJDmXfu2moXUTsXzLYi7rvl
NbLxIQB5tFq5oB4/6qemrGZ0syeTclCgRUn4m6TzFGU4/6GQgvfkPKJtyIbcyI1obJGqHHGAMi2H
S3riFQiWiSERsaphgs48PEoSCKyHW1f4XMGInJo+T2Gz3Se7wKn7CSGgG1XsYWbh65pHO1eqZyVG
uAIKcP5Sg8cbsn23OLPHJG2kW/Ci/kDfjf2CWBwNs6eNfTlFaSYbeJtpJ6ZXktTqF15/2kNMdUFE
Z6Hk7vQqpu02acI0WKDmOP44HtHri/2eucNWe3e6dLfKLO4iN6l3LpHZX59maB+CRThPUt84B4ZN
g9WFisyrSVfZ0H1bHFEe0AGb1C1sUT6uP+M7bijEd2bi5KOKp3sNrZkdTWlVGmEv5aSrUyyMdXXA
jQU0EJjokcdHCEAGzFk8uan1RkYpTqwIcCUFs2IdeOAA2rEYepuDbPXFUU5WvKOyaNVxI7ZSCSAn
c6MM/3/eZgrY1Db/NI2OZPKSkIG3y68mWBAbhXktr1pL1yOOz1hF6uwCrjQg7Jkkcq6Wodq2kR6r
MeOX61dkpe/pI5/0BqkZpaBpJAD01BppC6RV8eujJygWk6sXVblStO6HlKlqv51N7MXRAvhTa+7N
2HVbAGzKvd47iS8NOWt1Iwn4Sjt7VniEaOtNpd0swwtIk8EW5zJ1abADtHLT7Wsw/fl5BpLEJKHR
VES/bgr11HBV0bodzONaaqG6NmtU7n38bpIn8avmtg/YkfheJhDJpCqNHB5riGOrrUWuiK08WDoW
gtPHvC263s0dXGe3kp2H4093gMhtYig/QbpT3PVODqaQpH7q8wAlMwpd+hvGdc9UXGb9PAUDrosN
VabF3vVocH+vaOCtxaUV1lcqJtN3qIsbuUKdsAJMFjYD3yq7GkgrE5KN88lwx7vAP+CP8jKjJHD3
SGr4n8PCycRnym6S9ZwebTp15uK57aM+/GfsG6xYDEouSJg2BV9KZL4Db8R2QJ+mj2MNQKuVcMlz
IlFE+J91Nw1R0sBKBC1Lj6/ghlsZzpx9hSWEt7RGgvC2yeNL8UF/7Zg9hjoMCbkf0qjGXnIRFWG8
ZLaFfHJQcj2qfXklBK9UvsyDBtE9RQhTpgECHHYw445dfbsnVMKKExDgdNt4i3EQpL2YyW17h2xf
8LeoUfx9nkl/sgSrqZ4iNDvSYYodBE0tVuXYKPTEPBKlKRrZSez9oc2RmzgydPWFlZ3gls87bvAu
FWJQ4llG/iRp5Ut8v+PNOmDQcif5Ha2I0vNW1Ymm4nBcOuvXKenWFFsgRbw4eOfNbdYDk85LZRou
WtOVMhKmC6P5JTy1rgMolyEntJLlSIh9FqlvsBo4+R5aS2nxBg00dQdSeddJCsdAs3Edt4lm+WQW
86GM1HGDuux2A8+u01Am5/OJ9THMQe2HAsXlcnjhQJBClUzkv2bveaaGMewNTKB5cGgNdmpnRrRD
rZ+61CiiMx1EPBvSBfQHie39i/Y2CQ03lrrJy0xAwvqWR073VwDnLs2TEHafpP1bAUO5na1hpKqt
3FW3ZXzztWq4KB0PUdViq+z6uD1GxCGszqnuOfxgUc4ljeek4RAOF4sJdGb9OtWZood3yUNfjZYI
7Q6zmg1eTlGB27QN7Y6GpyZ8XHHZZ82vDIEnp/xkDqdt0pjvf7XMZCFtwb+j1Dmxwi9QAZs0DYi8
fqJ24S/c7Idnr+YHMAXH8A/idQNB8tuH7bUAy45przbB8QGr/hZbnTAkFx9VCJeLsCQV5M8hIxLL
BxRoSbPY8KySsr4/ztgsgnMUGQcpkm5ay0vfuA8nHmy5FOCURBRwwv88VVPY+QCYGZdIotFzkMRe
2Uc6U47IjQXLh2C5VdxN97bZZFEkRb2SHes/L+Hf3hP6p1wW71A+pYnvsQopX0wkD8qgiUFHoAG3
grM3UBtIBEnWWP+bIizLKrg41xQnq5A4l869IjAi1Xk7nBCdyndaFU2dARXE2/lJnXG3n3JDTDz8
GOHmdLQvheYY2xKeyRUFvjaP7pcmBZILyerhPxzDa1MI64K/zCobM75V71bSqQNJ8FFE8ZdQZrL8
rxaFEahJLC/PJXJQFRw/frVBjFPRPxSCbmHuV4MftbFxXR3Ws1nIL/WG2SVRiWWkZeV6r3uz9/u3
BcJTLrWD89dVdF7xQkYEhsd4b6JVXQe6eqw0Rsrt6vu6KKZr80noLRZIGk9E7NCmvOzof5Q2Sh6s
uQgynekX4u7MHIyvxQxSdbwDPhZlXiaNsl7pLYyuvdKPaBQOOcFQXc8pbMef04OQcQhPnOdKtuXA
sYqiEo/OsdUeYtk7VnZL0/u8fOnryTvciFgKwMX0KxS3AVyaX/G8DiNPkffP4mLCHJYXGa/141Yr
b5rrbbucYhs0N3eAmFXgeTQU/NI8RqJ8FJhA4yaN9GjIKck+b+ys//uaI/3dN+MgtyApc12AEB9E
zGRzEMoNQDGHzbDgUrZlhFMz9urXNcTnEhiOK6yAtKGQI42Zi0DF0y/4NcZtN+rPTjCbbSBcv8YT
qgVr5qOOybBDcakLa0djRI0F21PI4Kut+bdXq1iKbSSw2wtnZwI6hDbqZYdJdaG2m2uzAYv9aMur
zcyaGden4Gtj5gaA4ofz75KGirfoIRkWk/u28m0fbzQ1Fvas2QEslSPjiiQ+aKxIUCUMDxiiiNQF
jis7zzXpA25Sf9bds8BHFKzv/2zfq1GPFaGtoT6C7T4q+yGsJlDsK2ja7TURhLaw9lU4+ytsgVHY
v/BCV7btY1iOJPNNdBn+fZbKiWYYCae+d0PNO3wbrvAOiZBZ7/Qp1+kfoRT0Yg9NX7YRal+6OJKd
jF94+Lq4Dx4MqGtPtd8ABbveklvNOj7NeDKvaxkM1rtqB+vZ0NcC9uCIM2NoPafI/uKTtMQCDZof
Oj/dO9Wghvdqls2HyHa3yH007iNRhDV69DIuetnRc91tsYZkUvLz4w9sy5yjKzfPSp33o7iC+iHL
7TTmedfZYd5Q6ErXj5d3YEjIoQHrwIOHXrOa9+WrykZrGi07LOV0gTPc5Rc+qelXKATKdYgMlU0U
iTyUwzpPp4RSZjbyEPHgd+55IbQTJ24PkTvjNLvwi2O6g2UwMVE9i1uZZRDPNpPUZpHrcRE5JJo2
O2fgXp0v6/Q46zLolj34HhBdLOOZhpGdqGfx7d1sQfY77uM7dlhlJIVqtvKNllGhiitBW2LDS8WK
M3yrq1B76jSI4gUqIC9lKD6BpybNxcDRSlxIVutari/olML2srxNjuLzXn2NX84tXdCSqYgbw7Ge
nhXip04Zr47OoSkt6d16BXjpL7OibfxxVyZ8+6vkYgVtHMgAfxBqNTeAJGuX3WCS9aYaBseWr/fV
xaQ0dmsZeqmYvKs2T8aNYwATMxrp2kEi8s5zOpwti+KR+SPPQFJ3jvZzufsc+OyDSf+0PCTTrrXZ
f1kujJbaw4hJXjApgWrCt4eDWPBSblechvV9ncISz8l6oUmLE1EG5qTzPH0jJAMMW1fXMf9NJAQh
ooytgRbyAzzF0rhOaFYEaa62s5Hpzb1sJekTBjKWTgltzS9ThnpiTVV+xH0BZy+XXBAlF5PFQAbt
TxXZOKbaAyYGdqQI2G8RbpZDGl2Qn7sIVTUlT8qqpD0D6P2C5JzFOz3GbJRi9/aQUnO5I58ytjd0
IM13gV8MaNDDGWCysg3gEJ7ccbTCMokd3zSTjNQYUBDWc/7MIDRpFYl2XZj3S7qDcfddVAAyvcuZ
Jm0CHTqQ47R4CDmkVGYJg94vKBHv1hIWLA0yX6qbwyg6gAmLjYzAU1q1PKyApZMNUg2pH7+gkOQr
bPDyatX34HY+OIRpo/54/liQf6J5tiWwwDlPjR8ksC/eAXAp0Z9HAwC5Y1KmvxizdpByEJuqpobM
qHAm3nENdhldzXreiNbQO+MG4nyuY3HoVh8R+0CcjIsXvuy7lDD/TqecgK8kBpLSwKzZKTOJToVl
g/ocorD0s4JfL9wRifNvPsKNxqdddbxt1ygzJ5qpvfGFh1Hd4IrI+JdKCl/PHmwuB/cQamRTc27F
CZZ4YSaBO6wI1bPgKlsbU5Osg6YROOnNpvEYB46wA0D1R9DBIEz7SVqvqnIh8rSfDkFFH2+Jg8Qm
X1vLwD+3n5HiZ6sxdeXqfBYhM47gbikd890W5w+LlkUXtCvHWT+obwbBwBxoVo9i1GmdwHlcpO0M
j5YTPEvHdD9UbnOZWtL2+vMeiGse2cyvy/sP+gCsTPdAEct88kmEvpLsb/UhsLf25R4zKradcZ+e
2R8OL9q6xbqIga33hfYVIMh1AHKk9+SO6yUNnyyZAQ9BjBdDvMF9Xwe2xG3JieeUrUH63yYy+TH4
6OuWyZOGb5l1tle/sUSy4uKnSF8d3BbHQgaXZQk2RaPcUxArpGRQr1zUdEiYbf+s1/O/lxtzjOWb
Q8lPbUsqLK0ZHEccLfElLAi5Aq4i7bPCcNXxC3b2YfFTvTaySIZPNY6PHlkeXm+TAx12L8GgzYiK
+t/P/X2kMSACNwlwjVYfGYE+OUlLyNc739gVyQDCGLAJvgdzEtXWRhnyrgjdj4ZEddsyLFP0VCmL
CFsP5CWDXgfvMkvE0hcOd5h9BGkviw2xoYraDxFkSoNYF74GWd9yMNMFtLcLeXH2SPbu/DySV9ZT
F06wyBBm0Co5RdZ7J+9tM2ZrMgo4VerF49PXakuraXmVFAe3ZuYBE3SRk+a1ZZrsIx16mkSt49t8
QJ6tQZSRkl5LjwdINtFkAUa/GDKKq//xcIPtGJqz54oh+YGwk3FHKTfRf6gh8tgPX1hXZPwzJOAN
6tdxC4h6EkiV3LI1u9eVqh3p+HgqG2mRGvUmtWyIMn+WaO274pYTK4bkmI45/pzTteR7gMbwJzDg
8YKU9RfBVQoF0h6MUboNdlEdWX6vkFY9Ok6YFMmFUuT+vRIL3ipMHHwn9UpZYHr0f4M87m6SJ1ae
ioixOPcycQMgLnQg8IixXqdFtdcDUXX5gn9wdwB3v6XDp4iOubqU3lbMSEqzHeFTqE5hAVeDi8Dt
Bwn7s18EN5Wv7en81mSbLLdwfDG0nu3WW94BNvScZLMxPNDanQ/C2J+wPs5OILKJqSxy0Rr9ymNk
qdtEeyTs1PioQUeTSBvMLEtIvgw5PjxqHJsk/gSKAEP6KuAtIpBhLtnczPE83CpaJgr8h33GKaiX
XTSJH6Q6GPB+Is1jj6Gsf81DIykI26flno5Icb8u7OHlS0nH9drMf7XnxGHS77ZDw2TpRoupIk/W
MLbQ++rpZ79146YQAEpgNUtbhfsqoRU8rGTfTSiyOJ6AbeORo7mLAnvKkasERvQVwZ8982g3Ts7Z
YFkHDGnW1gtF97JEsNx1zmihctzfIGjfMYDmwZp5+UTVDJXBG5uvuInwWW6ll9puuRLcd9G2OVSk
3iIITZLUacDeO0e+g8Z6sIDeW8ZU7ZOL5juHuJ/EtdJ+JDyxc4C50hSkfpFgcPPFdodLYxNsDG3d
caDNuVV/oFDzsEsaO8NseTrnCuRV2qD95dKVtO0N9+gcJjQZAdkSiAjA3FqvY/T/GbZs5MPzC1Oq
Z3ZCARBhCqqMzS40EY4QLvRfZpTfxfJtxJBIyTuyu5uiuUZBCfunFdW2Y1fMwT+ZsgujZ27S1A80
YXV+DHodShIXOnZ5mcgXY7M2VUpxJkcdkJZ30m0PnAkpykrm80lRC6YHSK8GQwZ7Ere/SPVrs6Rv
mLIaMorOk5+dPKaf/UQt3k+cg36LX7+0KhVnzwNYyvBAjA+SoZYR8gaxdDIuoCfYq8rnLgxW8QCd
jhrDtCbjRMmu0WrQxAGy0ER7dcuCSMqUZznl+MuGW2XY3oXhGGRYUvBeHYWkArAewKNFG+DENYRf
+4DKIRD337PxBRHqkLqtKeBYJZI5/9y6k9JKTDmxwSrrTztvFzat4VAiiXAG7AGZwj9pekRhf85N
rlcnfWDIo+wXh9QOT5gEb6JkRLndbVsvNCdRfbvI1+kl7EGx9sQmIccrg0lQ5h/I+JP7p5g87pjz
Zu1F+4zb9g/Akg8O4Rd+hrgzvSyTyKgRzcg193bs9Optj41orYyzmcMofC4FswP9uDhfYMACH3En
yIaMYMCuE90f/q1uCi2xxSVO4vMfpjpqfm3wlM+jrAz3Nfn9Ni1FOxDjg1K54Z1FJ3nRNvZtcTkJ
6jXMUreXn4LGJKo2abjJBkhc+w78rdfrOhTCeOMxKGKhwukx+mLbMR+LystA6fadjM1eS0i3RmUw
4JasDNtKUG9Y6UqIPYxlRenLgbW15SNvmGFx1AFeWym+xOeRKJjlaqpaIR9xn9ueJukC/Lo2M2Ow
w/p4ad/AaQruHgvguCkWRmoT0BOdXrqnCQXP+G189UZHxHyXfFhoEMtoIioGODxSax1vvgV3OnIO
bg+ruoN99XLCz2NrGsgYgA0j/N6fG9kGDozGjv0epCa3VW1UP+p8A2kkjaJvP4MY5zXcM9nxa7f2
+Wp6v4SzhoHXWCPdIeE96IIr32tHwlQZNL9/1JdGx8bAws316ISb2L7mrKFCEX4r3VqcPjrRbnxN
kL9gJyVTsZmcdACMd6y+XfkrZNY2fL2Gjz+wikOdlIaQn4pyW1sAHJ2QNYmZwWXFBuigp8h7ctNz
Asmpr4Fqg7ll7Ci81BY9/QEaSUetN1adMJhsPJOf8gVmhFh7tAYdQcqBQ2v61ghKZxp+WVDY9FzU
8kOXrTg6H0cBCCvzUjyAl4Cc/kssr/SmLGbvc9w/smCVXzLX72Kz25pkAOE0th/HN/aLvPtW30fZ
9aoMZMiujOVa3XRVr/TVsBC4Jk7AUxBmq9svGgBRvRx4u51lEhll24sM7EEfKtdaPerD9cMbeAmU
qCNhQae+B06r95RYIdn/he6j/co6zYtpdMfg1nHN3C4dmSC4yE5v5N5gf4iwsNLXWkOeoTTf3QML
27R4MAaYe9aRe7cNJmK83yHhBkTpkSG2M7y90tPEjp2eVaq1aFCXa4d1pY8BMZG8lRfS+/utVLIm
4bBjMcY1GeF9ranlJ9Fl1SN4sXF0qD3t0KZly7RZPmB8gqtDCB6k4ljAfmSqxxC9mx9rLCYrEe5s
xV0WezkCb5+DiN2nyhWLrMIkIsToamyNxoXrqc5YQEWvQxfcFNsrk1GWtfiz5bSXUA5VIkTFoTcE
OC3uP0eOgQOi5UVCw6C+tWOvaCL30X8JnibkO5YExrOFBOvpuz927zFvSSymndz2qCA5J6yK5sL6
3BvZ0rS+Kc5Qqu0xuVsAkBQiNlPhsEVH2B/jZ2FeV5FM3F3GTSn+EWbUnV4LFvqYxfeXnV6Mn6Ph
2gDdXsoWCC7IG7RvvNercol5v41svAZmYYJwPXmiY5mPC9Akn3cuPvmCjPTVaGxexFIK7WtyQfRJ
JBBUBsUY+Rm5/aIl7y1qzNT/EamdxsyQcphcp9wH/mOYFKrf/9Lcm2K8QwNd8nCy4Vodu782pV9z
FDmM4AtMU62VH7sUkrL5UFZIB/1gRzKAf6eoTyfxso1JiRdI1+DjZzgIqIqCjy7givl5XnjS8BrL
N8MUuNzcU5vLLwYaLkufu0XvaQHUTvM6BQ1rgLYEyXvQKLtVFyT30j+G60dJ3LZtY3/tQdqyPmNN
YdI/Dj+55pMbgH+mGHPaGPM594xj1zOU/6dZnG4r0qqihY8fqJr6L6CWy0UVdt6HJ8EX1dp0vseI
Zo2ErDePo+DxEZSJ6TFX4DN1A5MKavw9To3fnsWZc1Vj0H9fArn0LPkr9M0qClOYZsPR4VGspDJi
RGYwhUMIsEGVprjAKWPfi0Ki/N2BiOMB66BXWlvvntBES3ouMUVzJdFJdQozojZbOb9G9ftnqrIg
UI1vxmF5dQh3u6kd9uxvx3Dwy50mC7hNia5PxstMNmRux2epA4iDDEzJKk2hRqYSyMxY3xaxu4UB
6X0x0dTwCHVIQtVl3skOwpek0o2nF1vL1rzuUlhHgRwLKsuMzXJ01+FU2vFkE8j45HK8lOObELqJ
0GT39niuRQd49PSPxpgnXFQXWZkHZ/GJV2qbrZKwwxlg/BXO7PpT74AJ224weDv4thQyqnP6frmN
v9MCAtGuID2ec7FXSD/b9QSWSNjcikjHAYZViM6kNV6XR/FlNz7ewwx9eLl4GmAY4ZTVkUU17L5R
bdi9J3w0c/XVP00rK04D8GMdG+0AYgRVhf1dyEhjbpZcZEOPlGAnmZLlp7nDE4ssxC+7a/XX9cEQ
MHZh7Zv8udXggIN4bMa9hCZ7rJxtTQHdBLFQY3wYU5rjK1Xd4R6EDSp9lha8o3bROHGvAv6cCQIA
Hxnu7H9EkGofrJ7PtDpv31AusDlRVlBihtmT1OkkuS/xTvlQkUbIgZFdoS8sn3wSIEyAyTtPiDIs
o3v+JgusiJ/jKtScDhK/A5m3Yh+fHN2ZnAL2IDZR3vX9tEHNjF4TYQgi7wRG4uq4Lx+DKfOWe3lE
08CgK9cRsnl9af8/Bomi9mbZg2uzU1XdjlI2i8qIOMNk+tvUloZg9g+Gx1cR/ClODRpLNRkGaC8q
JjrgFTCkHCCa/NA89KOnVC3XAkYLJO14pRAwYYKH22qyVFdkL0Q4gdAy05BQ5HEZtTz6id2wt4aq
L7BhQFmnM07TxTBPAEoTEu8lGwBANUMhRC9u1u8IpPxraMwM3YvdcQm3Wf1msG2RvDHxXTPuRkb+
3+05e4zehrFKWtVwyypvqexr6L/8xk0kKppgCGez8Vrt5oUHzbdLleJqWM57Un7vmnYIGTefBh9V
OTL8x05QIIf1jq94FV9qsDOwny9b5CRYnfbOcgw1as17i1HoDptESY/D7QtNpdW3IAKPkd46fCLv
kDnvgYnrqF71r2aRF+3YrKbuDqXbXcm6KPGFRJB8dkclQ16FKyEXEHx5hnXae+MGPC1oCwPZG7zR
iw792f/sirfNDg8sa/UnSJHO/Cmoy8S4P98GeaGjA5XutHIg5iVEPVLpGDTxY0FHpfIIkXAR1O0I
YjlJJRsnWi6A9jCcDU/ZKzQ0Bu9+qI43kkRBdGI+HVrvJH+jUc//jtIaHn7hFsakLJ1OymQ0YqG/
wFMn3vGiQv+5bRm0vqEQQ6mpebT6bL1+V8Fm3WhGo/xcbxa2lEYm9T3kSI7R+j7bXEEAOPyX/Bng
rv0uc2PykT0OLIiZKh2VB6xyiO4LKMbOtkWyiuk2g+iIwJkEIZZ4drmjWX4DVVsscDyowNd0a92K
BpLHAzd63EWnMPKPf7fDTkMta7f16X7LGo78r0doFBytjIlUZy/PpujDwubZIk7sPjCSKbWJRaVI
TFpHbCKlK9gqfJRcJiFE7vqXHaX66iRWfTylKampp42isOgDiIYOR4U4nwYvD6mi49UeEyB9L3Jc
rCIgcRnJA9F9CufhlHqIqaqf3DKn9WKghU59y/Ad/WsIBgLd0+FmZ8hAAExaJRWvcx/GzKxBTDL5
hn1eXEcqKVJjo17JxdOxNSQQ6hPd5tIlAMC6zIGrYqMhN+ubspNfaPpU7Xx1Eji/GhER9jh1jerr
BiS+fbzxCuKFBSf9w4DiMpsXo/gE2N5NRtekl1mjylWkxsI0SkXDT7Ipiza+rG8j9CPpJ+6mtIZn
EHlvwRm+ewDmohAvzna9fUtkL4t9pq6nSerD+PPyHfMQ4h+J4+3ZG9SQHevE3cMOYZmvPqJM/HCl
Odal0xCKRx1u9b/o+ZdGtTPpvx8GPrHgNtpJDkjHQOZpAWVVtMCw0sBz5vv50nxZ8KVgGZXlqQ3J
QPkv9WWkKnrMEknCV3xSY6Jm/qQKnagCcSZNmGiqeawkXUT1g3ywT3iHe4UEs+wUGxEA76nA8Hic
BxkVMent/txNdxphjjQB3hKZW4QP0ctJaDsDD39I2r+CKK8rLi8nN8ORCy5P6A3Rx3VzLMg0JazA
bAuCTra4zT4d/gdKWggE+zThZDxfqa3z+5vFpqfpcnP1D8oKhiq8tgM7FEdVlWMAOfsFyARVP75E
4BTzyf61458JcAexedlSajcNoP7pzoKw3CQeCzwFHqAl3eqY9lEWKRVOrLcT4tYYJqPDJawXz475
f41JdaEyKQympZg+zACN+/XbVaEMVjqxbcsMSJmsns4am0qCexRV0BPsBxBRDIhYpGignpQBMBj/
azFxHE+SDQUyf8/pjSzaqlpccr0xaS4K/n1vPPAklsCp9AAnDpYBaoJiAjI9+7jIsRYz10nD2NYD
zlnF+zyq1djCzoaoR34ETCQNGZZ2X/KlKBXOmqxLuqaA3Y8ICEUd1KjRbjTPOjACEn4FIVlTUffy
RlGfUUUjM5UJ7StnYxYnO5SzF+5tGxBnHNduSsMjk3bLCAC3hlpL3WmAJhU2ACBqyslKs8s3fRWf
QdIWz3wYEDQm/6QLEOJhD2r2EWMLXekw++VXfb9h5KSo1NUamzo+wT8na6HlukNXqRaw15+S/YBb
9V6FIQf7a5pJQDzZGTfqzIfffG4HnHcEoN3EYrbSagOkYTzta+yc6ZY/h1U8MK63Hd/pVkK6RNCZ
WorB3q57toT59pQ10oY5yiwDekghHkuC+ilM6WGejYNTv+amj4MzWtWqmEwde5K8NwdMLbH+TzoX
3iAosM1eM9a56B3qIdNgVjkOkr5P6WJ5IDd/hIs8cChToYiyRg7/OiQFnUI/DB4mpOzj8e/nneXi
pl5DivyTYW8+pn3fTS5DNglsshENVDV/HFvWffDL/yyMhtN1kwGjfWKlgQV91VkbGZNP3f7OU+UI
K2QfQIXMQFriqh0rlMhjAkwffrXhclHGfc6oDc7C+LjVi5lY52H7HpFEfMZj9sEKyKNJrWHoTimG
0xL5xm6T8kBIzG8vwtFJ1HaAmWaPGlkO6+7Bt8V2Zc/lXaT9pizKriO8G5/JKEu9eCwci9C4PdiN
Fa8o+mxJ08nG68UJmuqlM81//eZMcq8D+xif2I9/cjKVI2m9AVDwsoaig7odYRWjsZ09ZmCrN6Y7
vaWF2IYTSI2emeZGe0welFM5cyWhx1xDsjkpJItEmMW/i1ekEZZv63AVMo38buXthFbV7cVBTIF7
ezVYFIQoxuTkmcMkxntyEQj8TMDQLnqKXGIdKsZvxg6R1j5RRgClWUcHiluVShiF4DsroLBgYNxa
DWoWWZdWT+M/a7GBRQMDVVDJlpsotAd7R4IktrgXKcuxrikUI664q2289ApH9v+k/Qilsh1cjprf
/KxpHm9gy4kEQTMKUB2WfIm/TQaFLWQy54h1j1E2ZDLPsGJ8tWxTNThd33R6w7iR78SYd6Ikdwq0
lZ2AhEtHxm1UYRQhvICeyzvke5gAUvQ3gJnmUFIrNwaVcV3rMtHsSb/AtiY1PBGb2ym93JktLfaV
M/xjIdzUtsc6vBLPN7CKJx+Ynj9H3NMQzePuCUNxVbwTbsDp2KxJYfBEcFeuZ/IWCwtq4MpFdEBy
baCDVdvuzEZ3UIPhDET9n8kfhv2WnDyS2t1Yfiq77y492FoADetLUqOxL0fXFBIHtAM3l7S22S9E
pg8op5NCyye/P0EuXfbVDmj7/AfiJBVc22FQQYh0Caxa6cpjwN81XUmKXjZCJsas2pJZuLkONxKY
Z+YvsTJxAaj6uL82TfD+ZBfpqS+Y6onlLu8uqrTFGjFNlgdgXIK/kuI5qZqMhJcjm2ZeDQ/tUyjv
mRgb0eP2tsok0rd6Dfd+/c+mQwOCdwjc8pwREv7SsF284k3hJytlkxSO3SsuuuV/+13v/EVQm9UI
FiKfwCSxUiToYgB4z/vPkgWb6jR4rk9ZRdY/3Fd7vXE8tKkA9/Mx+m5gyOP6pp3oczkVZZ/H6Xnv
byRp+fj84rAHW5YYxA5SzCSkGksvUm2rWZ08XkuMXsnePOhTHoLe/3BqXh/Ven2x8Ys9PuOpTqsZ
0eUtfj9zPE2KB6DXaymmtxxWGoqKC38ohX4g5vdSPtqk4Vaucg1qEYvCBDY0zTF8GeVrHiLjJYo6
WM9gxcEt/Qks+PWLajSxAscnBBxFO3iCH33pDJqTVYD6zXySCfCph5J58kdTIwduv73OnG+sJw1+
eKKYM3YAbmMe8YtpOnc4N/+tY8g4QqyQ5t99nhSYYAm8Voi/2H927zGvAl13uHfRVe0srsWEOkZU
kt3vp8TUSfgsMTvmOVt0xBj02dAozauBT7QC3CgvOtfhSh6120G9gUs07C6GJ4FDn3OS3i3MYlxW
hXFY7h6k9FKf1cAtbfI0HqxNwyiGdwujYA4d/0ekglNpkmqTyyUKf2MEkKxpEzly8UJOEXrlf6XX
PqPgb+MsdkQOvlmeV3sKUWGb18NthoXqef4a20VdrvevJYVcacm/E4GoAu/Ek/XUFx96XMGRbuyw
BckIc17HIXsFJpZwXWYBWyjCjtu9lhufQPr1j+sbbpTz0jz+djnGW3qZfMOejcIDlfUjRuw+1MAw
atULJQxP1/zP10HCvlkC/r+CxSn4du/WKJLpROgjAXAjRpALz05K0TzRnLIcD9r+a/ToMePiQ5Q5
xfmj0OpAOglvkZOcyyYOGsdbT0ESOYM8fpk0Xex6141hVaSOGekD2+dR0xmmQHaTqoXoHRkeo3ir
FIpqdQikVZn8459gcB2zgjLRuQoN9Os06ylqV6iHguD/866BH3UqdO/bXub4uBjt8IZTq14BmjZo
ddYtMF2qW390WKDbpAVKfv1Vzm62pT7tKoGbVFyrnobs8jY/AbwA7EygvDqQYNUhQFHECYx1rb5g
iFYDj5NFBpA8QpX4Ap1iwJTrcGh8jqqVvNR6BRuqxbWe93xNd4Ze9/7U1ZXz0w8/f8k48cSxb8jH
W+nShwmKzi8DTsfrjAFmuexHmaOQ4TZ8JnZs1Fdjmk+ptV5VQohDzThwQFvDtCkCnrnaOvZue1gD
glL41ElL+qASg8iPGuOXalJ4uW/3+WJwIGz5xCWClGHSia4RGLhIX+fJfsxm0DJczhD3dds2W35r
xxMcx1gA7oju34GV57/j7VsbGY5V4dUmZd/C7ELzfSpEL8sbMvL+PiQqoFO+LLod1WBSCzBV3Md+
qeNYznAgqjBEEN2cZxQFOcJTtjF5LvzoDFYFWT7+cmVMHBaqv8qDeoPWcj3eZ6lDXti1M0TTa9fG
sByNlLSWTlsRQOhAXzV2HHH7JFECR0Fet+MdQv+LTIUFuQtvCz7AA0Eo+lxjNX7NVdgE2+nBjXuB
FOcRjCwOPHgyqPmku2/+rAKByOKgRTf7I4BDHHDKq/Fn7CkBp7G9BGxvZltY/fJzC3syR+Qh3CsD
5MfgTr9fyqkEeKSbvrWen524BWMhhQL4EGuTFcydh2DNIgzfP6OjHNd/XGaaGt21wMPdZEh91dy7
/MJx+GT27Mv7dAdKazNjKU3ljsnI+ThCcGqreEt61HrqeoauIp6oyJ1SgIh/inHl44NiDZKIzxg8
LYk2bYRL6PGZBYPSFipJOY5RakwJAblpgXkD90h86zxgqfuTmDtFqx880syo9BoaDTc9YfiZHbrE
PNiGXR0CNGTOsSI/shy8eZoTav8tcnRk/xXDL+T8LjdjZgRPGLSi2J1uPogH+g/j+C679JO9HN27
P3Cy4WTqO4Mn6S+IcxTiXrTO9JZlF/W8v2GrcwEiEwJE2galNt+7dQNZlMlWJjSAPgfKbtI1Fazg
5N3HotDl17XqDAp+3d93sAQd0fQsSU/3aYmwfh+Gu8Nq91Ou6wPbteiePZpWiAdKWILsxSQJhTd/
SwXrh6tPWdnP4xejhj+FqgU2oGCCReGV2dTVKY66seXGTJ2A2Q8hJakcXuoNP3HRDMC5WTNajLIp
wjs8erXKY8F8XkWBNNpJhZAKldBFt024vXIAEIvKvaqYKY5U2a5IovXj6BhSyz0V7lqYnONiu5TO
ZwtU9Pe/WY+wdJwL5TOCBM0cII+JGjbyO6FHcqrs62FhwbmT6ZRgD7xpqNEaDKuyrJXjFopNagzG
6nJb7XX+fgouvclAXu4FOG4G6aRyGtXZpL1d2sL0q00dRDPD6sIiXGvNBSZRw+jQeQNN+ePs6k4Z
ITLtYCtFJV0lkJz1RRAisl6IIcVKQaNInGG9KKaoYJgf5IFDuH9vYXnrxlQOHpHBy71tzRtWXzQC
SgrtbtPeGatt46z+ETUkXXIBASYdkAaICxd+X/Js++orZJv0VfTIxP2OczN6lNcuMvufiDUh57wx
yzN8ST+ahfIKRzXAdsS9MyBCo5Jr6I7/cb0nH27N4Ph815xLMdWctgG5/isX6ogt6kb15jaJfswr
SBo2e+R9eDlcbcdtW7Slwt1vS6Ol5qFZ0omnL+yf7u4c2GZzEWJc7Lh1ebZgus3ay4imZAvG9h1h
yT8309Bbszf9Q9Go0zXt9SRGbBi40W0fX8F5HlUQb0LtSpuAsLN9noqn078iikNWxZV3fRWbnggg
9b3hjgAAeYGrUVO/rpyixiLOJMOTyDiZAurC6x4iwTBhSpTbzaTL0P94ung0mSA0GrQjnqWhMVrl
FqE2TS13ElVTVf7rWWsbfHLrC6vXhDVCCeX/XRFrEr9zedb93IcMPjPa31/vN5xbuqcRQSRc8ZkB
FxJQM6cclg7dik7bY2fnA3LS+rYX7UFj6CDHSDtKWqUShCZCxm+NRXL3sDNizYwyj3pDhEky0kWK
eRYdyFeYN5OfKzDYa6M5hy2KJOgOTXH7l7IqUZ5RV9H9LQuhxMy3siXGATY7TCG8JGAe1usxIVsg
Y0ws+zDYNUsiPP9GKKTFBIdTKRzjR60puPq+BJhQbgyRHtpvJ4GOllIqbKS6UPtdaC0MXa7mdUjC
2baG+nzIODE1UKY0cMHTFb0eMVZfcBDOVStdbeYhkPd6csF1a3e2av0GySDVgInjIKqaOIzcKXA2
6PEhVUVYBheLYWskqu4xgxHKVnajOPYIOdfCzpJVzEL81R9NE15OVXY2ywaBQlsaOp1D1rCLRQ61
vFcZZiTfrVVcSLEDxGe6cOiyicNN8CKG3yz/aNnBqJJHUBJyUbC9A/a6/zsoT0k0wdMreYf6iGhf
231NUn1D8TlwgMSI/tMRL4yn5xFh87OEeabBqmGm84IzWOo79AZAvmd9/2RD3SavU9qkBL6sTPui
+EoHc4xdyKiCowQoC83zM/mzgUxDLwSuBeBw1qWgv79sc7i3dJsnYlfBVMUFnNb35oLpbb8AaK2s
WqqW35Ujsn2UxjJGd+ryK7i7RL+iv5wf+nv/+dStP7tfnJ90x8jrYdTKfp7kpQfATKLA7+V1DPH5
2hP0XmHfeLqKVw3HdgLDSgPzLgPdzmBViU2yVObLNAyCw16NFQpMlns+HU+9DdXz2pSGvVmOIUl+
RGvaJZFk1tSef5Qso7Q6HYsgdXIVhwqbvPB8en2Zc22sPC6Y5EXwxablR+QvtvErR8+m+0syxFlk
LjzW+SHLJpvfzmq4BonuEUdM4mwt8wmhdoMDRhzcRrpQQqLo4DM8JX0v7Ek2RuztXQhoFatFdsqH
UTims5JyB2sFyzV9bJ5AFTTUeaPVAJM346uCJNwutUQbDGjEbzTy8LulEGmB8F7JZHkRDMfGsT9C
6cS/JP1JQH9SJ4rau3em2rZ4d41SlPVUiF9HYJyy+T7WkQxX0+IKGiwineQgQG7aPEOCGk1Uugoq
8tWZWl8sOtrbkbAnjbUmzlNcPxAgrKSZ/gRa3OU9CM7lWzQGE0QB9JpGnlsdtx0iHbeme6Gk50x8
o2sLS0Q2i+hDvshCbougRxwXeXZTkUBfo0satiQ9mnWalaUpQIeF3OSCIIyf07oP4Ug1BHIQ/kiT
6CUK0M/AkypM7lPNxO4zkobrTOVg8ry2M09vOj6bcuwRz9DXiinzQcSoSTV9Q+cPkzsdrRGBKNpP
qzo1itpxNajnB9XOfMYSRAsraGHRy/FcjC7/a1HEqRh0GyHKbwH0mLx2DRSValtQOfZGBj9IVkmF
xLAqe5BLTKQQWRLH41kCFKtGI2MVxFHlPKYcLclmIKgrTdScWEVWME0gYj2bN6cF0gzLnC92DUPn
Pm5KctVHgsIaRmXEnXYwBWs7nES31zGKZUcLNt5ETh+3CAsKTrKEGxd9/kWBMg+0y6NBhNjL5yVm
YtRBBtRAYqyfDUtTcy8HdxDAdIb4ZlYMHLWfIUxQctHm7pL4/iPGVcXZ2G9Gt9m3xHh2DC6203Mz
1ydGkeImZrys8cZf3F+qEn+y6m4sbmhQRj6dokRTfau96+WVtyuDgDAZp8Ce7tt9NBxW47p0OAod
TozXsw1AB4yvRWe/NrWfrw6s7vSMOXvCxksJRFN+67iN+GDD0VtexGnJqZDKkKguSK+2puC9SQOq
bZ5rLPcOsYtTCO+n8i/DY3kVvU/bynKKteGDGj49Pif36fR5rNOyZxE0TzNbZ0cGwwvg8fpE6v4V
tDifw1scEACtg0ldoxFLLno1GIKIiYfbX+dOhDFTX9wkXdarp5eNmi92dzvAEx0150TRLFjvq966
Bf/KAu3lf2mrjBJKg5pCOxFUNBrmUkoSP6cGeHKcHu6rrbBBpQu137nLxQrBTZkNrGDFY/HNNeXr
BuaWHIwKNFzf7F97pcRyzRimv1X/eeycSYWKkT8VUh0zIIIZI86WcNzMyzOWLLjP5L3VLmeRGWsB
eU69wbBh2KTSYsSyztgPWAVtIEAOmmo/iDY/BeJJHWJwZOO1eGClSuOgrYUKryWkY4fwdsXqe/xW
sZyOV/abhnLJUdnHme/vTmIZA5zfO2LG1JUgtETU8Cr4JVFYSOMFHpJGs4JWXZToBvjYSoWlkROe
9E9Ha8JcFYQZbZ8id903FbOgP2Lj1zt5Br5tywvoMWQOcYhuxTKHGfqt9HVgO+JaSYLrcu5qSTnM
SXTeBQcph1A5rMLDLPKn/GqGrnNhow6PLE1G8Fkd1i9NbL4GAremj8tSOwAxDbL3ILDY/sOm0Gqs
wkZTN9CGv6468XOkXLDmhvgst6FX6fNH88N/71oY8HlfXPUne3/JAzojjH90o5MlTr01Or5Tpd4u
o73YvnM+McCPx2PuKUd24m09f0HOF1Rj5SN5bIrHWOICGRm+oG38aClDieK4OCi/BYK7c0RN5on6
2tM3D1hVJoBvuqb1XetQZtdaTX6pHQnr/3AwkasJmWKT1ah92iTAeR4nTrGf8M8i1FnUExXHHXLR
Gr9Opr2Y3Bq6h5fcqVPuiDjEOAGPFpXUudAyNDux21YV3ZHDtYqXBrhfsLXjC20qzHsU5LhfSE/7
ouynGCJoIlzYjcF0ZOa/fq9yUySCJXVOJsEr7R/aklwZRLEXsWinW4vcLqlrWjMu2V9NGz5Iwpyy
j6YPWtZsknR0gs8aik35W43PCiqee/OkYfjq3bBEAYyHqTtqhW/FBsZFQi5LqkHHFk5ou3j0ox35
RsrmaISx8S4kDExKtxicYzmV/PuAaOMAked4STNU5Q5o8aLSXwaF0rB76EqFqPdyAh4PmFEeqMpO
fGV4ojJRQN4JWKbcIonsqAUougSPHUjJYVvJ7uZIQ92SCAUGp7eo0e5e6WxdwGS0FL8QzgaDKGkw
Opkkl6bJXAhLV/n5/IgQMBm2Lj/6L9YuSoVsdNqQCWHfZUuIKsyZETw3NuRscgukydq1TbxR6hyZ
nCYNVcRmfJU+7juzHo1E0vL9FiWAxSJBTFJ5q9SPTQIyMAtGUvFPqUA1VOJewsliOIDxmyPO4Uhl
YH//ex73oCAA/D8OaBys3efwL0sjYOXSCCj7aOkQZEWg2C5nLXIYEEqsxupdDMUiETW8fFfkz0Tb
GTkcqVPLS4iluLmc4e3foT2JeGWALomyJuMd+yfn19mhKFINHa9yX+AhqIXOTrQqTdcvSzbByrZY
ydz+AqaYT/cpdQM8wMRqShTI8Ugd++2SmPmu2cL0z85CZI7oh87+Fk672TUvscwkFKyMKIWG+U4m
jp8mRblKVPVormtiJ7AQJHW3bPQDkWoT9D5zGNfHIrRgkFliokBDArXDiRS4Fx82JX8tJNvCMcGe
9Jt6UPqwrLv5mXz1eK4wdT/ix7G8oV5lWQm1J9QXz3J9HBvAKKsrinbVhtVHFun31617XB29F6Zc
QB900sSuxEUoE1lGPf1OYzgtHcnfBlHEuU91uhMWpLuoWoXoDjIrlwHqrBRgSr8KHTzThnCanPZX
oBtT6nWbShJhkzqc30B2z588xRweq+CFwWom1VzrG7+bi1b0siNelWrGh4WKZnuoJCh6FJK80vjo
LY83w1GsPPpwBKoOoOT0PuS0MaugS3LQTMHz3TE7AoQ6BB2pQTwlBitW+SRE3B1ApqNAURkw/wPZ
iYP99qFfNdRp7hhcQuclcfeYbA/Pjhf2msNDhlRmNLa6lj32lLSGVUT70sXuLzg5Gmfz80UBu7w/
QWhf12itNHKtRrDcbTlKFj4vOwE8rHDe0Mcioq7+DlEgz5C6vc5G3Z4DuGq+hgdxs6XkrenZAAQk
eO3ofQJGYilsxPRpl2rTdG08CzpxFi1FeYMTX3caiwcCqvjfbACMbunWjIhbVr4Huyiyu54ikB6/
SE6cGHtOy1FaaYv4lTLuNOuuaJWZj90zO8WCNJXAIdJJuzsApyK90Evjk8eMkiALC6zDCCCca8KU
335gyLMKeE6DRhH8nx+tUbhJAUrn/0b3Z9sJEF82wnkahUvzAKK9aXunnOKP9kxEqELYsNgov8pX
lGXnGg8n/AkkpWMUXbgxhPMf6JdVRAvebofMJBtyEyVfPHZDiZ13G9/gYzVZ5E+YqspMO8/Lq8ZV
Bh4GqNDMTnHUd8qh/v7w9Jd2h3YdBSth/RKk3JWeU3SgL5YYmgXxbrcxY+JAoSAVaqbarEBUmXcn
BcM35eIAuMwHvWKSaPJwOwDRowDhIv1taPY/AtfTmumLoVIfdOIZw6kwW3jJpiepMMHriLAMzFV1
M5l7WHXWcjyT9W+9OA7KzwgSkvwGUp+bGFfeCeZW8s09TfsllvltuUz/YUm6GI1EgMXVYAeq2zK8
dIJzjkj19YY4M4VmiSk0qyq26mKpklZrs6nTRRrgZaX56pJbYZzuFsed3BWVerKFmLiQ0l7AutfA
nJR+9/isMoQrdzl9DjZdSs8ViYLjVp3qtlaNH9JaU6APlr/sLBfV1mXbqjqe0X9ty531msNkTTzO
YthdfDfWnXaAXVIYD41YU8WkzH0oD04dO1CUylzwtrwNnJ7jj3C+rN1loeHyFlrdOzOAA1tQqMtd
vYh0Ev685hypovR60CI+MjrFalDMC+WEc9jpFy9H4CDlgBMYu3Ka7NxHpdKeTAOIs4kvbDmdHKqC
j93qAXajtuIWWkkmiJqN9pURcjLi207AIYBseDVTELQTVEUbj1A4UI2Uj5YG4AdfEWV0uF40sHf7
UmfYwHzbGc5vh3hRBRQO4YOdiVnYBlZjE6xQQQl2EGXKtf69wD2jzgTAzaCY0FIJ/OvrW5KlWQdr
Uah02AATXkvA5If77U2TPyJOflvR9C08ypunrBcWFrlHJL4yt277p58r8z+MFIDVNgGYX/NyP5gm
YVG8vRs7RU3Pn88kBryA8JDIerKWW/qt565TeqLq8XIa5/CaiIni2BVEiuruMyLND1XG+dyiN7tC
xoHdq0/BInqNKigNgWKKyI2UlOObLrVqXnodETI2+fBnQCJUtS1YL3hpzTX/xg+6y0lHsdo5P1Is
IKBAgUgBahScPv3nC3enWZdL/6AVMP1Wo3OwT3OYJiaQU/h65VMm43/ux8qt6OdeeSerLJbTkgU4
DZiw/iYSvANSgXMd4Zn8ADx9urnd/nDbitpLWBfcsTdzfQbKwYW+y1rBiiYOueCQx7BASOtgCkvc
p2NDipwDmVv3Tty/RXfEuBF4ibk5NE0AOzBGNuApKoKVwrougwOUcQDCXXUwHXaV+cI7g8sFhGsn
/APnVNqxiABjI8XJ9Edb0/1oAMCO/8VPuHxDfcTD/7XSF4HwtlctSD3R0PqkPXSVoJ0lwHAHciuy
4y+dznrP1kWQmVzha8ZfTfVt6Dgqq8U2Atj76aHJ2Q/cw+Cc91VR2Ze4XKOdkkp+lbs3F7wxau5a
SfyBP/Gt+zMXYBMgkNpwy1vvlkLH4hApsrm3f88lbqDAetZELydpAbGHAcLYOBnG7mawhgNqwCk2
qG39oyJZhB4PAFxNRB2DUqL2aK/tK4FwOnb6FnFogLx/VmUz2N55D21gKRvqL0dG6YTg7hpRdjrl
n97MQ2FyKFMLesKpiwrBCXWkF4d6QRLK4DYQdNePx5dhbrfaYanw9gh4hQDyXSmYM0LrbXGLqhSD
uaOGr7lZgBGF4LE0JuSIJL5hXpoQNqGtfCOT5O3SAFrpke2LtggA7eDLpuW6hlaFsyPL5YxgEuBC
g3I+t4qNbyLH2U8BATZBVocUFBRGUYZhGSGweybk5Cyl3L5pNmBEmGGad641x3hxzvKt4Jhpyh8g
LtU7QVgyC5FS7OwiOhN5ZWuypd3nRR/HLLjsDdianYF8Pnhba1IdPuZjRo6OnDQyKjZHmrettxfT
e3m5mf38bhPCWAgbRUH3CwjvBDKR52wR469Tk4xCuG56IXj8w64+u34daY/uHYAaxCLcrxfEtTry
3IpDSaHrASV86Ow44xmZwLaYyvaapRL8oQvUGiVyoA4zbgI+L1LxCm4e+N7VEwz1KrEzFx8tI9Z7
CPMqybamiHCl/0M5qHdgrou5uOqc1XiNYTwyJ6sRPs0TB9OLMb3hGnUdz99m9R19qZSOOSX6JZns
O5eGm4CJIVhTBsO/cpxnUypJO/f/rkBEzfe1eD6DiIF164m6/0dbNhIW6jlIJtB4UfFIGfC/qNQL
Uj4F/HX9OYzL6m15DuctEXc9hXFKBDzYvQw6ycahIyoXjyZ05MGMMbor/Lj5CD2ZTiZ1vOBYQPzb
KdEVZ05hw13cl0A2zT8QqVaUAKcBkvr7ps5Pl7Ptv+EXLLiiB104S+lLq1ff2OM+whk1JsGN5g3Y
ei8TOdboOiXqBFA8jTJ1vvCzTbSddzObt2MYJotSUPkIexaQVKyWLuThegXLbjbmDtgYC6cP73pf
oqW1449Q0EezGil0IAceUQW4EY7HiyX9gJcsghgG+KiZK683gUPQg2in5ju9jt3EJlLNmo4iA1+o
ZJ/Q7AO9Hn2Mdpn0PWUeCpGz8CBO2Nfy8T078gXeXFOMuWv5ecBYYSeWAPLqGu6MTCnNz9BwSd3K
C8jDGeha8q8ow7ndVgnC5Vc8/eYL7gG7W7r04avtfxXnF5eJAjvIPX2aKlYSyQziyk1I1jGKygvU
oeVB913cjWxb7su5JROiruaFGs2B4+9fCf5X/bYwHXwEW77lKg8OgGxEvGLAvj3xUR6uoSAPsl/r
Xs0ezDnizYYEg3P5SUySFJIVYxcVGmbP9Ma0MfJqxD0h2p2ZYrNB9iTmmqBNy9N54ZhwYsP+Odov
e/Z7k3OHA8skuBlofjavXkFM+h3uYmkBds/3zeHfGtmXWNz/9nQ8EoNjXSC8ApUH8hgaq9I/u0gQ
GZeNbd+UUlQVsZZaqSa0dz8om/dveWVY+V6GqviJ8g2fcobQzzLvRTld1I6VwirPBLS+FnQFlnr+
fLlVrW8WqJYD4Mvhd6nit379mgFKDiy0LMU9DjpHKpe0Rb4FTJFMzgHmKnV4G2ltg5DVY6QZXu5k
Sa1xgFsDgVM/0YnOz+PEIhrkccRim+RbXZuR3Ct1wuWR4Cr286T5D8RDo2GgEBBTfneOdriFuYXU
P8FRfjwSq7Mf/2P4r+AiJRpParHHy9qffWk7q32Ll7XABO+BWNk13q+gvkmebnNazPbHMBQ282OQ
HxHgWTl5GRbEVEQHnk4SwUB3dKwr+Ibnu2DLp/4buQwogZ5uV0WuLxRn7iYHqqMnDSGJ/lU8EJHf
YqbwRltiHg+Flhfpj4N9vBKy+QsXU4UoQZUvysrWzTZol1q1vrtxg7lYR42ElwUUoZIjt+XuDG7T
8QnboXabO+OabxKtVanDzkmveNuzAjW6bWSiD1XmxzhwNA+vUhDSn2Pfx1+G3h3O3u/ipfljdsd3
POxUxsd8nZnluWokJ8MWzdpKgJbU8kP1UF1y+RoZsm731T9IW22Jhgf0f9Of3QKEZB1Z7zJeMP3c
7zTzSLnijE1Kqs58hcmxIwyCHDDV5MhiSizSRxZ9rmiuTtQZMObZxyrM2wQONEhb1G3gMsGFXHS8
JWVKjnPvu8gZ8e8czuPuf3XjVgjH58riuz/HGeKHe5KATg89iWOhI9G/cTfeOnWIBVCqNaGyTntE
WYKmv+NHk7IHZKbgDG2JOgvX1khQu8Yx9c6szbbbBNcwBxGdrdw1EkWsy5JQhNt1TVFxaHYdT8e5
sd6RCVK3mZPb9KdnY+3j9IMnl0y5Eko+wqynYYE2hsydhKWKbq3h0HuhFg8j5FwEIEQH4sIQhRv5
zTTyklcFdovwhrGCZ6nr9vk+SmgNiu9F65eyEAFuTuTQG/GWxOp4TeJFeLuqTELbQivyvxXvlcrc
3DEGm+tgzVrqCP/UnKvsN3SdHDo3CBhtPcOkT+Chhw6fd7qKgcRNbJckzHJeUrd7LfZy0htGbekX
7ewI6MrmMzR+ZLqX7cLOjF2qfrSYHGA9FYFxZcI0WNEKANXi1C0iJEoEnVwU3daukIY0qYwJiZR0
9m1Pb5tsQTSMMGN7vqmBs2POl0NIW19jQn47bU5ehPFvwtM4MwFy4+dcZ3/ejoli3f0b1Gn3dzQV
cmQzQ8r6Jib0nMF9HSbRiRui0x9gIHtQ5MBukFwuWoPRJBsiMe07VzdGu12FaWRGxV5YMLA8b/3a
3QF+QXkT6sDJndiUo+ezQdCSgaeDwzKfSws1QMlVXIowOKA08XM/4kHBYs40i+EijcFtNnlDkslM
g11jsYPDTjC+few/LeJN2qhZqLwlM+E05sZ9DqUdie7QmFhW5TOwGRLxgviuGJFccn505lmOwVoc
2beD9sZYkHN07DCa/mi0SjcuDxw+1JLsx+0uCFPl08ziDVz9XhqURWThxoNvQZLcC3ib6k3J34ak
Na8sNQxiEKAhBoRIHOzRrJFEhs8+DSoi0d1jIxCy2/XsfOgwgIh8XrGPFzTLCGvY9s4vbH/8TKjC
lc2N0YBFK6Ekzpc1buD6LcayZ5eTxnIBLacf8Qhd+N25dUlXLz6GBk0D8J4TBcvYcMJkF2VGZMeo
unpAjM8WALuzUsAGxHGQyc5whdyFJgYJ9py+A2nKELbNkvYK7IfhwLbOSfUkbZBVVFqm97BavXSv
7yeqdJOsaAKYczddn1mC8RqfURiZArU1qGY36Wpropf8/Kl73uARa4YTDKX8CLJW2zV2Jb1qIO8j
prPHs0MTNNVcpXljaBsRyGNMO01xgUfYF6G3E6cTEzcvz8UMZ3HnzxhaFCVsC2A1jBuclF3Duk/V
ns+akEqaifwCWOJgHL9Qe93Il/R1KL22lPxI6aCIKvIF4BJZP/gVRt/RtNskQxmDYN4dGWGrqiml
XPQ9JnqF3FA/UROih+Zo54vjvHRLEeh71eoqeNwka9juljCUOTrBsAF36Pe958bRHfQg1FwSfnEE
z9BC2RmMFEiWZvJcBMNQ+GVNmUPQFhFHsBVI08zBrdDUbmfQE9IODgdWIQso7/OvJ7F9KTZysntY
vCu/SBDJYqQbmQPo9oCFRAhVkRIMuFaQanaI1QylF3c2x9VZ5ckzVF9IuB6JnsaxVJ6PkiopMyy/
KUBBvGtaNELejnx/A9siXWsVPSYC48/2ws7VgeszXfVmVehlwWvq8ahxIW535YDjRHdzEIKmdxI7
uXR5OMQ8Ts5K9lodX0TIlO6I26Yrst9hM92OL7Jsf4flSOweRLNeAtlbK7HpcMnhSCOfnwf2dQvO
QZgm/a37rBndRLIYXApvNm65/2sxJ18/w8RM9bbds4WdN7coE6ba4Zf4AiEUGdp35Roj1F8CNnPh
CHiuYjPwxGvl476+30UHCHHduvUB/q5CqX1mYMsdAQqMTxBmkv+PkbCac68SMj7AtBfK0cxPLDb2
x7WEoFO9nLPpyt050Az41YJv7V1s5TisIU0Bzkvn7bkBlBFafxMeGK43vfgGetyAv3IhTCHQug2W
LZHNoBnof7bVxetTjLbm6xxHqKKwYh0HF9eIz5QpexRHWudvoQzh2MmX0Z8FuskJdLwi/e5uPDJ9
QjbKjjR6hINOTsDIjX3s0KfVy17s/iTLroW4PJvb/uZnMvsAUwuxzdE/BhSLAbeUoZPXQHMbe028
CNCcLxV40r1bWpdxHjJxqPXUaetUfUUxtwyZAMncYuGpXWPPRzltd+iUZQ4fx84pFA6uU32YKB7v
Ob6filktBeLUAJ3fkBw1Ny8RC6SQWOHujveGQJ+EkR70/ahHzurYuYuI0nGrkpYknE7lKfaFFz0a
imhZhgJeSVTQdXe+ciCbxMrnBdFUc5knguwTU3DhEMc7HSWGsfZ2ZCH8kDEGkbl1xWvwxjynxOV7
f/k9KarT3bRuQURTuns64OVdwuqmBHQzwaYLZEhjGKypBDxIFnK1OnjZBEMg/Drgby1+jShK148S
PY29U39Zg8yWHXErG48/54+ytlnbErakHvKQlgYXYwQoHbw3hzoYUY+oHLDIOO92Dl+zIN2M8V0O
Z1/ShOEh8jTZ4zcJxqD+2y1Hs/zl/dJWRuPEm9RsSXwJUpMnM0qaAwz1SUNrh9/FErB1AZvPGrcz
67heH40F+JjVj52Fx1S5hn6GuFuxuvqYxh/qbEDQsmmF92l0oI4Ff1KIZVivenFycQr4ghVlb4Xq
EtSfueC4mJ/nP02CzZJYy6ujtsm81pDQ5UcT5jrR6jhgUrHUjIiiuLaYqKMkTinJ1qv6TB/p5Tz4
nUScdQk8dov+JIqZGYILFlmMLT07Nn6BnHPTWc3WhRKgUA9dP26F38DVq0jnDYMc2LbR/RhXx08r
1hMy+SYGVSGZSw3/T2lNHaFNn2vrQaXKPO9Bwr6dPK9EcvyvVoWUdS4EcuID20ek3lhZom8gDOuh
WgwnkrcYB3j6qFHU9LxaaUlzMgDgCmfSLt4+INgh8YCPl2ifqrM2cj2foKoJyjjI+J8BsOMxz3RX
cfmFMQk1K16mg3pwX5nA6x3XDHs8n/kUstroSPWu3iGf6IdUqNL42JnbCuut5KABC0wuXf1f1bL2
LX7dC9yoTlGz1zuOOYbU995MagZHSbSBsTO5hiJJgy0rLZmKM53ywsNpkKDJdCLSCo/5jjr2n8qS
KfSl6/K97ienXA/2HodnFD+iV0l+ryQGguWTwmcGVaWm9TepKKPWnoo6JUlf3Jhuz+dbUgy1gBgL
DlNba3nAnMkZF31xFNc0CWAU7zc5FRfIZU8UfVixz2zzZh0r3H4t8tE/O+3Tq3pS06OdHjW16t1g
TmK8h/sd15uqLh58vU8IucAosBzZWULJLsyDD+Yvclrc1NFHpIFuDMGr3FFaLeX6CB8kpfiZktSd
E0u1H48n7ySHlBWfCeZSLpVUCXqUd/WEdVh0+08/G16fDEtTDWbZmlIU4MLS6Nvvx9+sEX0V8Qby
o5AiD2Bm0C75BZc0h+XWGPCXJx6Xj4DrYBifNSeRp5VTaENCewzJ6b2p+UNEbci1WcfUXx1nnBdp
neUG6eMzp/JgWNPBJNNcqJNG+TtQ76oNoWYomKB16qYUNTWo6d9cGGtckLXwagDUdctrLoLBmkk3
K9gU6sNCQ6SCEXOmpTP0nJK9MJeKdzl0nVl2s8v+IOKFYhR9sHMz4KKIQ9Qzj7eN970SJ1KOKa39
+Am/PxA7M3lgpa862DI3plmAEKGN183WZyApl/1t7Iw+o2QIGha2zfw1ZeUMlP5WIEPoP30q5Ywv
BvPqPi1lU5SoVB3Qit1PFPZ22wQpAfGKk70SqmlfDUkX1Gx5HGWQVcOaRb03iZVv8MWmYwTa02je
fTKw+7ZMyqNdc6gM2VX9UCOKKq6D3jjCDUTnk84dusK4dPf7c437iWfZ9tydT+5E80dvn59HUWao
7FWL7QiP+nPsM6DR/R+TNow0FwLJqMeHpHgtc2tCtTCxvW8qmid2po6f28DcQR2hqtvScse3yXVT
Wx9fRw/TrMCzgrXywpR8v4imTCyjauDFbv+V25EUqdQSo0+cdi9WCfVBlpOQ2a9To+t9BWvn6T8g
2GhFXQhScwd2Ca2W1E2F1m4k10/agFvlOWCiUuce1gLAHglmVsZLwsUTDhEVB5q1N/4zYY+dLesR
u84f0oOif9uf3vgAU3MUtQMRl/XDYnREjIfe7ZzDrN7agZHcaZGDvIlvH4GLYRTyk/G11iADEtx6
uGwPjjJcWr/cNQjtXrXbHi/c6m1ID75nLIO8Lf69rxu7Q56aG+/gbPG8QnJzc2Cc3PeuwpVOZXZm
oJdSnjMGVnfG5QnZ+NLsSqVcg4ddXk1V7MZq0bp0WVAECm59guQqNSWGjTw0HoFgKgfRs2uihb1F
P3lzatvzzghsXRe5Um4jaT1yorpSm8kpBGj1NDFBSKIdW3ndlR6ig2JyLdZI4eXkRA3pgF9vUSV3
1Tm8a+dBA8bAmm0aZcimU8bqs1j6JQq1rrNaEUYyVa3oS2zWmh96J2rKTEvehQq1JQs3ylyKq5pM
lLKu4a5ehB26Zqc2YphTwBMsiZsAXf958DhPffMe6Ybqb4yNZXeyUmPTxXnbVkumFlzMiOrwK6CF
k/nw5hjsAJKqJo1L8g0hJXB+b36D7dVWtdMYdsTWXSGzVCxqSz/zr77pBzTefkURmIX3Ya0krGni
5VCC2HVB3ny8xZBgPDBvkPmVTLQxpbI0qP4TbpqDCZTQm9ozhR3NTgUP5Qid1LLvtvhyaj5HPbyg
AzwzhIPgc8w+No5MQFRaFmijp5B5TXBx040N0ihxvmiHCpdBy6BaDEcmSJIgk26/wOCw1sO012a0
/9NNKAMGKuGdm9DGjtNvV5fi2kvLxn7D2iutSs98BE/pwFCbZvl0Bm424tcQXqpnVbGGY50H9/ud
8sFbmDMmHz+87/MuFk36uJTObpeEBPpUpJz6PwH8yGAfZmHlsNYxQWtrJG+/OlZjD98x6xyNudy4
0YoSwDkZdv60mI1e2nI9Uw4MSqzFki1ZpA2C0EPRaftHvcIuZGfRkdsG2uMR3ZfWIUni2X23aOoi
idPHTsSiMdGtfwekJybbscr7xsrEv/tf3suHUDXy71wgjWp7f3BEV6ulJ+/Dv5JQ5Y9KVN+IEGRz
fw/ALXBYRkewLr96ntDlKjz+Px4lFxOWvaeSebEIpIuLTJ/l03/NyF2BzqwIJb1BgJEg+xCJrwub
jR0r7HOiJuKgJtNXCz6GBpu2gHBwu5+84nHy6PPnHeEm9P0zlsOs0MCzzpa55RRdsCV9n39ygEsw
Bw8TFc3622jsrHrTqBNDlKmOxWtpcfFYZGIddbV2NxDnTEYQIzvTSCVT1Zw1qto/gyfZcHJn9MVb
tp1SzDrQ1Sv7lMJCmJ165LGqSf0/wUR30ECfUKqwqipkOr+3oTWKF0gxxMs10Z+ZTzkfBvAl1mB2
ypDQcjUTAWMaR1aKaC0x4y0BpaXSUNjRpWkNph02CmNrYydgUjUJ2s2vNUdRh2b12pmTdz3miUVi
gQ5DSIR5EQ5znMdDwPxtAM5VxPDIZ4dPY2LTQCRk+lpbv9ZxXJDYl5BOyZaO422phQr+l4usko+E
JlddKhFojt0eawXLmeb/7RNLW/Wpfs/egGPI+JHUvHfq3bfnA8Jf3RJRHmKRK0ws69zo66+X+hD3
jhUVgR/pGW1a+1E5CmI4dpWgBpKD0lnQKFG1SSluFgdsXqP+Te848vD0/iJcacILYzP+b89Rq1gG
ZGHlV3yGi5sX4GUAw7Yr/erBCuSeykkU6oKkVl7LCqYnG0JoxKf0trDqvO9txicH0bP1oAP057NI
R/WEH4gjiqSTyG48DUrK0lE3kRnq4AdYHLtO8U6O6AEgstyMSYaa6AFsFKqX5akT9nI/5A0g8dSR
Xc3rK9rr0RabuGqcvLCGVF7VzwqyuCKgQALaTJ/B61boqKgJ3alN81qh9NgoLJEcuZkolSHFi4Zn
lrG59fih2MJqKnZUe7ir3d0c89rnSqX+zy055hOkvzqORS0b/9L2NkrmiHS6xYUMVxjTFVsKFdZm
vty89oCUCZNVFm1qjUN3ZdmJrrV1WBJReT8q2PiXAXH2S9AroFfKSUSQOs/FNIqiM52qLSZsg3j7
ryKcX8C8cxHYbi1rtxqP6kFI2pF1Yw+o9Fk/ATdkGaXBUwCRZ2DuzS3jvgUmWlSnO1Gl0hM2/gaA
qkFsV9ElewQmq76st/fxjjbBW0weYHt1aYfb4hJpTnpeLbzBCC3sS1011GPoU/5Den0HCCRltq2N
jLbkMG15qGgcqvAiqHBdHbgJCAPqygAzbI/0IyTypZLgzFhGoFZq9W302IDxt7UIB4c3a5OiezJz
UkA5nbUT9oEDw6eDDWVftYWDerOEv6qTWdUue3bJexY3eiGCWcbt7eOiCX2kxT7MEbli6bWTp2WE
EpS4KKWLKqinHGVXamzxbrXEjLqgxszBBlkCLSJbMTG99MxpjcZl/djyCpQH1IaHHGOVECiQyQi/
w8swBXbttOqc6ZVr0pfL6+7i+KvIzVYlluBvzmqp/SQz4p6QCTGaaFRTmNCsfdL5JRoU+hotqOo2
gB0drnGeuSmlMebuGqjXR6IAoUZmgPBUPicSjtIWxZ0PEcJLVic7tpktuC2hC1PQMKLQxnACNVu5
b4mhBbhhhRq8dNJ+ZT9lqqZnzgL+TB7v7U/3n3q48oJ4SkrcZ5f2BoUPtUdm5naaoeLBK8I9GZSx
EsrO7Fwxq326xrD4nzPwPf+9c7l3KOVdCpgFIRsJDyT6BJFBpgaVK3WURHFIzoMd9Ju6j0Qa3CyN
Kb6rAve+Aud7ZIoIkcUsJ2GLqjNvP2Jp3F7eyQFf/avg4CiQ/xx0A0YNzBEFeUDVt6TO7Eq73DrA
qNTYbesOZfxX3r1PT+aBsTvXTP/iDNaslGJucxjCzrUwh+ww6vkDWouLEHmJU2tZXQDBm97FpuQ6
vnLAqn6wXKSSOQ/NdaX3VdWGmTjn3JJ1Pmbn2EyV4BBm8l2Hkq4HqkCE9/JnxajFeqn4V6hoRnAq
wshtV83jLl7873fQyXzw1BiyG+jpBTnZENxNhpzqRz5v05b8Qo1WQR8on2YgyQ0DUmGL/rzI0L+1
6IEnszr6kS96Ec+cyqYkWJ6CaHzWpgbzdM6sFZhT0p0LzUtF8jXGp64SnRdx4ITu6FPNlQ7piuGZ
GYllx5wJ+N07M6KMplHbwQ2RGr3igVdlf+QwxiM4XiqanefPqIJ7kxE+446r1SWsivAPd8IXaq2n
vNwaaOzoHHn8ae4bqQbjMeSBy9cU0CG5hS+DNAiTdy5JgACn+O6zcwq7tWg34t3Z9dq0KaawUtTt
KkqWfQOk0NuOVdAgUt3FIPLav6yvw1hLMErNOJJulswyNkUOSZ9vYlOQrGl64Jal0ZJvuEVzQXB8
H7DyMhuWuPGiptCM4xXkuiMjLxy0pRyPMRJ+gDDN5phTs8RXd7/ArgSVT/PXYvJYYlTNis75UCRQ
ERTDmB3TQbsSjGvyPokT3ThCynQtJ7WBp86JUEqCaI9etVQSQG5R5eVUA4L4OYAUmMzlmeDXNZdD
k0ms7ZYhbUR8hfG7RJi3d1SsLK5tglLvJK9o+sbDnaJOa1cyPXPdetZGyzPD7n1PaSHv5q8Y75RF
K+NmLj/tGCRvvC48hcEsN4zVuMCmYwxtlZDbdeYKq6AvBx1CpQuopockiHkJZtCCVX8azN6cap2h
3FC5dLuK9xhhvNf0JT5vjchmkRfuU9yr70IoEedYcG9Ck2hjswiFzA9Qcp95fKACpQb2ILzlBLBo
E5xdvKhiKczADP+bjHTKNIQ5eLsOHPVIPMx+5WXTtmw6pb2RDLPoh3eDD5gBWgnXHj+voY0FKF9r
xLMuvVtY6sNh1jwcZs+z7a8sQ0WiJonSidpigh2wpHtU3+bQsqQFh3jkNcFXX6VvsowkxpNY5A8I
lYcSly5Tmh5ae+kzLPJz4LlMi1IxoEIXn4XlMmYE3bSoMwYNxPl8Yoi0ppDriSFuzS+7tsjXVvUS
AqBp+HasLTGejcNpu3+lthgTgI2i0EisSYFh5950JuEj//w0yFej3B/zv+AWBZ1Y+pcxs7DHj9fG
E/dVo7GrsDvAu0SsHwL58lGq8JKZVBJaTjrkb3fzHpz43pyGKJYoFArNKVm9DXCPfsBd0hFVjV87
tK0nvGFU8Ia9hTrWaneLSpYWDciXhXwJuGu7X6UBKpDLHfKFL0PNjhE44KIPud1DOcKJybSANIAP
0Jzavjz4o3cNgxVavyjJdMv6Ps+Nt43yW+2I2bj0B+m7R78c4Q9vd+e8OmhTz7fBY+3KjFkO9njl
JKMO85qpzww4nExB+4GlaYeSB8pM8wh2SgypGwdkUjedXSbe6MofcwOTh46KLoEIMDmtrwACzTNf
u+rg28rqKaCWUZwkUfKNLzYtt+rIrEuz5RuzAJXcrTx7AyLjV2iNAd2rhp86bC7rLGQwZi1DDv9C
gJmBdN3lqsaJctbT5ruNOSoVogsJg+AFBJTtqCRnTE23vdQE4SUVz9JiSOPEgWQ6qspBCZ1Qy2tI
FMMYMFk00e4L/kHp4yfuRngqpFF/QsFNRj5sJZ9KdIvQ03aaZXzXSGeEP66UlqMlOGSOGNMbhxoL
brgDt/9iOsXlF4S7YYRIaIKl8O8Xd9iJlt/JaAx/mn2X3ryJUgPMcCOZ1SIfWRYmcmKQACNHmUzS
iHQoJnQexn9CquFQUaAn0d2XEWfuCOuA28dg5Cge/e4f/waiJAiYK/7h98jXCrUUiP8DOqgs6U3h
OXnMqLQPezdjjxzMlEza4qa1+EkqCd9ANa11Xqc9aQFbnaXFq5KQEpeg/XRacVLQphuxbbBZ/2I6
F00wLJ+/HgCtFypcrApUamEZjLXredpkkiTjzCXM3peCuUmEOKUkI/I5XWYFa7iPGZ97iVUHvo56
eRBDCIvFCXEd9+/h9HZtQMZ0HbftcweSwYrXqg1M0j8m1Z73gcv1uvTE6bC+HZ34j44bYHtIHKSH
c1GN0cQw2WZEfw4i6Ii2imD8B5AwhB6Gwy1GDlHBfuDsaF5O6AtN7GQaX0b6Ct+4ly1MBOZrE7y0
7LV+AUqk6x20TsdEf2AQMHl5E0wFDpNxyG8w582uTEULcN1ezaDBG5upXt7hcM6LS3hkgEhqotsV
XWA/EkfHKsDVX2StHWsSK3MYmtjYocR2bVGa87/g477ehmyUa6dmjhn3K/iQMQDp610KQKt9oCGo
bCpO0rRfeB0A7ovSTsmTedM8l94PWfrpD5lFDeGf5U5RFDTibBeRM8bLZ0AI3Q152K8BXEgrXiYq
wQ6qo1DCOz/jGxZFblooOr1Rxzaz2yBp4XWj828L3+pz9ZwN0cogL3TIcOEH+PTMDiJgDOcaI5y6
OTxnvJdV8Q7C7Ll45AYoZ3NiadKaOOiEKw3nTUOihvTtEkYlR9WewH3yWMiaDRy7iwswa+JoicZB
txjLLMrKgAEtCOi0cj1/LXUa8CnpfApGSXMfPdNxZVUnnowk6rl1ILifZdwbEVUb4inHilIrYK8q
NqafUJLxk/jKkKong/SMLfvBykhl+ScRm/vfE2Uu3zuFBd4wtKFmFG/bhkP9KeNyXqSdN5vgYEOD
waetIl2lmvj0qsB3SRgZlDzBBRMd/82CbxDqRydU0FTtbBhIBavHqXiARbs0GrO6pNDvrvxdRfHB
WAFIYrm/ME9d1aZhPtNaRRUaF577Xi9CsmFmxM+xvX1dDkXGocACY5dFRt+0WXbxirXxwsyaCmtZ
ztIANqxxtItHvjjvJmZvUP0Qy2hngoLQpxjrElNhG/OwPAfu2ItlpnHtGTDhl9uciAU48O+hwpal
9C8gEA0xMNpS4XxuRDcOjRp9P57aK1fjLkHBt6pVq94d52yNE9PBH/vAM9VnmVByMptSZo4QtpBC
YRMwjkB2D1ousO0toXtMKDO/D5x8spXxlYXz0WFBHe5LXGHbXpztZaQCxRD/Bg3DTs1edsB8SKxu
dBShuckbO78O6EbhdZvYS64L+1D8e+RO78Lzw85lYG8Jox0uKvNR+lniYOAwsRWh0wwp570Illwf
87v6KEHdLD8Z/UPUm8teaYq9m7pmouZv77K8CTX2fxVURZFIh2z49VHNRDhuGIRnV5LwZqY4F8zG
IHcmZ+DdZ9jEYCyRLPTnenLxq3/ZCCCdoEVxDp+ty67DIuL3OPa08TROOaigQsEIMCK78M7+TkYz
kz5almhb9MOuIp61RGBC5YCbACiMLUj8AzEQHx591CXubNljIKBD4RmPdR341V2i53nf2ucZp+gv
ohcbIWbIUBEtu0cKb3VzVajApAgjzeocPhvjBV8pFWeVCwunrePoXW8+um+JBEU8EJIVQVp1RvnY
hcBSaThjXMkUeZoVjxjdmRGXGKeYAMNymkFJv7mYtH4bPMY2s5oJ2Theuwq4clSE2ZgncvPPumR2
aCWOy3lDZmVAwaB1zoLKV2RH8Rs+DXVl2WK9ru8ZV9aLVkNUFfApWEXrBKsbVn4EerJIhd3uMo84
pXSE+Wl3h4OkHh4zEcqZ/sSEBJdKqrOGr3278dtn0V3FJ7Olosu6VDQYOCuC6ir4BEAHilO1y8+c
BgjRcWJft4OBWo6eLg6oOe7eW4GyVFrviLSHWkvMDBpbifu3vjrYzB6Fe1aw5TDP3Nzsd9lTCy2D
M8y8A+zR3mOey+QHmtnPNZpLvgXY2YMJvJxrkEZEYZYISg6RIj5eBy3BstiYiSEyCtN5HYtfr3Kk
EgtY+MITaDYOrsrv9pAHA+6f1nFez4uzxZ8fnceIu5qt3n8SkXiMK8v1SR2N3BHOpFu8DM5Pg7Yc
wffxXnIJNTxCSRWCRL0e64b9PCWBSyPnM4728g+fjQ8DHCKs/mb2858QaFxh2tqKfzttBDOW1pWb
S9hpBktP+MnRaXdWznVyifxmzguAjdLwJK2HxsEvBtapbzq865pqr6FjdS/uktHInkDnBfmCs+My
zxiED2wq4cDK2X5tvkob09scmVjkXkYORh1Lot443Id+MB6GVeEthtVFacYMQ4ODuFpqXf4okeso
IVltF0qlXCqD84hIqtug308XyNnSaktFBTo/VCiZPGvYyfUqr8AHh6erCIpBcIK2EiZoJikN1HvM
qK94zqfZsNbNRQHexCTCY+wheJfDiFriae9KP1wCHK47DLv+er7y6WtCRlhW4IOYjgCufqz6rQtu
2D53yx6krRCctILMcvr7RwntU6mqvX9CUUKt+JzlJxGVQ7j88CEBS0XM0NRv8EQXdgYUuxdaMGnk
u51PIAKVjZnPjS0lmY5T96guOuinor1YP5c29D/l245uFXK63YORkt71LmSakRaBKYDY95Xw0lQ8
KkSBpWFMayjsmtBzk51UAzE/ELEaCJkqVzwvgbFITQSpiLkTZ2SYBfz2ck+sNEAZ1OVHcaaTZupl
9cYy97Shepw2umfN7HF7+J6TTp9u0bWK6S4dWD53S3Way/VGFP4OVnTa5USv13st5pyqtceLZMz/
tyPUX/agzFDEsOim2iHvcZyvvtSMj4E9Evw1H6QEeighSLpAm+wIhZcWImKbpGj8/qAE+b/+rG4V
si6esJ7aAfKojQHurTIWrTtF1hbJ/jXK/sG6FjuvvGs1aJ1gXXw8lz7JFLTYI4twfW0PiuaZRCIV
PuGg1EsRWTbwYXAFBEWxLPb9oJC9+ukA0YNu08woSGkBiDIgRPCi2GoRQKcEVN+CrsJ4urc++V/E
28Dkww28A6CGNswRIy6w8BnmcQW9u3RV8l3cVKKNGViZsOOv043pFRtZn71K+oB5nTHGe7qEH167
peBhrUFKFKR8TNnwH73DK+a3J0y781yEsrrjui23TBM4oUyj/HNJFsrv5Jx+SRR9t0bzBUStGU1V
hioRJy0gt1UGv1x9NTASW0avjg2zOPOeXHVsaR0deKz/3BH6sxm0qKehKBDehal3oeefKEIHv+qT
7adgYYzSUYj4QhotVI6qlxAXTHHPVgFmxuieDe6TWGvA7tXQNE5DSm6fgVLKBYukkr3rqKNdLNZ6
Q10NutoGts1/Nkjmf4BWks1qwLS4oZ0Gs84OtCcIZZTtXJgEo/TwAbhrPMCPI4V0frYun9S5Jdj6
c3ZGSzi+K4k6WvFGAXcnFVLuQOHQCupHc3MX7xWtlklM1DS+ea20V1z5+5zHaidY5Xg8vm7riqfz
RBLaKq4fBOJMNrclZDfKeBNCty4v5ODgbaZlRwcuZyeP73HozddcTOI/QwJLO/oJDoGQNv/fznXk
J7rq4950RUhTXa57ZPso5mFn9IP4hMEMYqD5jojJdyFpFRhDnzeMPSjVWUn5EaFna1bSb2Uax1cT
5BOTh5QeVrguIbLP5BJQMgBEsHhQ74Vyq4vjUAe82Ago8lzcvv292NyOpQtzHX6/ndCz/kl2rYpN
ch/W9+D3KOx4sl9qqBsjG26Qop9YGlKtLnU6DhjEZE/EOvy94OKjsIWHAXNgczfGU05lAxW17lrj
WSdgGunXoG/Nf9FaR1hr9hFoKhIV45AtNLmNkpg2li+1hdB8CwKNlLPIHbJZVWoP92BpSqfE91KP
098CBVGH121ILlEDKpGo88HgXEIDbk5Q5TchNPMNDvwq1k23lsTWS71D74tFu3fht8bzxSGjbDFu
fC8Cpg2ihSKR9Isl8TyJigL7wo/B3bg8weHQL640AJmYssd0KjbffRjen4SRR1Qd+0FPeS8BXQ0K
gn4NMEtnYG0N3yQk267SuR8GgOv0vtsPrnEUzQ/LhsZwtzVjjjiSu9FT7j+31fGahf+j3Bw8l+T4
N01u1IhV2at94S2FWHasSs8PAYgZkMitv1jcASzr4Va9nxIvEs4/hr3dllPbKPlahT0mFOUupDSd
dg6pgIV/NDDT6Sx7EQ75/wfxqQvLJVnVLCjTzutivS50yo6M3CGqh30xsrAfNtmfrjomC0ayMsWQ
P+FsU6chj/0Vh+t/ThxszVCZM5ehd7xhx1NyjCz/NIv5KurHWGm7IIh2wmkLS7WHQJTxjlprLgV5
5b4lN2GVR7tv6UD/xvXUuikauRe1llS4as4iFAv7+YJoly7aPPEX9mJZMUGouzimEoelvsYhk6Ot
7gauRIwNKUpcDHNia88/NDJ88sgnGnjKDct4FOG6Lb6jtB1Q7v1JK+sD1ckMLtkvMRKAeSTSmzYa
rWN4ovSnBpjMNHpgsFOJVu8l7T/e78uq/LzbIlKO+3eu40hDkPkZZFp7BKwnhF3QYF4ikp5CYrKh
FcbcKibO1hmitvh6Xca4jZ6TZfnsEe0yxMrKPzyHcxLReIyRMhpQP7VR3OLnUr39eZiG+hNd9PlA
JtK3FFnAiHz/csKFS2BcwabAQt2a1PYFU5wjzh1NN0cYSx7TNXRn9MVqcqxP+kcWSITJ2Tx6BfOn
tkRtAQrw6mAJ+cr+UT5G/dCr2T142dk3dWND42ggci68ja6YbzW8POefKDhPI/DyuNFERhwKcmjN
wPRMnXk2JvFEiNuAuvDJPdvGX7gA7fgXm8PsuvTmQfw7GH664gnmiMZlZlCqEoJq5ALyXYqsA3ur
hSerz62bXN29lwZDxOuvhiSjzfnkUWs7UrD/XJ1a+wGVFBvPWtcfhsEKK/6OZKzcsM7JaiSIQNez
J0v6afUo0GxTWK8gMdm30/g4zL8UEW9XzaqHxStHFAKn83Fg1Dk1J5IFEWe0zcq0JqZSaCx2oW8T
7U85shZEHAzWld72Xde447nIyC2aP+QXV39PFiX2HSfC/5uGpo42+l0pG7wU9mufNgcbhdnE+aoT
ZkmTAt2d90YQpVLrQNGti4qQsLUZx0PKGOUO3Omx343p1H6dxpEkDF/Rsz4cpNosj10/ojQzHc0H
nsr1Zt7frOqsz0c6oFAvcH2vUr/0J0TVPk5gpgXtEVWWMmYGuLsxEOOooQlosvbRYegEJsGoiJTI
4tg9+v8vpL36bZ/s4T2YroSnFVwmnNNQP17G7r4wIyq2r3zDVYtbHvDsYbzCGpjsQpYIGep+gSHi
YatA1k8uUteA3jWN8DGkUGgv0GODDgoKSr3lFxPmXBMCx8HTUQ1UHPfaS67/tLZHFgC1J2/4xsOf
SHtpbNiLmFes5g1i0kisKQduQZ9agvoYqd/YRqSscB/90j+2euDWrlDGSoe9RU7wQg2y2M6XJxnb
sz6CWCnKRNU4hSyP9gyRJcetAGYeSUpS6B23t5ISLy6dArO62JUdZmJ/umFaJnTMMZmwsP0x/Oey
6/4q+eA5pDHHKZoCCKyi8kuph0y5S7TGnT4InTwj7lM+Q2erbk6v1wqeKF0ah30MoohqkcZZejyQ
8S3UYJd7xlEE7puJTT36nujZyHLRd+DvXX+8oFuirLXTUHUeLpD4lpsE46meURzZ3EsbbuYGL2wo
hYEDeWYm+bSdvmBh+VjsR3uyXUtKtzWcc8S8C4bywKjiMUa7p/xz+RJ3pHa49nc4wWFtMrgPFyzU
CaCwMHRRg8EiQ2HjaF9EoxL5zppWZPKH4/OZ7VyWekOnsj6/sLoY8HZFce385zow7VPU3IEEhYq5
IOI60dsA7BljPlpcxx8n7f2A40haNdWniQ7oXgQnm4xnt3QtzUtLlOHJXVxVWlnac1w/xYAD935W
T+CRsLg9WpSXs1KaAh0jYaYsNe8M/65csQECRZcxov0fMhazGrk8ZNxrOdBg6GZ1/AvWWkKRVdKy
DWRjXaE/7V/kqbYQqPUA4bgPYRbUlH12EyYv6M5//hdco++884bU1RO0uG2OhMKrGupyXk7NJj7P
c9qgNYURxkBsSDORDCB1f6QxugkDvB9z0S3DZdH24CsZjN3o9Rsr3iGkITHXPwM2bnMB+1hx04N/
SpaKaJvRM6tyzPnzWsntghuIpkOS9BhIrFBBnP9j5oK3HL6Rbe5tDCaK0mEDc/LGot1eRtzK8EC6
oqHczhjpRpvLDeEpqbC65R7R2mzMR6RTF01eGZp6VKp9HADTsGtiJUDFVbxLeNC0eqgWPkLn47SP
iWqJOQSDZ6AR2625xmIQZ65TubXGM2oUZBoC+8RofzVy6cTVWxAw3RXkW8P1qSZBQ+1HmCDBquay
O0JJzS7vi07+0A2/DDJM+r8DhEpYndv22266rlzHL1ORimkmGoa/fPmrnm/LxT2tsnJaMfGh4Lve
VhHCmbslD3MUM/yzCidKMrF+qg34aWiTT+k94F0BRJDT4QMY5uLQe041DrtMn9o0s7Gd+E3qAUIx
mCOkVhQzl1cob/W3b2uvwNgrjbRSh644lOa3Ee3ka8TNV9GSmeVSOnZUL8bDBZ09W7PU0VRv/yG4
eIb7l0GqeA9/lBTVMSE5yCFhPhAd7x0Ri11WIB8qcS7NZSnGyXnUY4w5fjG781/2It1eNB0gQcIc
UVrxhiObqZDfKHhO8XTcDPWumSyBAi8uYOe21WKlrpDx3uDapw+JaG9TqK5T3BJCmnWH84pCueSH
HTiBBiPB8vBpy5rMHBB51t0/hijFsuwnOqngdEwW+SdhqHUdQJx/dfua8OZfmWiO6GbnR+4T1Q+E
oGIFB4I1s4FdqhuemuhSRvt+sgN9tof/Gx64WbDuuLmbl1QKG02t/U2UIrS8S3sccHLJsRkbNd8p
IYyz3L0jsmg9EwdUhBPvjO8wuzm2P3b13IeTbnKT60BwdENTlNKHJ2MnziK5T0/Y1VGHtJ3SeEe0
kJAIgeOwJjvhp3FXtqVDbfFLIxAtRMkK75HauBqf6H2ZqscgOx7s2sdiPK2kTVRCUQg9NOimOZqt
kNqc3Oj427xiYcTZzYxUcBvihWIAuSXHd+Ls4FSLmYCmYJSNH253Zg+cDRR7sc9Wluby0gHaMt+w
+lAMOM9Xt2p/ThYdn8UdXzuVOH31IjVi6VfEMhknjLcbkpuI9Jsn+h3MG4kImow9g9u7NfGf2730
kb5/89+RmcaH4DbxccMPLZqE+r10tU5P3bGN+Y43WGRUKPcyqFSVMdeyQIAWkojF7o6J1PMGguXk
Fpt2wckv1HaNoqciLBRo7Y/RALqaE+LIWVN6+aGlBpqMaFsly4aozSNYQM3fcwNd1osbYGiJgg1i
GCF+9luhy1+b57fCm24yvskQBVaM7pRAhI4RHo1JJURZx8m0qBMBbi+qHR722bIxq4NViKUWgzok
I1jklvsw1z65Ex/Z8OSO4QunPk64zghxzurVd7h9MT0GMjpffYIu9IJ2mY1xDHiJIFJDJUswQzAW
2Sl/ay6EF28jPPMd4abU9dB2x7dvRuUqa58HT8e5y+7joInSlnzcPXc07v+E3A/h+/LB7GWptdc7
srKHI3IO+nE7fP7IR0i98cZlOj3BxBgZ6LffR+6hDIQ6K82e/tkJ8YR8zQVhxAqHRzYxKyZcy4Tg
VIg4dPGHNosHF+fytJk3JMJN1ZLEuaSK17atNa1HJK7hPVg8/VAPaGks/Z3uGXW0kvMdCs89SB2v
L4MPE/DCKtQVXMEbouIPCiLtER/PZXP1xGx3PZ04Jrh7ivi1zg2Y1NwFNna4elRr7U0Rjhr+AxA2
2MweJgjGBL1rFon97dwlAI2fNQn7Crklbxnzjxw/iAy5vY/VIiZhRSHOsrb0vyK4TGXWTRjRxymt
PgZMPGn5zixSN5IBxbKNeCNmbx5wazh2Wge+gBAMPz7sODgZyq2iszhKycZ8aR+vi4e6YeYSA2ee
KwvRIO91QryJ0Hre+cGoW2rM5CbsAqZOzw3ZaWXmCkAHLYv1Dg7WSZKGFknOnJlRFqJqJfOoNtWW
xxJeem9tkk6RSyUFQxjstYyRnVQnxyMsVlAL0UHClLU7ZW1+FLw4cBaL07aDdykrj2D4/X08Qj9Y
E0taFWCiPDUQQ40ExKkf1Iqn6cdLgoqsYhNi7tpA5OgnjdrsKW4BrAK8YJrxpb7BPFMXxtZT1rLq
b/omuOKReE8QphlRATMlZuJI2GURzGWSgUz8TPlQM32h/2pAdkhvw6x7pvWgmGsT97Qp1kgSn/ri
pxCLY4e4c2FXxgAEzGAsSJaI5hUuncfTKiiJmbfAQPfUskPs54F2MGcRiN+nCKNP1KnpKav2yVaB
fP/6Q8tgoD6WG3uNl0N/0y+GxTGVS/RuyAV60HnJoCg/K6v5uX5OXsbOUjWJxKibnQG2DQxbnI86
ancwHnEYsi9Z8JLkOB5N11W7BkD0RRRzWdPmzxOhsxKVMx+s3aaddPkBR+ZQdrZjspzfgytHod2d
QJcgnMVRsJi0/ORVoMBEl5V83aqp4POUgkfXNddF1/jOsm5u6SxRzdfgbabgUjWLx3/ZfTbt2LPl
oj+EZUh+X1wfJC4tdRbyznks0/CYQ9QDROK+hy0gTGKIUIcogiB3qIhGbC669Z3ZrZPgJK6pxbdT
ySkslt+iiDyNUTJO5W2fMRVs/9BycUFaQrGDG5zdAhyrFimpKQKAfjDkU1U96EAroslTGEA71h5m
RIqKgPLTec2TDCCnGyMlujS3EvhAfX2m8suQ00eyeKcIdtA66b+nVQryBYUpD0IwzOldg0Iv+t0P
ncfKJDePDidx/7o+ACkeyliT/dETIxlvU7zbMT3lhAu9y6AuSbZ7cz2BH7rKzVC4TSIj2J/dZt0C
Y4FfxRFzKwU9ztCspDD5YmkfMsUXZsh/ZVBV5q+rRL3kxsa/gNmPNaQ3aScctU6hMqOZp0bX4kzq
iQysqvmfdz/3N4368BP4Mwg5PTgHojy4C0mpWA51IQNU7C9hNR9XgGCUt0Kzdh+kNjegpGGM5lHq
2+x0CvvqC4Elr9sS/oHVFAyOZ9HHZdSTfCRuQACfyWllOCru1stfl6we/ApQ+0ZbtbTKCXPIa+A8
OgZ36VbUh/2Ux5qTyiNRwA5WkWntRxgfFkII3S1c2YXacqARLZz2ox+yC4wYWJddenEvA/oiqxaC
mS93AZVDpaeMhhbj4qE08RmGWeHf6kcy8J25ZYJCckYo6cM1jXXARa3gAHJSYisaX48GBhkOFdQh
HuCsHX3zUJbIHtf5MwWAy2Fgyk2QG7t8SXi0DTcnop1rzihBJrw9C3xJSrgG8hoI9MRnvEn2VERG
bP5dMvcVw1qrV4gO0ZoTQBN+/uAAQ/rsZOMZ/1BJMJ8GDYmtjvuoCdLkQdWT1W97ynIuWnl/TIsZ
zA1GF+Bvy6TyW3xtRhGSZCN1u0RBQt00avR/PTHtenE+nKVkaDHgwuKC61KlHbMaxvhESthBqxMr
NV4/7kavtlN8OveyymKf49n4R87T1s8pt3to7k63JJDQueBZ9EGCXZAr0OwX83wCBxYTX/RDNK90
sc2IwhZlnNh3xuMJiZqZ4U+nLWRjQLn2V+yXKszZVu/ba4vTLizaunPIl0HelVyDlZh0vG81fGPU
whJYkW2iPX1606obPttSr5zMFCrhIwtIOnqkJC7S74irIOStdXUg27h899mKC+EwzQij7I5qtIKR
PidgrY+QvRSkSNEJQR+T6Sw/hjgAwOTWrPJXNeBfzY3E/Uc9IKOx3DvqGBr2FdxWznyPekz/5cpG
w1F+hAbz3+IoSMLlo3FADe4OR8Pk1QaPFyXCEQxqdIKap7ob7xBlMosoSmAro+cqTDxCx8BFjOSA
ipGJQ8hOYIIV9C1Qcib42yUvmE/pMdDMf6UJPNOUo8m5gFk6Dt5UHBamhQ8yGrpjtZuoJF4LJq2r
ZsshWRWt58hfbywErnnELLLRM67U+zDyR1SB7RQBPjfVLYaQ/IKFiYjoC40JH3TIfKomXfbrId+U
oJvrRPKA0EQuWID5XJjBBG4kTBRUkFt1lztGCmGaDXH7yYANaTc8NP0KQpbTywXLD3GF6wheGJ2V
SYhcmaz84ofBc+zCmtNG4wiRQcv27KV7suxsCfBYXXr+5hKXbH6uOMUkm6hSoF8tZF57LRl9nHgb
s0LiolTEayhDqms+0J0TUTuaI9GB+8hs/4eIyJWQicAYGqUw3Ldnf3IaPA0BvZ2BXlIj2fGfWRMi
h+AUmfICeEyOdos/+BaoCBS8cU0RTq9jekMMJnwq9FaBBj0dLzJqY8laxQgE/kq2zGt7ddGf1HAs
YIoLVqmliDAxJw1bEXMaHSg84LPHn8UaLILhZ6ViPVOrtt1RM/V/mLMrgup6/X7BR5YMfHuyuCim
YU44yj25solCQJ2yAoK7ZzTtdoH9g2GPY5O4YBVvFwMRoNKqFIlE5ZQvIJATzVzl7ZoZKYJZX8MB
/hsQDLBn1mJItYG5NJSBZpPYOslAmRbbxdZ8V8CviuS7WShqol+zzQ8xwfY5NvaUlgL16lUy1SFJ
VeIas8/OHc607EVdgWBF2invBSWwCnQppDH8kfTHPJdt+A0v5ZmZoGfkDZa6vBlbkq934tE6o0kt
DBCMVBNsnxQimwjQOML8XcAQZkUgcmM8Lsdt8CNFmZNps/ceiJw0AQaT3WlKVA/l9NanLGvSEZSK
AAHRwJF+2Dx3uAuVeGK4w6gx6PSS6tG+rc0AHzmDqqsHSm1Y+QzovnqyEjJ5GlBJDhRKKWuObEP+
T6wgfVaQ2jgjOq11bULuHJu6bPgPKhpfCR2D3JQD6A4cMadwma9b4Rlk/+KaSHgtozhLOMi1a/p6
JehBeBHVKyXj107+tyzNVv18OXnPkYjk0rMKXHw0ssUi8Imbt2IbWpy0+L3WiUf9V3TbferbdDg4
VvuP3WbHsFb/xab9G+2tk0MYqdfOkbzenWI8EakCLzYLlGpmKs7uSQXuCzOag3C6ZdXmpTO9TuBr
YlWF2bxqGSdT++SPGKLAAL5mN3ZBDIuggtZYsKnHRYqgpSpjymfoAvCiiLTz4RsdhfcjCPOzcuqG
DRV7CY4xl+0ef+sJAXM+DJC8spm2JaITPAzi0VnQINXMtWaphhWvlIl5yWYOUbpcFXstqKEqtp2F
yTnGHkCAYTfXeXWlzqxJz9qNl7z+u0bBYk28Wva7epfMWLEaKyiLE2rK0+5qW0WVL+0iZDJy7D7y
GiPkXvgwCJ00lyhgCS2Ihnt0Er0N3P3co5ELaYd3eAZ3sUg1xOmTSrq30xLlsT04dMYPecQq7kjT
N5kQxLfoV1263KGJUihhoWVADGPnIBkLexPcJ8vuteJOmCXDAe2Ox2re40Yq5LBlA50NCoveGZ2F
5QA5kx3kPWDvEJ/SbDYHIeBkYtg6UNOwYWhwK4XU0BGx9O84xjxiv2/zQj9gX25ldTMycmF26Ovl
2QN1ks29GSXMnw1XIuhzBrXmSMYkhAUXZFrJH5Aa0RJIsPP7lCi79M6u0yneYLW8sSkURubBn+Eq
9R0qu+mWxQ0LqCEFWoOS0ZmiJa/3/qUM4iRf7tmFKxm311C/oqEg/rRQvuDjZ8rgvTDlLR4aWFJS
QCgwqnB6rrFHeSOJ0oJk0JyIsYjK2eHzWTdAs2FNIiQ21e7d+YqTeCTOFyDObb7SefHGhNHcmobB
g1PkaydS3XH/3weWbVgdMlGy8pMyGSge69fuIJxij0n3t11kiWvOvhDKgqzN0bvKrmjlLqIxDrPm
GSZGQWTFUz9l1JjW80cC9LNpN4g+EnrEtuQ7/cphL4uJ20tmpspE4XIvJtWdHOt5vOQ3IlnZoDGk
6QuL10Ja5CbZaz8WZuqaDgzSdIrlOVKUrI00nmZvyXF4PCoe2/fTAlReZFcxOntAyMphark7MyvE
xCEfF+GvUrZlb2arQQNgRk5zjjEZiEUsWu/qvG9OIgKd4ZD23Rr5p71F1gVmuVNZJexzl/vlP8+Y
HVKOZymHoUbV/G+CnaF28i834ndZqnX878dZir/T948ykFfm8klHCXVpXwvLc9lm7ANsaxv7RI0S
WsvCM0n4upldBxllQkaZJdMJxy/ukpobiFmDItiXkEOSeT2I6dBDvqmUjd/U1SBfVFKxuAgyZJsa
zBfEVoYy/0VknIeyNJOoOL/Qp0g1C7Jw76fiq3f8H4qX9tmg6rZwzDtntiVOqgNHWLGTvpTpWFVR
GnYR3VseatlBMbmG4oV8UgAl0SLpJylgmEmQ93F3yTtU71rzewvGcGxYQwIHXQFJnN1YBlcA+nhQ
dUedPTPyanD/26+XhnP3GORsRMwgScphNqUSRThgw67vNWQkEZvCt+Ya55bND5z2u9Qs6l3jBrR/
gWEaWHz+ycIrnKpAQqBWdsUJvFCOcZ1QARYRcForCf8FhGoABf+pB9phkgyrXZqRKVTgRkX7Ta9Z
QmaxsvFzV3fXWV+mlhDeJQKfFJlu/3DQPey4yIWiSKXxWMJZaM4eIkFsvQESE+bAbyVPrPw6tK58
RjY+rQTT6Km1UyweY5ZTuk1e/rvG3Y3DUlzAIwvyYj1+JgD3WFIhpnONWdB7gThtUjdGlXBh/g5v
6/HtyxqcgaXxOtV0gd1RtYeqOYBziiwJGwdsrvQQtd22DCEhs7mSMBppRs15RkX3hrsHZC4nqOcd
V5E4TGCx+viClSK9eArXEXS4SZfsPCzehNPpG5jb0+lDHti5/n9SxV2Ec+U+2Nqv6bzsyIwcYIwt
bEYIXcnfK/lvxcu3tIj74R2PtBTbgXUDfp6W9xA2gqlPsRXGW5dXuVWbrpFfXwNDae05Yt6XMFSJ
f9kG37UJehnQ67vystVxVd8YIx7NhFC//8bLe1jG2KyY7sbL0xdXIiPVUD7AeQP2YVz+K+x/hdY8
NMUWrX4AyXO+RS8L5ctUHgiVDmGX0wPnKi1hrgC4BfuDSUWeBM/hdDwaUNe7z5b1PPuxetuSpXE4
8Uj9dh7IWNUU+MMjrqSmmyyrTeTOYgIblWco43r8UhMvzyS5DovBurGsnh1eURJR/A+gKfIiI3qV
KpcXSNOyZZgq/fDqtYXlqCyHpjl9++Jal8iJZUq6zC52MAteNcplotX7GplLcjYiAvQANQhy0e19
g5fFQAttEs5N4O3ZJhoueaVu4ACtvu0iG30Re1/27lwetox7GfjbgTtgeJ77Qz6BWkEyOho8N3vz
YBJwGrfWxYni6PNoC79KfsSoHlyyA3/xZbD2vKpp5jemmXjP588IGcSDujRQS+yxygiRNswihyL9
aYXNSGowT3SAgE5TMgVqRvf32bErslK+xuknWF4vTRN+iLrhZ5ZZLdrzn3t7yVDxUk+gxesRa8fw
XxP81u9Bs8OHt0pePBtXTSqcPHRU2oTUDPqPV2hdp9M6JdVOYILYWtGr9ew66jJh4BCu4W3NSvng
Vij29dN8B1Ez7hyLg0M3/ek7zcJ30iQ/FkJG+bKQeCbxqB7k1GfJayIgDnnVbXrzCmto32866Wmz
h6Y30EQ2dVeJlEt3gfHijrFqnYH3QK7Egm3bq0H3BdFidqxozGHrzFSIknduvkpoQ0awcDaU/LoT
AUZQxDtqx7XS+IlFHf3EQ8wmqRq4GxO6mXwiU1ckvD/7wT2baYCCQFYaSz72ysiKQ8J1qglGXri6
A835VgQZpPRx4zOfCV7ZzJQkVOsvZGhSn44rjF27Rp6gQjnb48OC0l7B43noGxHL/ipWfqsBVIHw
FxWBb3aboHpBUdGRoOgCiaEgCyglXvh0KKRAgc23T3f7eqIzUTbIwybi2/VLNXai5J0F547/3mro
SiNfKtQHgBbzEkWR2GgyFQvXBNVuL9q8JoiwVwaiEEQFQnHzeQiAydOqip+8sSaIFmcj61QdtWZB
sMaClG1u+SZZ2YViZQk648g56geG2kj+cCLMwGmgHsMYRYliTp78/1+5hfxdu8/aDXEu+q9WFYqN
fHf9j94qGSz6Gh1KD1UCv5Aw7qvoTiaR9l00N75o91SmHnrQOQCOmqHu6YnslIouckXwHn1SAPnc
k8FAW21MnmxAy0CVfbEeBrVJ+/IpY8chylC7QhEfspNTG3ojn9sOm3PH7yi0Dyc77KqrB9DjRXbL
PFPQmK0PlsY8fnvMUFp0ftcZ83Y6TW1CkwCT+X15zegPKGd40M7LhJOI77b7GIBRQwH1rSDyFWA0
8+DeBD3gfImtpEjSrYAhQI782zdQVGNpJ5EYKscnmgd1j6NruAXpjr/6uNWdOxpWSZ89nH2z28PN
89zj2gw2mrmLrDj9tlmj9PvfCwQaWefWG3wrTebURNJgltxjifNau/mJu+mToG/6iu6qBwilXlOK
BNnX5Q5rpibsnw5wMdUXjMiL6NMtQOknL/BFw3AgqpRGJATmjiM+NpsVnumeYlcbDeBQb+mYMmwX
dVNAdQDmtEWg6h2C3FZybLTi6/rHCOeFAgG1yJlhXovsk/fAUKlvCPpwb8rnA5e0WTlOJHUpKnmS
Jn77BASUs3LfIN0Q0lr4jnP7KVgExw6C92FAhonqz90Vk2GTlXc0lqe4J9p+/tyhgUro87a0whzA
ggBuZy5/69OhlBX1SUL50APaZ8xd2Ith43OawCW3HbosulSH44SJdwJLdr6H4IZZykjVmedmbo7E
8kGSknm3o2X/4E4/cUNNzp6Ad6yaV2jjxpaU6YkKNPlYrvyZloX4/OCfW7RgZ5g77S+8tcC7TTiJ
wOyTK9LzSV8rk+EjkqxfPFcxFvKKltlqwTNT5oQRKbJnQHdLDnv/tGFfy+nmc3holySjWaQyCYX/
VaYT0gxcFM81bNrMU9vMigW4U2C3CWuxOmXLjTSoKhWwee9AZLWxen75PZf1v0gpxtjbnwouhUf8
zD2nME22tUWLaVaNeRBY1qqDQDCtrN/x+4yGLOaD/Ockyf+nzlPGKimSeauofqxiZVqfjU7++qXw
41zoNciQsw3LmeEWw8aPswX3GRJ/+PXwZsMB/nwbwh/xQd8nmPL/IZRsF1DsWHwNWczliZ3k40Fm
pYZ9eclkwmrUDfEtDOnBNkfo8OdD+wt4/Zf0lgTG9PN5MKKOQwkVsM7nR34gt5yMlHkvCkqRYb8+
+CxNU5aqYOmNiMyOp5kkjP8yh8WBUG92K4Y8OFovk7MigzO/qVpMsh0lHKVkyhxIEXonSlRYXW2o
nLyOBLQvApJ6mWorF2ptcVGphlujGIKnxks8TqnZw++r/Ljd6V4zlN0FOKD6A2SUl7/JvmKGW+bW
CvtvUwOIt+dNNenH0deCn4Sveku+bftOFY8Mzgim4u/z2jiEWKz+1GAcP/874ffjDujMVmonP6tp
yv2jgGYwrz5AzDLYlNOn7DMt2mPQyoLEkWtESL0A2zoStfodJHObPAuOJCH1vmdSjB6vE5I8nvBd
1VIl7mF8e+tq0a7ZVdEZ6pWnTQRPrOw4C3Ed3QMrubjFU5kyuibGr4hm2JSOQx1SksC0/uwLizj8
U3GIjPMATKdB/Q1opjbeYIJqwVLnxY3gDzHi0698IYcTP1egtiQIni4WA15ulgi5oyBkSUADMiF1
wFOyOqhKw4KK4OYB8DaCcmAKDe8leccKMriXYYoDYxmnvhNeepqz6D/U030Z/jp72nWIUHnNQRL9
wZ1tIYsiyAP9e10e7BB/saU4czywcwXHFBO5yyOrObzLJWl8Q9TQcrR+X9TRFWemfREQMHMGqJ1H
/Ts6vZJUxZzYTAaq8aPn3kRXMY2dWv5PY1HeNwOB3uviT2VuqSbjJffu55PC6SQs+FYZ2TGSgD+h
cTAbFKCOwxo2850OF2Hf/Ox9qh7QOrJGSUij8NUQpne8VhuHgx1K7FFA6zpNZZd+ykfaDB8EBIFT
hy7cdCydsGYOWLgxO+YKfqLLc1Mle6wwJUY6LXLvQakNBy0QWX9zLZm362xCwMYqNXevb0WIPRtT
xReSUbTlRet2jEzvvo/IJ17+ixWaWLxwt9caZeDvMD/KMlDcH103qYsXzRInxdqEAn3Bd3ZFsSuy
wnQdtDU0hHAxq3tqkc3dgMNny2Q8erGNtIlv9WkGTIvxzu4SL8UkAUbtHG3m0VIgBidJv10tdFf1
x+C4TVHtRoz903IIDjVSqxSgGYdcEfK/MixCOle2eSxruZuIVaEVFjFhi3i8hmu7i+7l2NeGmDUD
ZC5BnDsJfxi9ZzA77rBUXMXjUV7/54JrwdPpPu0461BoawlwKHzu8/AeiuFUzWRQCY6jlwRnBYLZ
FX4Ay64hQkW1Et4zUw2wOXwk5v+A5h/hWvlqU43vDAllOAYZdX7Y2RmrgDBYBHwXyeL7bCmYzoO0
wHeZ9Uvokbku9i88eEK5ehebWpeY5i6DgnEPJJAaln9OZg3rx/ywgPicnZHHAo6IPjmNzuznvNuR
qGJ4O+pLS5ScFgul/xhigFx8ImiVqUF1Rw1sdb0eMVSqYsbFUdCh5OuOLhep+/zclDIA6rkWkFhi
pxlr4sPbwK4+Blso0gkUuU0DEowYw08MVbB+1NYqvzDaOqU58n9aqxjAi7ZgodbnzJPvGs6H9XeD
c9IJ5plqDqa+BforXNqMpsEud+dMYNVVdjzXYl0AaIN0JsRmO2ZHtrU1mpGQ1v2PSIuUuNz+SNg6
ElFT1zzdYeef4916Los+iNyvoiWAim5G9BuULgdNc3sSTQLDBrO8UyaZdvmt/pkdP5UcnI7G30fY
iEYSUspMZwqZ5O76JdsblDIocvBv8jZoiIWouo91i4JwCmN4pcvgNVuqyAH+Gul2zOg1bCakGb/r
bGa44Pf5yipzvpgecBq0+jIp2Z42UOjDTN0d041wFjEoGfXPbQHXvFc6goZHPFpYIxBS/gIVA2MN
2/qUWvbjzEaf6Op1SM9qt/JPc385oa0pYSAA5deQjPpcdF2VvKRXxfRd7v6ATIHxGWxtdJ55boQo
LDeWifQ/AGV1OPve3J2aeenovrUBQn0Lq1FhK8EY+BmOILbloJ7EBPjI7gaydkvBWt32rO2t9hzk
uwcA9+ORYOfbaScuzzdYiEracoVvY/+o8GWEOqKKOawaLXXUMUgrlZjr3VXz3bKvSW1deaBDzDUV
dh9Kpjho4fglg4MZxnGYktEmrBOsSRWMGNRIAUm1jchR15GYjWSe3A07nH6rC+0quRAoRHyaeuDo
lFpH99hRC8iW0uGZ6i2ANk6G/k78yA6LdJy8GiRdYLojpXsNUyTip9myX8EOuKMVn1oDknxValHS
k0SZez+CttQzj2bqECie8Xdw+sq7q+urEMv74sr3goreF5RmRR+UXqfDPSJZ0lpefRgb0uxdY9KW
J89q2LNbm/zedb1q9WXCZEDHC04bLIFR4OhBshMgczpdHYeFK1m/aj+Jj8HdUUC+1xUrN5GTnNpE
+9MZUYSeeDKoat1xN6HkTqbctBMCxfjRHm8xKfLMSEXqFgE+m5a5E5H4jixqidOZF7uayaMYkHc+
HEWgFueoT2Y2hdHkRExOZyobvHwI9559XvD+H8X9G71S2FIoZUgOltORgiwzI2VQ8cVdHr6IyHT3
q9GxaqTl19nqIrpt47VHjh97lifC9ZOdiUDTtaTm7spOM5C56IpJyQgvigcK/xbviwgtmKxSm7NI
oDlN3yi+zu4fy4zmMsTqjrYdH4Biwic+OIyc8GXVcvS0l+04ABHQRZI38IMFmr3Cy7dfg9O5b1x+
sFEIBPi9Ibl9/rQqeWtJES3oZXUpWKOhVmv9zjWmP5P7TdWYKzRe1o5K2CWwkMdf3ZEqeV9O83QF
qII2dbFSJTQpyrooJ3L2QNgl1JQvQyLTQiFjkPqgl9Jjg+4cd7q3YztVOM/xvl3zmGts6wRa4pTn
9P4BaLrgtPxx2QOn2VNHqkL+2AUJdJjDqukPRfOAeJ4ENs3sr/e9U4yPk+VtzgFLHHbbEec6ZC6C
vE42+N2hqA6VgDZl+VYwTohCL2G/tVU0FJCDzV6f4irC38mQPEat7hNjFuvQKa7s3Z0Oq/pMRUb2
E2OKP7DuF00MPOsXeFYX8iRSUSHtVg1KXFL12Vn4qFImmLV9IBpdC2lMTiEwL8iWrvxsaYPDhT+K
nz0Ugom/NNBhPbRL60yCfwLueLD8xb4RA8ATcCIVjK2l0Xptg/RRywBBsHDT58cnLwGRFd26Zvxt
3ScXGSpvPoDsFfnbZYuvymI8fgaBj2z77zHcqFHJAoBEipD7RhgxIZUnxNdr2GUcf16KAADAA8y9
6ezy8lzRCHpJMMCx/fn/sEJ2+UJuvr3pG1BxNRokVTGuVc7fFCVDx7JFcKx3F4G9fY95q/aF0+Pv
x+gihRPbgqXHLc5Rbuw+XUZIOffvHtlyPltRkmasgl6qAg/LlKuK6e2gPezWEfOQ2CeTwEM7G+fA
7sVE1jlypor0nD5NOQjSMs9x8RZpfzIoG5NNFDjsbFFkn4vdyJygPYER2Qwdme4gl2hFucElZ6HZ
zgrB/NGGS1Z5SUYf7wYz0uN1G3T8oSSaNociYlLy4+c9vkrPS3cpPPF6o28bFK5RFAjFXp6jx5H0
cSVrm+k3a3cW1T7DSnBg2tqCegZkQSx1XT5CzFxzNTvhDGyKPjtaZK7+xEEJ928fCx5yBHNJHEcC
74x1t6jCXT812JWWxbOUVr5wHW6z6kWHLI73RNqdH2fKBmwShz9oHZIYCoZtZ+mmP5Br6xNcEVfX
jXXm2X3s3qeHkNlbz6ON4gpM74DeCZkh6UXrTDjPHULENiFQFLTNg0S3ylYSsxmDe9YCU4/g2qfr
m7Scx3Z04AtwLMyaffzlwz1ECxqALGcWEq5Q9CmnqpNgHIdDDBekqmqRWDLbFQKJk9jMKQhV/W3p
agl4sZSzQP1K0H8pKRHEx60peV2mHWtQoaLJ6RWQGpLT7ialKrNoPza/8EnawL9NnklQ1yxVepaf
bwWO6fdeLGYxVIkYC140Vb2WmSTOLna8Cy/r0+h+K42kZ7y4EN7D4deKsIA4de/7eCzKP80kfWCB
HgT/JDbv7oc/9c94cz7fZskpgHTzgEHjv0WHjmN4/LHhYBiHtqPB6QRi7h+LNhy/SDY9+wcA3hm1
SZQ+szHQSOP6rtbgUbIF1DVp1y8TO6oC7eG7YBoL2FElJjf0aMvU3Qf2Xr5Yx7EynjBEIUNDgpHA
+cbkd57+fS4ce/7mlRo4GjT5Wu9cK5mLV+GaigU75KKZMF3VEwahkLqg4KhNXxT3BjmAii/jB/9N
0YHVKZKRlzw1pmQXbfsdK7lTCv/jr28z2bo+/7lCeSsS30mfHXG+gUaubz2uwP6XhE4f3+H27TDJ
N5+ImJdvFqgtxGwN8est1alaT8rauME7nbI12ZcVbugt3MiPaiAgivREZ5/ItItfm2jP6z0mI4d5
vy5yHC4zcYOGqp20VjEct9+mq0sTvXCk7PC1gJlyoGSQYpwGF34pLYA0UHledC4+sAtmgoHsq85z
PDERrX4PQx0XpFcV1P94TGI16ApRUqlZWmpEmu/eqpGySoK4QidQYrcCfIDeirsJPbKuq/FTG65h
Tbl5SrPBFtBK+JiHHb92oDE8/2+a9vt3mIIPJ800okNvIXzHbkrIOMMATeTAzkqPkjqvswv9gptV
xPLHlauNu4la1bMPvq2sNNh/0lqr5XReOe/0D3wZlvBf9ftJJ7wfE6K9a7U8xxSS9jy6S6FierlE
ifpFpjFJ8v4vuklHzikWDCF2CIQ2VSCIG1C1ncDQS3Ra0+HaifibeIiYbMRs9ZdW4ZB+OkJfzhNK
gT5d/staikQthjpc5dxHfVGm9g9usVBl7DACpp+i22Ne0SLpfpumT/btAH73l3zdTuv7HUr4j49V
pS6aHLPngt1OybTr2IfGkrDnfthvm553GzZhRYStvqGDCDbEXZz3udTNULTNWDQyVBOL1WDZEBWP
z5YVbI6nHMjZhlO/sMjyJ7zWWfpllI+zm06TTGCwc/2zKVztWpXmUh9Pgex5Ml/0d/yujWxZlOEa
J9nhlUicKQ2Q8UAO4DRxxHUy/StN1bd1QTL9IAgQ1aIUw0DeeB1OS87MMa4gY/epzbHbMTa8QpWN
yt3xrcovHCZCuHIGBNYruj1y1cnOzbFv+JqdOP+YrgARk/a2HQI/UbN4SB6DUJAd1t3ozc+LcKwY
UeO3ZeCevvIiS/Az59CLP/08l6wQV/IC2dVOvUuMMW802ODDSdKkEyyp4YqyY9VCwNiNWvqaUc2j
KQoBk9EOldBxDObeTpHgAZYCCIAuWjTnR0+Zofyc5zcNdGJarEEhz90zR5F4s+gStbTAjE1y3iBB
SAJXbX/is/QeTuflJ9e/XjOAk3mcmyFICh9FopsX9o6Fmoq1UJ3Ir5qAdQ6KBR+42ZuY8vCFXAB9
Lcer90ThS8WiRyYjWqP5qGHY69/RnIltsRyQOtAWZFUvlUnKn3pE8ERGvwcvn/i+VOgfbmCKMUDs
UfA3LgYi7XJVwyIl+8U1feXe6TwU7AekkYRLk2uuwSLLd/lZHIK9XA2LZMD08+kMD4azJVQ2IF2I
9AXsE5Mn0MPTgpX1Wej7ft+C68wpHwFA1MtpzYaUdK69oH1hmFSzBUt7gc5DvVtSqi5F/7mQ07zr
0jwWUGHuyVGiRkRM4LyFYzC6c9dV1b+GBnC1rA1V63fHr843KWyfWfcG+sg0OwbA366nr+Z9/p3G
C3g9Rx7A+Iu0YLDu0rjYbmekXnCJBPTfUbZOh944iCtb36eqow2XjFHVE+dTtZW/y3wRQIZLAL4V
gPfWalQu3wbrPTgaHmyYtoao9Zx2UvSHBm1Il85jyafKbhYFKGdsFc2qUoFKVJfx50A5owr8nabe
I/62WPwB5NN59P64D6R8dNTwj1PR79+g9tAPCu9gSxDKZo1eEaU+c3WmF9Q4H12+Bpjzk3Ll3rEz
AWknFN2bHDJjnLQIwLubJ6Sx+zPUMXVpDc0Zd/q1ecxV6HozF7USZe1Citk4yuUc7wd/CiSXgp5/
D8vY/EVlOSXdI5BZENU5r0OeypkejylUNEljMFT6eQ3hPaOEaHhlfeUSC+3ktEcDWUhLVZQqpAJU
8Di0dyVVIRB//QKypf+zm5gV7yuaDDUqIvWTWzRwnYjFH4HfGvjZkA6K11OUTdm+OUcdfLIwv8oU
HUw70ZxtKImvPhSw+CXs4ypoLbK1m+p9lgjenWm7fh/wES67+f+wsp3dEgyOCZ4YfrSuLot3wI3L
jaEzfoPJ/Vzl3UTXc99CxkWOAVRC9135jIFGfqmbHLoUdRC+K5t2vztqtNVn8XRT3QWmOf6kuNvA
tHLTSM/luYjAxytYqDzGPONa6nQ111u5Apby9oiJMvPVQZ2ps5i4ZhdDfgVuk8EA9oQVsh5XkS8r
pojU5CmPe+pzDSjmTSjjcfHlTjenWoL6oQCNOOGtuSr6RhtlD/TWfy3LTcIpXYru4K0qaqjGzfNu
vqx7ZQMQfj5hzS8gGN3q/g/BnbFX1RWoK+9MZgzRiUpqcusdUwdGsHO6N/qqHyJTddegb0xWaJbw
Um21wEkqT3rhiU2NIdc4Uw8J9A1lSYt0l9lh/7XLgTe9tnXDgUBAlmInVWWjG00bEzlLlepspL6b
lwZt+AC35YrmJs0w7hPI1zfV5CvV9bKxqA9LzlyNegWARIeGf7C2ah0TiEUsh7eKUDST/NAUzvye
Idle5xQe2UQtjmJT1BCTOQa+7a/GmaRq+qcKo3DEDEtBldOrjAprDwnt3bU09+FG//eRu4ReZZFa
dUzDAxWr/gK8QTrBuTF/6jX4oa5v+OZOj0zb+l1J8lXUP02kIETlhzX/J7gMVkFX5CHsyY/xbWJq
RfNiTbYlvXzIlMZv9P4z4ApfzfRCOe2rub0V655W9z4jaJC/VV7I2raSwOMFAdRRxg2nB3xtYZ8M
iBv4A+FUgg1o04GJrungRCcNNtG0eDwbT5+B+n+T6T+UJDj2TkHrpaXABbc3TuRFx14d2lo6SqN5
4+Im4KXR7kLZ0WmuTjWFCsDrFR7fQ1KJXIuMNdkbhNvbuyaJfqiYIf/GpTrPfuNYa/JrjKUxOG57
jDkHsKCjcgHYsuTvJNpan19Gf8mBjO5K0hlLS0/p+NMexbb9wIEAdQ7qGLVi1/Xq04WjSByx8tQI
w/NCS9Fa73BGvZj2mK9JcYixd7myNaedggLM/aFgEhW4TqIkfOYa6pDqkxe7yYGjaBzw80ezxeJE
sZBNMe7WR0dCJfAxT+OFe1myD2f/VrURMCk1akXaFKHFTTZYid0TiJ59BzCOYiRfrsr+b8Wkre+G
oFtXJkhNZSGR5VywtRgG65adayuXvHLOIICKvZ7OOQVzVHkYu9losPMg0Av6uSGYmLGw2cGieZJv
cRolh0sOYkyQqo1/Z+w3pqfkd10NSQ47xoi278zyEhdmnaRSdXVVHdazXnWquwq265NcTCn/gDWI
UzEq2Mg25Ud3Pcn8Jaj+miaj/QpAQ9lXj8wyIklVKWb0UBAFaKu4694L4oL9dYJrQoFZCfHOpRN3
TxxyGS4wrBD/enrbOZamESKs8ENNbZUXkmeLb7Dn/66duUeWDILXt8hlCUm8tJIugr9j+nUBeZpn
HfQW7qH1O/mggd8QAfU75k5dRn0XuKdaR92M0HN/h8h4ztsNEIckC7cBKA39wndHsIVDLZcJX4Nb
eiy+zZu2Mvp74q07v8wt2hsP98yTYVHo7cbXK41OAdmcJZimrlqOUE863yVYNf8pBPrMHEsfMBtB
1hjO22vmejqxVi2iFaPx5BnVjZiTV7psLX1aOMYJYvFzf6lPjOyDah98S9ZT6HT2vKCHdpkyrs2m
wYTk5U6bJBLaeJhhykCWiOC98IoimDbJYMD8KVfPyDPEFkPe2DsrxZ4JMvWqLmrPBPM3EHDul9xf
5YAcQdWJsmYGywLmeHOQBYDR5rDH3V0WCG89Ecb82iGaaF+vve2KnDLiJmWc4t+5S35XB+5T1rcC
iW1vUWtjaB/ekogZjjTCvZfkoW34D9e4y/IE1Q5M78Hw1WUQNT5lB1RssJY4w26RgcI+kwOXsU3m
T5/zoaIYuTZsChvhlIqdwpKaBWigkl2DSOMzCXBj7op9qtK3AkHiuJSUquZWQU27kde0c248MBW1
8NPLG/VyN7LpMz33v4JIcQURfHPn2qXGEU4vtCPRAkaCsU7sHhnsstgv6WTBXMKEFkleJKIeUz37
MnqOO3ok3+Z2nQCm9pXSqTq7Vf4NWC3B4jNhc5TiNCZBJArCV5XvpRZDPbrbgsK63SZc97bscZQh
SxjiRjjVS2dh0QsMamPzkgCgEGM/VlnoXN3YRvsZE5NWmcqdbaUs0jwBVb3haxM9fzV8LZT3hY5a
A481IzLaNL3RZemAmjjaSh6v/CWIYtdWeKN6/ORcwANop1EgUlBNQsF1iAq/KqK7Lx9QXXaf9Tdi
QCbd74e1zUIbj01MNDcgVAuF0w5MClK1Znjr1LFQ9bkTPoMByHGdF6LdrEM4sUl5NRvF08NY2vWJ
u+nNgbcEi/2wCSRiD4I+IDV6bM2bW+C3AZUT9dIn0wr8yC41wEZf0Obznypa+Hf/goKUGVauvngk
pHYxt/w8W5FCC5fHAo3XCMqWeWM8txSxzCz1oCo7GlOYKXhL8NLajIh/uvktC/DqGNvThx16oIu8
3748I+EBogNHe17zgHySHAbdxq/MSIxwJIRzet2sgm3Q09IhYBbfyq35bI41ceF3U9Dj4jmGygpG
dowc4yfRaJi40k1Y+XihHfMcmONRo7Q+TLfvviaLbNnwND2Y4VwOszGSGWmihuvboEQOAJNpUV0B
/Xd5nE60Hoylq696hrEeOlElkUAbKWYGsQXsE7QPErdKcxaXSVfY+b64DZWvDq8eUDFruM5twf3o
QmNq1maZmkbqJFMpoLcBnxk6072xLy5vPZWPYaIzTgo2UFYTeyGh9Nlbbyfxc+ZKbZFzn1UA1sOg
PAMjrv8JJANCscmNssowMFyDVSv5UephrTnpdRrUM+/FAEh1NwAoHofLY1A8DMB/RZIJLy4sZPZY
pLpqIZ2e81vZEf9gcuYjwHv0dN7ncryk/OkWm/5KHyIaqKROPXR8y3snDgxNJZcZ/bKgyyjzwoqH
Rev1SfZlSY2Mwtvh96rOU/6Mc843iCCwyY/zZTFGm7o5Z9pxs5f6Hpm0cpL0AL3PEmA5EaHJ8+zW
U7r+z4hqkO039O5jbLsLcZU7Y9Ac2wMKJcKz6tmABNOGqn+iwY0pUunYzgpAe3efhEEH2Jp4RbPb
PEp2vBM0sSim8gcrCvCxFUoEdEbxJ4wXZiPdjeNRT8iOtvdv6aQolH0PHSnY6IZ7GKFkQnGJM8Vf
iAOoboKTcejrG9DPvuCIZW6Bsgr+E0EF6ag1iTSn/9LXG1Qm5UHIi5aADP8g/HcShjnO1kyZHBfM
IM16oQdD8L+B9sf6O2qtNkJMUPk5bMtXDfzfjonyJy+bXuYFLkCC2ex7b8ZtVh0PVYLGkBKC1NBo
M0K3JMGNeecTWmL2vML7JgyDmSeDd9TGBR0NefNj5dRVWIzIfsMpzLqH7vlA/iotT3ZwyEOA1GNd
MCEIGWbOcMN/s6yVYJWnL5rHXdFtih2dEm6cJ1X1pDgB+TRBqKgzsiAvsjHjYJjjmmsKDcwiC3s/
LZTaE/0T1NU7oLWdQCI7V9/kFx0DVeH0b20ADq8p5amaCtIUcUfRgX4o+HUA1KZ2PNkYeJ8Y3l1h
jXoBQ++pTuBAl4q8/T3AO1Hn2gbisF091ksCKXXi6HseX+qkr22VB7jp7UzndzWFseSTW6UP1SVI
Yz6DTWEfellHHk63H4bUfVQI5BBkKaoxKwqCsNigdjmw0YeN6acVTZGeBgFq0Y0NjNjeRzYrBfvz
ijD47pZJlxesNcsCumg9cImz5IHlqvdSrpcmoei2/YUkUbNvgLvqCiMHk0AMulKr41CBxBZ6eatO
VCzSolF7cwbKn4tVedutn1JThBIE57mdV8y0LGNk1d8VHPB3EHBWGxUAUDIPe4vybkopne+p4OKq
hQMo5Sp7bNtc1nAeADlQCf+gSolvBqz6g+P7qumW8sDvVlDsO73OxPXzXvsDAySz1sQS1Odp3ODu
5ynvbXvliSVzO/3S8mMerFC9zwEcOm02+fynLlaOGT8ogIhZy/nFzTY9letK4+MKxB+eqXRmVFng
vtAtfOF2K7fOiTRPKOiK7VSJq6wTf/zUGNVOnu/ZJM5p2XTYxpRVQP3OOKw0fruUQKhIgaGMAVSJ
g3VurX5M4ChQErt5wal3QyRdAnKeQhEvMgRrvkv2kgVgrRY/7EXpcA1y4bUuicrzDk65INMhJHDX
p/qo/qFru/IMoIPpX4lCj6ueAu7n2TaRn0r5bs1LDmiu5j4xQspXq59bpUoaeo5OINikmIbawk8R
JnfCsGhfhr43sLlBISMsuYqx5+hkPsHlqSEg+/lNmNxbl83bwnpZ6SJV7cwvVjbAB3ZkNsXi6dhV
ioVqQIoW39F/jiZ2m3PpAOZ1o7tI05x7ZUR6uDId8f1vT7ZAHyOk8zZLHkiz3bpODbIPDxAdZjNy
lUDpE8mQLqwRn+SQkZGEMHmCDsn6sV0Z8yilxdAIQXwQHtVyMdV7AWRQAaZZ6Ytryt4vahFCQ3N1
Adzj2g1049LFj16Nh8HD49gjXG0iY0mhwZnsu1lXKM08QZvsfu257xmucQDyUyI1OpBT2dsccmOQ
3Dy9ewJHyuAw9wGCTIGxNJ4tXiib/hwOIbVDHJOPzrqdPwk+JPh95G77XHEiW6F8MS0Dg1iP/97A
qQiNWvuuJuMvwhmJPNrmPhC6zK1QTmZ9AGwHhvCsudmRUyisQxcJo1X3A31VX/pSkYyg7jytixq/
w1ULq1ouOKGjiWPLNi5q16MDx/IY07M66gsSBtqzz3nFkbMEhggllTUWRUVz69bIW5bWMGoBsuuY
zgERnype/6befew1UueDk1xmW9qLjK4e30MjORQOEwCDQqd90+zpHG8BRmMsybKyeh6uB5Qv3oA6
21v2JewxlH2+2kDEFboaD7crjzCEt5oU6zebowokrBJ6uDWyIF/0/lhTJk6ZI70sCPuA91IXqOGN
druAaopik2HolsfwIhSXiOH7dpajL8Rqr0feCpeiO8iQ3p3a/FTS7YIXWRnr3xj/xF4aNiaPLSTY
cg8DpVcxsghnQh3zsteSD12qVgBi1O1Q5YHWls8TuQeutDUEMPRIjPpwd7pfEf/ie2hRJpGItcza
yz4KRdjr2q+mZ0ev/1LHJYAdddVjyzCTlX7jzb/1muLPGUkgblmD2BsJJzEyYVO8qrUwEMR/YgNn
JL4mnu2kDkkBubJSkKPKCQ6Ohk6rA7oy1SWN450i6G9S4fED1/tVdglERw+54t8WA82II2cHloJ7
dnRQE5XuR95IS5yS3lQ47mT3BSJQpYKwjglB3Nd0M3X0Ikm1hTXpTDBXudTXQQwakuAoA3eFxRqq
FpjJOhUr/FpP/7lE0qOsYHYcrpv+za3XZAD4xuhHqdWsUdQtY25MsefYylsJ5KmRZU/lwKKe0u51
E/gny/7mOUhrEgCI0uE5FpAXUkf5+AzZXn/k4GA4pSZIdaPJlNVzx0oOcspjDxfC+ah3leASjB5e
39VufkkYY3yFJtHGAuW/l9v6n1wjngoOabQUyPFDivtCwtYqi4z8+UCdiok6IGulPyfexa+ZW7+u
VjNe+QrvIYDuMdNvoVymP8yRJ1XVTJWXXztuZqIiFSFWhfs1AHroa1XVnJlNuyIm/u3cg+bOK9Ih
7FEmiSAruezsybpMoIA6qR0+ngeTVcK2P2Hb3fCtjGfP7tirR9MyhYYX3XbkvpLY/nbe+eu+7arI
YUl5239jQ+AyKJ+8YaigeQ/zDR+VAAiCNzyqDkkLZzV5iuFqHe7c9HKqYM22iDJ0b8EpoKmsLrpt
WC8521OQkQt9wgoPio3BU58SJ6LniKPcZ6YP/PSLq91riDz7NehFhaPZoakVXTx8hicQfUbP3FvB
qanL3mUppp86DlMXszbRlpK8gWNpyR9rDJW/S8S/RyODVy39nljbpCB1Ci5T2MIaT4yO5+hwsEn/
2OYVOlDgkFoHTmA7PrJqNTpAdLqQTi7TyH22BL9BKiWoTxlLAtjwdKhWy369k/e6Q1WVmfgmgh9z
ELSk3sSXZZe3U4akiOiksxnFdD2GtAgCBOpCEHSap4zjVN4m001mFwjJLKlMlzueuGOBdea4e7QN
PV/+DBVPxR7SBcR6ni5moAXW1fRMZShFowgMs4AWPoP4ud269KFQa9TO8WbLQkMro9VzvGIdWEZt
ZpPCpaiwo+nDNVFW8AlB7HmNkIak4vnZkdwurEP4Y+hWzGC6Mr+WkR4ebH6UUMxNq0WMgVEoq5bP
avoI+POrsoHqz9xOWyE+etp5o7W7HLYu2/gqtOJXreAYrjBV3mlfcSQwX3fRDGsetUvhr99yCVPA
4tY6ryh4ZeeUNo9TeFz2JeCaj3xTg6feC4YjrIVbla8yEqLR+MYOCod9jso1PLX2S6hCPZySo7Rs
bnk3ocbdcvcqLfsMtfgTHki55A38+AJAAE9El6VHCJe7wm09NV1l1Yl6bYwkLk3gC/KWiIKv8to+
kWCEqUjWU9gDG+sw8t+IiHJ5doFZFXt6TNXujG+ncsb5J6JhohQZdnUcUeUkLaHrg4D/8NX0MrtU
2IpkpHycF9T9M3RB5QUX0sx7u7GQgZsCAFVUokDTX1lOXEELvz9zMYofmCqsZBUZ1VIk+bxjRmcM
bfEy0bspvvfC20wAWH7kOJ4ICknO+phxfrHNbfGRJys01fnSvBILkFAxAK+/MxoCOE2O5VV0zk/0
XW955x5n+s0eOpGBIEF4J4lls40tj8mdUdatBrKxxRV9WQjCoCDwp4n1WyeNsiio3L2AJ1khzgFx
rkEhNQ+1iM5wcTGgSJmEI/Oxu8Q0fql11N5M220KrAzq8IzXRQwqYVQaMjrUBRxx2iRQNXTf5MY8
Bg6wZoluIqdFXmWa1XWzlRWLdlW9LJoq6rHa28xDOnuLrUOsRQ5VKZlpdldNmo7hG0URSMjxkOBe
5f30Mr5o8Cs/6/lEyp0fVWRfFQlWUbw1e8D6p/TpMNjN8MPwlAfaNSxBnxTQehL+nhnJxkcneRbC
Eax2rb763hXKCIKigYTwnhDRotHM1vQNr5c2xCH0Ukr4ECA1o3A0GfEQFwinT58QAtlBui7Fo85C
x+d+sG0YJnr6wQ8u6UrOtDIIIeLAo9ePNG6N5Umlo3mXfqIuuoRzLw/4eqZBTBAdAmbHVaZ0/gVE
49Yf6Of9ROxpEzKw6vhS4wUx5Gt/JzMYi/h9gfYdYWRLNjHlcZGAavwnSJYaTQutSdMxCLbFAp7o
At5JmgbTmQEs6jHZszEx0KoNJt5eUHXeRNPQyI+JAvajubOtYSibiuaQW4s0idAgndSqrHyLw6Aq
UfyT0Rm9CYB4N/oLtSkKZaW0NCX0ACvCp5oEmufykJPLnsiz7DjEzNpa10LHdJ4zUbxuRRThmFtF
+NO8PIMGTeASIfKtbsQCZmLiaI0p9prn0ok8OHiDf/N38LUwllvZthb34TtprShKvUQyvCoKPD+/
ny5hg92CDNV6lncipMfs6HKbXjZBaKZtkesl9b/RrlcsdoujsK6Ym+xEMQDGZTbaQKC+Ct9vnRTN
3W/9WlV1HQtoXUUgZ6bnIRtwI4ZU/G4seWt4cCtJhFT9Lwqs20zhrfRDN7UdDgSZ2oz/wHqBc9yy
IoK60u1QZABu3yJbZ41im8ynupBK5aKxuV5FOXBl5AzASVBXWvEMkKllBhyrdJnQpw4ZfIPNG8S+
DEOHtUvwxwBwvfDG8gO2T/vCfW42sjtnPaZ+oMaOtOXQoj6gx99ELBQlShJhlUyOA6NWGM9EOOI5
W/87OcZoz6H+OWlj7mn0BYnR6YM+1AVCoaDVuto4qrid4SNs0Mn3H5JEjAV62+aLmaM5X0iOMrdx
shtBsXRgQWOPkR49e8WMICkG+UHr2afnsQOkKuV+qfpLoznYjhDxsvJ7PlPe28HXc4kF1VXCvP8Q
HYwnsbDyqMHeBbO9g0//nrrqJJ3lwR2peg08awFkd7R29Dx43JaDSw8K4PnYvoAJ5E8bOJ73Nepf
l5ZyTjs8iVqZ9eFMJZUCUsjHmGKyuDI8xdpJXjOLC0HPG6ekIv6Ie/M3MuEZu1DqcuHK7UovHZU2
lrNkSmXjer3/0V0fFNpCoB03rB+xJInYIxuFdYBbM0iS83Z7RT7exb1sac8H2mrI9+WohnWrpqZ9
2VkcB21aiWsexoVIH25e+E1Ags8VMup4xmlU6qk/6if0GcCcDIBi3d7xKKBUNJdBiqWCjRtM0nof
kH1IQDVzjM3bKBpkV7MPuFvyVIgfOWeJ+nOidqJKxHr8raKWZyrH9vjHMp/vYmIEnonNJTHbfxuD
naHVx4XZDzCb7/EOy3f348zDBSo0XIkEeyj1+wdJnoYKv6q86CNvHLfT1XqgP/flDDKhdmLkzubi
5kDBM7va/BASUgYRtkMj/yuX8sQLbPz1urQlXVtOyjBzYBmE9xFdvk6vt/4RSxef6SNvUK4H9uXM
5+v8VJh77ZiIEkGZIxQ5DH4OaATUlqbfMI+W2Nyz+Pb1Ptz3fVPTpMVBQ0nZrl3Vzirc27t9Kyi+
h1soUIb5EhLpXXcOc8lnl4/N1EtGehGa8lK3f51QfB64oa4YfiLtiC2pCl6O56nAAUfufimJOGRt
Aldryykq18QxKh9NU3UIgV0qkC39nT2YiBdywiu/EbccqX2LtnOVAsxdrf3wBZuJZ9HhUAxYjNGz
24RI5TkV1kN5uVnBAEwAFjob+XjuaS3icQI1qGn0imFtQq04zrRTE/x1ta+40VwFXLxqfYESVjFu
bHm1IeSHmlusokrGA4zHv9QujCva2VfgqcHLQoY/93rjBdCLEEsK0oezsJ5oIssfub+sO0+Qyrc6
Fai5/PD76IWqXOYsuR7oWcpoXhuB5yIGK9qZVbXJshm7PDNHvZRe1A/xd5h/7TsoXtTb8YTu7O6d
eBxebUJMUk9CQ8UbR+XOQ/9THeWmBl7r1PlTcqM9vFHvkm0Vn210s+kbvbvC2HkbDkVPc+/z1mky
J7hqMgoWlkupG1gEbYxerBCOOq2oWOSetcDBBIR1p0pBe0FmlcHfZ47VSm6k6eSTpTNcDcmcE2ZN
gejiFOzUCNoWrKwgqsl1vIie2vSPhqbtKiffqdUetPeKzg5LWWWJMO8uomhPnVWqnEOtCvzIsL0O
tgL+LMBjbxNLjplNyvDUnFDmo2NPRy5VXl98dHPRW0NBCwD8Bo9MPbPXIkf2kDVWly2NutfXK1Mo
ZsIcYEAxbu6IOJBkGRbusGVMHUcfF0MmVnaRY7ooylGmalEEMNzZz88/XpPIkFcnthR9mCTrxt0P
lLwTXJMiY/h3I4pbheboxCs8RbmsemyPrhyF6Q2kOlWH7XLHlMToLUvVFCqh/g3hmzwsRcB0DkG8
dTfnn5DYtqkvTEwe3GFbNRpDEtrP8Jh1xDZul3/Gpld7CTJ527mIRWitmn1jS04+JgCvSFVnTdau
02x+mWVMp/13BiW22eHVKie1IQ9GaibL0u3xhuzACVcAXgSGxVkgyL+M4RR6jXxym/47eG8BwJlT
lmSn3o34fiNMTKstWl27eyK/6ALhad40kq8wyqNqFOYAQRMEs6tcMq5EDYCoAwRxb6dxObgNp3+b
oni+6C2YsqHyhtHzLubvMan0n3aA0BoTDVmUkzvmoUSbVly3PXbDbQgCWCM6zbYRUw2246bQa7WH
czMNDyBc1Sv1kXphl+rBl2c3J5rJ836QHh1UT9iyF8KPSHrey4WQukOI6amCUU/Oazf1trXEKzsW
76ccyP1DZrPhsCDID4L1tRlpftVwtrUg+4cybszHnd0CjfmKaXaNO4HoBYLb6ynwU68CxOvtmz/r
Tz6B/PAuH1rbv/gO9o9FIdYUW9H8eWptRQLFms+3e2WQqiNap/27eswKGjqmO5wlm1vN5uxOfQfM
9qROAh1Y+Np+cJ72tf68dA7MMEkANsUOIkovjkMzQM6A4efUJosyRVymNm1IUHWPiMN31TVDRcHC
y3Y0aa9sQv5+ExulzT2ycxtM4C0coF/EVG8sGVQ0telImNZA5NqY0FmDHT2ZppIrq3G9nK6pLiI+
gAqi973StNd7lRI/RF7QR8camY4ZEz5nQ/1zxyJ5LrAlCpMiXeIoiPozqSFuYioWi+ST3qwkGLVU
V82Mf/ZZ1gU6brC3ZE7e/5tYv5GwNeSNveXQa1sgyXJpmwhqHiya9+Sn+eY8fhLbmETdV+O0nJgn
zLJDCtnxjG1WQrOMSkQL/5q6vkzssK1tcoZeZPbSmJaEqipt+KIZvfZwUh/TLMzll3bnmZ+EekOK
wDlVddN684htt4E8kHHWqmcbS10x3D1BHhiCp1JUG4ExcdBmG9VFHJnk4mysgobTejKS7rsMpEXo
mZWRT8q6k4MAysAoWPlYZE8+CDzwrjHBPgGWSSLffwKXtKLqUEG4ZVfic2pWhqmZnwiqEGWHAv13
S7aTg04MGKeI1jyIQ16FPvdpZcg450Y9c1TZgOTs1eulu88b7fmrUGu2WiNde+JwYsBVptn7Y5N0
lr+Sj2pPSBvtmr+KMEKYL+x4TPuJNjvjTqOEeIob3L1cCtvjEgDJI0aSFUAlFYrslr60QLC0cO9b
+d1JgAUV7uVw6Qe6M5IMkvBWUSOpcfVCEnQge5TG/R8mdhBIvsfmuD27qoZOUcgMBViXxLwO5dTe
KexNswV5MIVqAV4E3zGqMsGfi+ZvbEgze6+qoxfjDUc3/NS4A1xTttTzLwyts1ajK7C5XoI7KTYG
DR/7JBZHY++O3iuemnz/ScLJwDqs/5DQ8Mlqrp9tqIWBziYvv0KJEEewKfTQJIkSea0GhT+mMN0s
0Rk7M35LU+HVtwH83w3D1TsoSny0bS/FrMZ2Wt7dseP/DsiKwd+viJExNjF2p9JhGDKAV3f++qeq
+ebahSp6zX8a2ijAKc/w6lgMdHZOUzeBKJ6N3iSl278GKMkeJjOeyzkAMk8DRp3SdiWl9Tb8eIp+
B+WReV34N7mcxdlc7g2GKACJVyaXLQrAnJ1vJqVtS5ET/2vMiqJu+7ekAHfyLlqB6g5lKjsC8+6r
HACimuPiV7y4nbFxxsKhkbWFqE35LxURilX3yhrrT/AKmz7EJicVSzccRKZ37Je+shsNVJvxnWaD
SRdiP2XtO2HyicfCy83nbwNVhcQBv0gJZLI4FXEQaw+EYMbOfl8X2oXF7PuwDc+UDoVj7/sRmHuW
rUadLWW4X6Z5br8HSVvAqg+/ot7YLxN6hJwM9CaOKTpkcCLxjFKc14/VQEhc7+n4SK+KhY1O2v7N
6yXyt0TCrT5k1t799qrNLLfDwPFVjvSQNgqE0c9IjPVzSI8okWyq695RAxpIJacyB19gaTXS2otb
CWxxyZn/iOdMVaVD8u6aGT9NFkxMRM30fVkKXK0h7e6BXCxfGx3HvJITY+EIT1a93jQMuEeMM/qk
m3ax9m9f1GWvBrfqs0JgZnPMlDIhNLAHacMPoaHLMnwV3IpqYqVBkCV+X4jCiYCEyt6Un8pP6bVn
JpWryIxYqfZTOlDvvwbtzTiu2gz6fr6xOr65CbjKzwtuBPSHRgacEF2YGWni61QSHkTt7o/TAaVE
fTnYwMNRoMdE4z174CYq//3krOHs2+V/wGyM6dQfhrlvKUCAB8cmYXDH+wuyqEdX1wflt+vkwbXS
rE2p0lOm/YQQpEK162nUJp6TMkqViJ9u3ItkhVXJulggy6RsYSBDSimEn5LvVsTlPWtrTTtpeWXp
qQpgh2HhZVNO6x9yfbAHaVzUwdQ+iFUOHdgiL3ZU42F98o6q9FN9Ek9ki1Km239Sx07Mx7A6GCEc
SCo5MeUze6jjua2lCGSlBL05Y+sUoDdt7rJToFGDCre6aOLknqcp5eTzZ34FqT7vMS5xyPEYJJyb
Go4O1zMqFOrOQ641bmlhYVaoahy5yOrsac5lyu1x0yzi4YijhdGAY7o1KrSSk4aShuXcA3b2Ok/D
gYmBUan0dN+rCbyC3NfVpKPm7Wi1YK3OC0ozIFYN6F7fDMieEPYVsBm6OZvB6VnlfOE7eA1PsN8U
4w3uyejDbkXr8nRo3w6/UR1QTLcsX2UNlxl1bzu9sw3knMaDrt3C/KnDunJeG9WEuIF5nxuL7snd
Mgopy612pyR3ZmdCdjTjFx2FwdJyI1Oaq3yHjsuCmc751lLAaqVBAvLfEiK6iyco0NiBcYov1pu7
wNhP3g/KPVoIAVHAn7WXpf3dj3+ACm4kkgGqaZdB8B0K8zPydc5jSRCOtybv0rCbGWEO1yJXtwZt
52SR6ZaodwEMzMzreDgVCJOLAazFlrCH5WBqvJKFOk4nHF6OR0Mj8bgyITIEFek4b3p+6gxAXqOJ
agU4tV/3sZ3M8Fg8zsN0CG/iXAXI1f+5BnDEbhU4cDnSRbT4wszatcseq621kflGpm72RTF26rfl
pVkexTX48iIO0UQcxzOmu8DETCy8YAyPWCUd5Szy7BsifeTrnKqQWlZxYgibnWmUE+tsc2UnxD8/
zAiZpHgjL0Lh2GINvGEHj+ExXTSueBLG6Hewfh92TRrK2GfZj/07KRc4C6D7Xho3NEpWhg2dXB49
U40j338RkQ5GP/3h2fBlz8Eh0MV5VSp57ZpnJN2hJF39xb+MRXyQBjeTTs1ec6ocZAtmBnJNNy5F
p9hJ+3NFNXRRvDtTnJKvbobkjNKqUap7OUxzx4yk+oSX59+moHQM/N8uw1uDafBwNHXxryqsGG/B
IUPUku7iadK24BxPMvQgB2FTSbZ0YYu45WaI/QundkUgJkWxcEzRIdn8U4hcEp4jnyGV88UjBe/l
5F1FiW3g+7zgcUGtEFikAywNKZNsrykknyhiX8PL16WWo2iNdVdnnVc0328GhIdfOSGBmzuNgO4G
RJXgF+1TdgOr+NVclUQUFQBv92vCxLWNi28/C9vUQdsRkO7pZaGJkXmczNrAwaFpi28abzlGuk47
mBrzoT6jL7XfU9q+iIrLo7OuWRYpu2HU3tRwQC3XJM0aCobtmZ1JInt4ME7zZcFiC8itG7NEw6JT
ihPw9pAZrRLJczUvyjkizmsDun1fdarmvavwcIgVcJibGLgopndvKrVUqbHf/l1QDvT70uD7MzMu
YunRRksLBmKzONcv1wQkpB8DuDWMu9/QeXh/9/cdsjMxOuVRZnbyS2cpTjA8wcr/ZAkuDx5wtEnI
zcDqZ+7g2W1vCHzB/YJPAqQpV9dZk9F7S7Zp0hqxnnbFHo5x3WsTxRzHPQhloovprfmSCylmdMIE
1E2cbSdGAGN9PYxS8jYT3MekSTKEuBwxR/j9g217iDpm1n2drF+cH2ZeYw03Es0dWA/D+qlrLkIh
ZMTgQcg3ri4oQimcdETcR1TPKZfqHx+r9btRqOZkMUOTIxUt+x75c4PDb5KWTTsjg42qsLYprao6
8005kvJAhvya0JP5aeaOAWygij7fLOWf+xWIzIBoYK1YdzE7lMbukLGoaVQh6Z8IBv/eBs+KJbTY
oeJHodmVN9LyEYQgeghtJCkEPoBEesP3MlBUUwsDbaO1j3NcOZkVrzMuqX/DLuFbT70bhLcykkFZ
SgCUqfac5vFD0vqTin+wDmicE0yzuDKpH5R+gRkRT2iU3u0bz4ET9jFIKKfQTDhJbV4GvCNTH8T1
kt0cyw8Bf7rJ37XV/OK5mIwbXOMTch265dcqtjgoRQFWt9EWkQaqye7FWgmUKFLW/NiQtGEcRzww
coGVWMxetjZkj+qwU+W+ZoWZiTTf+A4kf593cTLO586HZTARwyXzKIqzHmD1rfDxJbyI47/WMJ1p
INf6/ORMJjBQ63YsvD/oFAiB4DyAcn0iH0WvDz6mUd+VjuMKVn0WVxkAUW6Q1nHLjVEQPaZVr3mL
W6DUeKhmanxOFsbNuoql6jIitaCmKjmRNS3R6JfbA25diYUmo93tCK5M3BGIaW+JcaqQ541Bkwmz
1QW/Rggwnj9Ij+MEszfgslrj1/KZ+C/DZTzcWvvFpu4D9nAeGDCO9roIAVRkkNOPc6FHZNArTyJ2
eYrWLRqnn9HFNPvmiEgXs6wdRPbCL1jGznklafVLL/zqQjkWWJr2wOP3wQcoZwAK/dFgw0nD5Hk0
GUbezqhi7g3J12zp5mOMC7tBsDCLXe9S37ZadCH4s4l2h7b2UpQk80OuMpEuJngd533W6uLFIuNF
CYjbtY86QexrDBpH8RFmwxFO0OJhYC7tOEW6Tc8szxIXR/6kOp5Gid6dJPT5jdfs/+zDon6ZOK6s
bIrPJRyf0RXg0b4GMuB5KnVCGhZuCtZyzdCxbsWJjiHbHhn7MNEbl5bSgGmcS/PoJOos03IWwlRV
dXmSZYuXYvpMQIDujWvdUkzid1CYrQZJ9tFtmWuGBgAiz9VakruYbgHyotqu6ZN/QY+RH9jlBHwo
MXx4PyrbysE3SyFMgp6E+iUDks7xbkjHA3iEwF+Sgz4Z7sIxhmM9CdKscnaO65hluNOSGRNzHM4D
dczERs7CONOo7S6OtFA5ddd2Y+xBYOEaoXavSXDt7nRgr4CKDHcvJiXPv4VEvwIqgFPkrZFt/OPn
YtHBiTmXXTPLKNY77aCyLPOlO5+WzXacVHMB8985aWv9aVLPC/LYRaB1OdksbPDfZ14rxfQHKyn1
Z/1n7pMrzwIlQVtk8VW9e3GFLm+Ohrey51QWIXMnX/uMEhMG9thURnNuKK9SX+OmkLedja9eBQi3
LWi5xe5N0EMyg8xDDQD6XYZ9LKndAcYHCBddZg6gmgGfeXAhzjEWLXU3m6eWeGWu3ljostApvY8g
pB6mdyYzMm6QlxEK5JhlyDKD2h9okmTxS+TdIknbkP8dv7ZTUvL6XutoBJoBar1BuauSehrjol/Z
vjTDvRwmeCbJBd95qNqUXOkGcJu++Il1rmQvs0L1HABAk29EozIcJz06oSokfpeX882mF6Nvci6q
JQbfWjt46H3OmC1YVrhm/aFWESX2chyUa306+1kURnaOLDbdJ3q9UwHqduF6oEZOu/V3UuLsn+Ao
WzjjUz9sadB1nvXgorcFzpFAYGiLkib4K/K7F1PgQMeg7wVV1bg9PumsUMcAyyekvljNkpIrie8y
84jnH42wcFpumo2RQ2rLzBJPfIic7ZdDzUis4mS/nePudSL66A8cPUpGcK6NbxZ9nphbwOqrSlKW
8bNZW4QJn9LRvcB+hSMb0zVZ/5dDAYV1znGPCQeDJsl2qn87AjACi/E2PYtDjDEkQfDaUxC5GlnT
MkvoW6gfnbHKJTCLWYZVbZI9FuipLTikuNv2lzRHY8flIkaSzx0hNMLHfdTt/WbG5Rj0AtqMNgxN
X5DU7ASH2i4n2a7EmOJExD0NhcjS1Iwj5Sg0TrstkSy9Urq+A1V2vIS35YmOBL50OB7gUNP8xTtb
yiMlshHn53UKw5SQRqCTk0IgbIroTqT4ZxA05JExtj5EgvmbVfq9rbByEP5zrIqesUMRaipDMCqF
eXqFDbLKSH5aRJ3lgxYJJ7CD8zoOta6Mj3Wt5YcayKNTRNkxLrGAwZsF0wpL4OY1YLb87T/z0Pu8
8YtCaOTlfKcdfYce9KpeP2ZQMmdUKE90a3BrlH7sTMPQso+QLkitLVLYZF5P2axgsvfTASTsqm3F
Cl5Gzvy2s8xCSMxWShA5+5gHk16lxlmEt2AdN8obbDN6r4ESonOJLOoGmoZn2+cgip8c1wV/k7B3
x0IcScjk0BoSukYsuz6WIpd+yey4t5a3xJqLBq/lb8n3ZpU1FtvQACQ/Egtrtk2lE2D6FR+WAf5z
izCnblDCpbCvQgQSQCh6AmQh/3AvtLyAECMzJ3H6otoIQaX805K3smp4dbAIperTzPQSuj9M+D1b
1ZbCOywZi4Qa75YDPzSPErn7jM1PoVdR3zNMEbVzWJKjQn3o8bnGOgWU53OGZfNo0xGhYb2+jxsq
93E9lcZwfjEj7KqSi9Y6BMPd2QP7i61OiwBjoxmugRQdm+EmMqe4Z0OhDa7DaDYKeHxG8mZkvhLp
axgfZa+MsO8m8zsZifytlq0EqwrwOdCQMi+YC+93dC9r9juW8AOZsw1zRXWUlUHgW/nhzswDsTIv
3AaN2rQseJya/lqRUzfSS5N1ImpVp7C1JbxafigWRwqylTC7cZCmpP4kcsfOaIozLBssK/in+TQO
4QpU4ZX65XXTSbl3K1F0UYZ4ZO35Mzj3L79TB2lDvPkeUaGihlwdLIrxePcV5JXB5aA1XgZ1/r7M
7lHqXzSi0pZIP3xsfzXFBtHztYfEHB2vK9ntCHpcMl/moTYGTv2RdSIol8eG0rSX7QCXMd+4DP9R
RnMq9AodtLldCRk1b3jvlDLJFTNb5M5yK0AugMzA0A1meBcxvvQkvE7mdP3jDmDtOZ2AgUhspOI8
R0cczhPPS5jDITXf0q8spU9udleVLtR2bkXvKmkGJFtofC6zuhPIFZb6sZv0E/wtpdd/SUd51mEK
eYFoactln4Z8baKBmlMgF7PFiSyQjVa+rBLmn2Umh52x1kRhTi7yXRkeMD87GTWmugCvFuoRN8IZ
1VtsA6Ruv4CF9PjNK7PEXVjk4H2dYRH0uXQ5SY3/vMQLwTelA36QWYKB/Buzu53FZbgwcS2Uyhyy
4hKh5tnz8wdxFziDwN96+RDW2p2OGZXpTJtgM3JB3nWrcJgHwjE49tg+u9kF4STGHiCKc0QbWpZa
V9BZ0Qu6W0GyQe8cR91dINY1K61f/4xtAIhpXIFhCxopimG0o7h+8poirmdfN9XX6tT0/AkkEZjT
ssOasrTEcZjjx+11co4d3YerAdqISNKdqAoB2XEcP5GgYIX4fSGQYL8dV//5EVIeBitatxsidbj5
XIZJQ48Ftx9ZTx7tb7Tvw4qI/XTDu4QVtYJ1N8P68gyed0HY91WEW/rblEf81aQ80+QZMcaRFVtq
0t9XdL491AzlKkyv43bhOVaxVAEaSEB52HYLPIdGhc9DUvdfc9RvxTRi7FVX3WHbCafHiIY99GBn
CwRHeH2F/FbqLUIFLUEzaRFCnYFVlHZRMeUNmW1uiBXO7thUzyocL5tGNFu70MBINVH/ZWji20Jo
3fo5QTx65TfbLfUczUey8Ur9/pE7wMTVr1uobUz4atdaUOzALwdGHGml5wIpsTwJK23vPjZiXdwy
+o2iKuJgEB3rUMgL0v5V4So440SDMEfZHQynJZMzdo4rMoy6hKlrCeph9w0ddnM/p7/uE30TMgMj
IyFRMcLnixvIUd0Ybg50fvP20hz3SuyR0K87UQQw2JAq1XvNPNcdmr+13PnZZ5X5fPUH3OOjt0kU
zgW80NMm7F/jV3mklB94T7cyjmJKZxiinUQHADNYUvY7x/zJf11XC1YPlWNtpy2iQqh4j3gL7QFH
1oCXLxuutxoB4F4lYw9I3T62BxpYH1WPMrpd7fO8hZVVQpKFWYFIW8Ob+kVVjeWkFZwBYtR6mlGJ
N2kYefTcvmjRvoMogxVXTDdJ+b8dQHsxStC3CiVnUm3S+tfwehhL6MpC1rqqwKgT5ZoWcIcO3WaJ
zVjAhlq1F6nmaGeCBtlu1JtXMgvNZLOoEZj3sSEB1ry5ccuWsmx1yg1FEYvG3ONipBOR4pAkP1Xb
r15aYq/NfRHpEVawxZF+p8gRIz6FMUytVDOgSkX3Sgg20+HHQPFUEOR/r+TzE811NdXdSa9KWmX7
eMhG0veIo71wd+4pFvlgk3cM6Nywdbi2rq41fernrH33QS+hwcS5G5j9jSdR9uIdigKxUg3J0u4o
n2NcXLIg77vqgD4e+WNjZTtV1nTlZgvP2kRQHKVFeJk6XJxeK1HK4Ihr+R6j/sj65ltN/yeVF0Tc
QksmNTu5mK176kRY+8BmVbfyOuFYpd6M8XoNxeE2SIj6xMkB1G8zJWxtZLQUFSi0khUWbKgluYDT
c9BMeW5mN7DaruBB+Vx564EF4wmhN92Y74Ue9sMw1vaBOC/MWg9bTOrxQk4oNxU10Purn52RnzJy
aS/swFj3iH0er4lOGKo8ahqaQC6nxewAWrLrZAJDHy1z2AOI9extlL+7VUjNhNry73MnkMqTaARm
LSpL0rKX12BTgdoIHarOvcvBONskgxwxvPg7Kk2oMYc0sUl4I/B+4D3EAxOPjK9qyV4aQMDfApN1
NjHfDTPAb5jkvd4KKynJEaRWc3AYHj/AHmBtIjNuaCT8v+LFG1McJX9WyiWqjyCTDNAuN8/h2/vg
6vZCs0jZ0n1dkwkLXcVofLwailAeHUkEtoYTVp08krHnADSkYLcLy5QH67Ik4KqsRyPyaTy9XtBm
+8Mc163kANKGTfLGIg+BgQDx98tfN+oYrj8e/SEDGyY3zG9A/a2cmqka4sRyN0A4M+A1v/VikpXu
F7i7+1ckoYby4T76XYYCCupDXdy1rHO6VJm5GGL4kC32M5gHwmLOLByx7gYW8GLi0yIaizgdnIBZ
wAtfd3Uy3KeoO/GVXj6E9ICFFac1pwmflrcz7fcwTQ3rZD8HFaULVbdxnm7G9tZAD6vNQ14E8Fxm
I+wlK1qrmFCbOQ/EatV3TZnar+BrSCAFDngy6kndbXAyVslygSw8cIDrwv9Msf2ySq06eVNyZvt1
lMIvrpXkub4Bq9s4Kz3l/+nvaSq3qe0+7IpSZFzgLrPMQ186ZK2dpESw1dfuSjvE9eUaJuwc4VAD
LgA+8ZZTtKHbxLwgAaL3XzDGhFmgH2asLEPDWHCtL2GkJyFmRpUN9e4G5fy1LecLU9bTTzjCkjEc
BHjlFTMU3PnPirgUqDrX3BDNq+ouj6NPG4Y6CQoD+x2Yj2T7IUCmRLoQbH6i06Jo7pOVnrozFtJc
rDc6VjBV7TeWtoTMXE42ZOplltJkan0WRGv98PbDHn7hQDW0Dy5GBG92RE85B1kjyhqiSFgMiSbJ
OG8rJcsy6ivEo5H9BFneUyp0ZNGPCzXYIMU04o//2WjjKyib2TnTfhIAj1K4JHjwDOlq2rRb66Xh
O3fmRh3vHVvRcA4mKLnuklaaPxJe6UYP+Xj4NGCFPsWgLQr8xcF2ohCYWur2Iio8uoxFTLRo1WbD
Wl1DgN2iXHyIxdHS9uvmKqvAwIEveyFoxYf027yWgkCpfdD73jq/XY6zpD2ORj9I0tBRWRbXx+FP
nF35YcfKbF98avQG3fgyuzqOoycn03lFYGxF/2nKKKGMahhOrxdkmgQfj1tB8A0s5aV8cT7JAdsQ
i8vP7mAhQmzxtFj543OjCcAWz2BSJbdhwZIEuWENuDlJKKjlo+MLnh6lnWXwGn/9ZuhhvmD79Q8S
ll2x/xPCxw4g6EiJumGFtgnhykI1VFOC59DVldloPj4TNjdL7DtrRr0/QPpGoWtc3h8DHLDXoNYz
0gHQ26jEfg3RGHR593Uk26GjzIPweqwpVkL6zGWQhtLP917xA17yv+gHbch8/1zCOjPDQvNBBfMS
5wCPezm1Nl1NYm8nAldm2ofGY8QxlD7ol9fc/yQ6d7tuzcRlyU4XZIPqU9FQfZDcUdrwVXXLamJv
Qi1IWxSEKcQ+J8tAviDrCIQ9Q4HUjnDaXEgxW/r+lzMlWtW1eldNgGwLyG7ZUHthQWOVTiBJ0TJq
Wzm3zyC33ntZFRwfQs6pxMsx0yEch/PUYw9MxeG9RsHz895VRSUpOsS/tiLDokSsN3ZNHP0QzFlM
ilHQIz6DAyxdalLK+AMgpAOtgYDlGb0CMXeYP2HZQhwGVZgMYhKxTmctxPpkBXD0mP3rKj5+2eBs
WNW7UPza0xEIGoaIFMEcyAw4TEqv1biK4Khvpin8ZRJ+Re2IrBbl6Z+dlsQefBXdiS1l/eLPGjQ+
2hdGNGQC+8yRbDetBUAjPyVbldgDNdfldnAQ9RTMIdL/7S1vq/b1yTI+B53yQrb7DM4dd4rS4AyT
fEGyYn22y/TJ8LuH1vDMDNVUQUvp/cvyZTOygLutBEicLIiLyQMvUB8SWi1YnHvMjo/oyvbtKx+r
aW4hYg6xy+ud6W8PUchVYznFwIH5983+uagLq5i4yBYDkzQYBS2YFdf/jekd+ZRfm88qmVQDexJz
DE+ZKNBM5wsFpzEEbUHlA2ezWnd2+250knkWkcZMIgORFalxUgLhVZBrCK5o2wHABQy52uFqWJIE
o+OStsLeRrKQlJ+aSPUThs/hMWzUdKxT+sTgvsuOuY7/RYB66VQ2zGVeEFANbaml0SD3YDjhN93d
ueO70R93q7jkTiekwzPXU+qSR3kohHA3ezJkzFHdZKO81sSdg5fQ00X1sY3fmMfhYQLxABBwLR2H
K/QznZZD/1tTZzJzs2k3mQnHKogZtftt10urth6VoYCDOoLa7Cz3xOuY/s6SXECth8R32qWonlJS
pPIDa5ehhH0RMTRKXck11QnCbXJTPPooqNh5wwj7i8qJOWteQNIbetduUkDXeGwmicjK59Os41hE
n3NSlo2n2I++EIGEk+ARXHHu6eHm9cLK8ivTXZ1F4h2ncGcMztG0lo7vhtL5rKXBR1l78EW/UOxP
G+VAmFGqmlEBGBG21O/+hS33NDIzNeWSrj5iAP8e/qOBeW9wo+2X4sbkpo9fsKiygGRBMB2qlQm4
jqIRxETpadUHH7mobh679s9rv9Eqf9oy2sXlvieCgVywFqfsnPfRwlqaInzXBTUWvYRi2E7zLp6W
dsrg0LzXKrnb5WOtlQrP/Xf7qOr8FHNqjt6vFP6MZLK0V3liukbzrrjNbNGqlwaAcvlI6X13EhPl
jcUdAS9uAnDLbRRxw4wXVim+pqZVC44p3+63bullaW8XY0IZG9xYdwomC0BbByzBUnkxfz19HTwp
iS77At5DmYa+Vkc3TRMqUEmGir4M7LGOEH61sdXZMBwLOCD/aqDi6T3xipjxzSInYc2cdAbI+lJy
mLfYb35yqfN142zblTuaEL5tfdKApPN8OcWm9rw9M3wLtpOUTIlUT3YjHGf92SjcYcKO3JFJUcXG
JNyqee/J0sKookw7gI/oE8nuUWLxtzJ8OL27Ryjil6t0RqC40Qi8k3YR3Aa8pGW8LmG5YKTq8y7D
Ys9uglzlYhUFNy4FfLIm8rZESA1U3mHWxw9oX88EX6tCN4w6gAd8SlNYrAh1IGBAjIVQPt2z1H3x
KMvQ/g9gY3xiXd7/1os52/XrF2xzEjHKFVUB3G6qnSE3nN/zqALTRECWE6fDfVvDK5+yrrosaZAY
eAWPjDUaqCzVT7+JvVAXLRJdDsAFrLpcyN3G+N3232cq/RkAoW6H8cX4O7K6d/N2WSGAIoKOXy0Q
ehsk7JK1IHRer2hCL12Ww2B0dNw2cjnbYysC+47xR5mxnRYMlLsUwwLMlIPFSrZTLSFl/JpkE2dF
eb1Lq+U5shmwZES2GBE6w1aZbD/7Kl7jJu8eSkRqjk4WO5kNy5Xb6d6Dv8HaMGSsAFO/mEGYk1FI
3PpP+zL2BzSrJXaWI1bFsWq02bLl7OtOTNnC5pyF4A1MrCScH/hGZBt6uFs7uYuGrAgFkszUEgoP
P74TfYiY8rbnJn/OTFqARyAsbeyWNjd3yWmB4j8UsjeKDdtKQF1NUfpoMCMWGdK+i6YG/omsRhoR
MmkvmKvz0iO9P3wGBjr6BQhCvBnA1i97CHQMWr1G/QKy59u2jLGok4N/57YDQsp3bH8zPqa/DwT2
Qgw/kkM9kzpI12hqIeA194Bm1DJc65JqKMRxBfzWbdig3hkxkVCYux84Ba/zIgPEwpJIK19BFn0h
25bKLnwodMFTx0ieNbJwVECIMchM0ylTEU3u3Tpcdswfi8KzCKFT/2wKo+839M8RJDiD90tH+Zpd
tcmX+6eAHs6yTvuxp4V4lEo8kh6RT/iGHitX5YklU6UiIXUjYUuykLggFSJ0zj34wJ/J+fwJNj5w
u96vXaOwMjELtw9TozWSMQPB397fM7tvk7aqPo+efuFy811obsgQj03TlCmG5rw3B7s8XM+exT1a
96fKeM7lHr1Uh1aGeO6eyCSiWbt7iwcJL4+ycRNqZBGJlR4eK3raHRUeD/Kp8IvTOtpnEoUYcBO5
d+/Ic+gTWJ/D7hbNzL96TxMJIQmGBr+KWTCKojPRKZsrvDqv5/jV7cNM4RYFJkBgPE7qZIo8NUtQ
ZrLzseVv2oAZefT8pWxz82uUu/x+yFsIdN/8BBRkcIYOg5dVdS4EZUr2JyNjFe9AsnX1HL0QNfaS
tHPqwzN6MQRyhjIjIc+WxTr53raI3sP7H3W6cqTiWM44Nk/z2og/3BpZe9e0eIg186899JmS2YyF
rviaW+MwOGiccSSZdRbvZf3DjcyAsPvbM3taY4i9rdrYIbgJB9sGGVrK00MM7ZfJtEKMqBbX7GTy
ZIymtBpw4RhsYHjwqxyuEcOLTyPoV7wIQJ787j7MN77yOHJmdNz3iaBOfZdjXxXXRXL28x5entCX
M5I+3TuDukzR7eV720eqPotGOF17MvvW5mlfFZ6o3RD3t8fa+zy/geuPktAI3td3rAQFgeQU9p3Z
EqG0lfT+gvmAihZUh75KTDnil8b0dBnveTF3RTh04hxYrnENMrC4y3F7q74H4g+e7hlMuOJcfj8D
Z6j25vV+DGeD2wWpX3WQHf0IogOhax9Ss3Cqesdwted+oWANnDqPKquRZq3oC94HJBYgVQCnujje
KXkvvDWltt/9cImO5llYRk9Jnba3ui15ie0zs/M9sYpEZKyb9ej0C/upsUSoRWqvZaLqIQ1jNQMT
SwtxTSs5P5xXlESoGDVEx8iycBJj0oM4aVb4A7LFxgAU08m7NFtMJf+mg6GvQ0XKAl6JX8nhXaQ4
M5dC3MPWtSSJGYNUqLpwmODbqevtZnrjOoG3fACL1kPwlnEyvYJOqQ1FyM2Kay9j+gFbB9bNM7AY
LP6+gH0W1aDZZ37meHcEqmW5/7GkOFMTHN+jep68qh5spZpqFxr+WKAjev9D7fxNtCSJoAOAdpTe
swk+yNZl+8337oKvwgsChvxpi7gG2S2CUyJnxr35000UWLqigiK6CAEoOXE1Aatm75vp+4EliYwn
11C/7u1KhlKf8VdkUc6R8o7qC7/QcGdA0KgzeSg2lHriG2ihy+3IUFgU1iNbZwmi1dGSu3CsnnF3
T748EBTp0H0Xfn0M/GomPZzIFdYwrqJl+Q7qliAfyLLRC/2gBIFoLhypESNyUQKIUiF3i1dBxaKP
5sdI8RE+4OIGN90gvqLNXn+AnApd4AAdSSW9vORbx0g5/HRUriHxGqOHy2lg1P3r10MYwCJVXtmt
/WpHJvsIwTIaUGwnc1Wl9Z5cv7EqW1b2mWkIQH563IwT7e+sbTkk67EYmnYzC4zVXQBHhlgTMCCP
LBl9bEqSTebXDPmilGhfgKJOAuZbFJCQnPkxkYMoDunHCGFu9K7KB/9BAfSh20u3byqQxQsV/Hws
UEvB9Xo17/Q2TFv/8ggwLh7By0hn4aCv4Km64ps4WYBYh5xyWnyg9/CKzE8oGM/W3JcKvbRJ9fWF
FOg91LjbmUbjALNTLbULN0LWerVmsL6CBSy5b9MnTBVggILnqa9WVV/qIeSHipoHVS7dqJkWJkKA
dDW+DpPNpTSEc65HKybwSJaNetHa9rc4M0yyZcLpBQNJP9BqXZq0ysjAJjGlC7GMDm/8dLtq2IRD
zFklWUG+2QpbFRiV86CvlZHqXv3hVzvC2eg/s4IkVRhgFB/Hgpdcr/aNe9nuFyZhHfiCKKjyL0P+
XGppMh//9TSkpb/gMbXazPIYm074bl8zWItabCkfQsERoC4CLKYMqprvtvgcAQs9wVxp710/Cv6T
UeHQ+W9Hu3zObRUuYFlRRtV+EA0cfmeY4f39q8ZtpEnCicIU1FUZv0uy6lsyF3msFNzyViU1wWIF
gDRJV0IVL5NxA2C2hQEoRzT7pUfo4j9Lj3huGcl8wk0X7ou9QkJaW1e7Kp55gJnKnbb/WCMl+wsz
OMDTmQEeaJc6EO7UxyQRWT0jtWOaw9W3St5FRDbpfdkZZcBFkJamfME5ZUkBwsOkTZ+/OjVIn13/
6IYosRt8OHNAlCngFbhvOWDy7UJLHg42fsi5y81o4pJx7n7PKRcSQDTHiqbJKv6HCgHeXekAvJgG
dkm1kk9nOjXr9pclOB/RYfM0G+eGQHHxf4If71r2XMffbnxnRgI8r1dQvfUuodeeuUvEkJq/KWih
/9PoS5T3kpcVS1474uDQ/h+5eMIDQuYIudnfobxV3ZWUMV2iLayu6BWZF6zkrb7oBlsRRq/G2gFK
OWMG56iguBob+ehh+W8aXoxqpPZoNpiSeNWyg30lfMRCk0WIrGqJrsiv2NaMVZ5r9KrHwTxIO6bV
/Z9SHL/TEYgLhhyy625I9dEIo5uXjnce0z6HzdwHzWmqiNOEEnx6BqPApiNnpAMO1Zeb0uXykJZk
Mp1X6ud+TYqPQ31d4EGMoDPEUyObqthfMdQ8FmO+mWUKd2tkhzFWXJrq3xc/FwlGp48QVdYLo7QO
ERBWj6wByEcQYCkqMEySjv9RhgO6aiMPitZAq6rOUSMVX59kueaB/CU34up8Mjlv+TTm0wjtQg82
sr5Il3nT9fo+UU6UppcH76A8FPHJwpaOUJgaIcCJW+GfuFcvqLV8slqAQqfQB0egx4IX1rcKpKmJ
lUJ/rnrnj+YGOhZtmKlymYOUm+fDxkBpaX8ZHrb6GlpdF9U0kGqrLv/O2MztxGNkZPQ4sNCJ7tfg
HOhN6nUMVJcv9FTZxuw1hOTGlcCCvbJUn4U6cSZiRXF81wUjTB4er/3SsFGFo+w+l7stTzE6YxtJ
srjlM8lSwYJDE+I4YV8g/vNwempudHqzlEIDB0FqoXCfxxYni2a2wCesrbvcADy5MJKg8uZTcaPM
9gCTC7nM3glX31M34wjI89Tj3niK5UkCkURhhWk5HPAqXTkPlc5ng7hVHBOeGh09lR4twPrec0Tk
fouN0gfezz9qbSPWfK9CGAszTk5tCB7lRUOOzU2KKqInaBSFUCUjog/ZnEyZROU4oryamuZ1QWQp
5PzK1w5UliCP84gcUB9r/AqcP3fPX59qhImvg+v6grcoHsBaWbk6aYH9Kqr4NLOAFUzAPgsH2ZG3
nwFegopk8P/CkZUqcTd+2pjDZXkVXUqcISDNTQ6rnsswkSHCBxIgkodTK4EihzM7cMa6lvTsFh+T
1gkj2ruQcxMpXEThxmC+Dgtw9Q/w6T7Q+7Jz9Xllwk50zvUtc0S8iCLjpOsSWAWpfVYZ0aolE99A
1G0ewQmqodvLjsi2Yni6edhUA/jUMvg9vPNtbdOPrjT6nBl5NKI6h5yydt7IYCWnnHgg2LZxkwf+
kCacSf5+FLhL8UsjlO5GDfqbCf7/8E8kN2rGHCefkrheHCAY63UjsixZDzEiWZR3KJar0jKFfdqu
VOPJbubwSFiPktH4PUK3zjAFXeI/xXaNp19J8lit6vshhq5Ga1/pk4MeCM9OGiVkASxfBl92B744
9nS0Nlx9jf6J5v4pd3ciQNRPJVrcZNtailrsuODSGfTXGSv4dMhi++1TT8Y7xTVII5QWIRS7OBRQ
zDRhwiNQm9arQuLonccudMpYqPg0Nw9dlV7PFRA1A/rPl8QyiYaei7p0ViMBSxp3di7P66jRS9pV
mMEcHQMWoz2rwHO9pMpt+aqox7XFMH6Gwt9S2zyonJKimt51AudVZLoUsXMFyvGR3lCAR+Q1Z0hf
IQMBbfzmevgUU64nDwSEF69tGCJJIeyH1Tn3guDNBSRMsUq6WhI+aQo8hLJb15hfBN/1Rf724HIK
d4j0n4/8RXQsKYBAznZGv3lw89NIZ8iIE0BHXQmCQ5qY1+bjMs1CAXEm6YqriFDZ/gaRynfS5Tid
UND18ugUCk2A/wgvyBoQF5KG0LggeYOWpn2PlHLQVtqnU49j4gAq5i+YT47qBX9C3chcN3ieo2Ch
Rnw0vqYw4KOsTUQhG0gcpASViTIhK/DolIge5MYIe65aBcb7kkEwqb3axeXv1fi5s0lmPLZPjznd
BJSsXEXn4Xb0ZHe0z2KRo+Oa440EToJ2gvbOXZsirepXTZrA61PvOPsIuknzG4F9G/FZ47vX/UyW
Cx76k73QTldmP6p93A8IE1flH3RiHJINZQcpZ3M3ex1BGtX9dWvacVnCgBgGpr5bKm86eKeLbWzi
eX5YL0vn8H3VREGXXeTQR3qD3P3fq3jOGmE0L/44lm77eJRiTCOPHA2JZni8fTVFLmb9nejf6XiC
q+ZIIvmes5y5yfoDFfyU6+FyWlktGQQVzuQbiUV/jDUmTiyx9ognTttcqcQMuwVSKA6f+GiotGPU
CBxVhOrk9oWg+LoMUKAlyt4uf2yI1bwBfhyY0VAVFjjMwu1jM9/BY+meyXPvnY4UhFi79gKfCYLm
w6faV1eiq1jNbaEkEVUTNoKWiKhAYRDGVIukTc8IFZT4/v+Y4s+o7wQLikDPBvBjHHVHqLdZTfKu
uQKk/gxjQdHCghGGI8iVifqPCFMEE8kwaQtzG3i9CNPuarBp9miCMuKifaDIyLPVRPgV9hAzMrqK
SQxrSzeMf0f4ddP62Xlet0DlnQDtAF1M+2kD9g++NOyu+YUNnvo8twaV7RDhu2aIdUM2ZV25w+2P
JQ2ao1oMSnr5bYpendSDy7jUZD/wV2c9mj3q9HGKTPP4hRiHKNTSxYBDjb21jBzkgpkpSZcI1qsR
G+WBeuuw3oF+ExTe+hDA63kn3WZT+Rf5iamGgXdqxfADitZ7xWSpPASit8KORMJuTVOV5JWNIbs3
hEoZScNQlVyEK61F0Gd4sWr7d8v8Piq+1s1raOytnvdvQ1blrvN1SxcN737GNygUUt6vW9Cj7k6Y
8f9sYvCOIO51QhXaodP4qHK4VhXe8vqo9YeyYhS33rK5Reh75NWC7Vvxuh9/WfsAMsX41e2PuJxs
ATaly8Hk0Y21+tI+6b10iymr/SkiCDNc78fxOnDbfK+/P/3opXt0Sq1OfdlaD9Q6ZcM1TLgSBSWq
f09A2lBfAjzRCWgnZ6YPiwAEpZXrkRV0Q0ls41mjqAlz50kFW5C5dk2ZFeEUAE8KVWs9VQM/9WY8
h/myVAmGQWAKLfLbhpFNVftpujdUnje+nbouDjWY6nXSqMizCteUn0PifP95kbjrFXPydfgYBecw
5QEkM3FxrpzSoliOt63jWj8zB3rlhe8H53leQKF8W6CnKjuhyizr/t4p9arXodtW104zpXXZ3ENJ
bhIC9vnKUctISX+xLSnzkeVJh681aSF0/ucQdojIqCw9WpwKExY6d6h/FIdJkHDOvuapvQdMoC43
7rAiyftSrE6+v02Iv9aIwTzkNqCVikJXZ87fGCR0ATmPkm7y5eGzTjeCmtqCsPTiOw9fK9lN2Xcz
A7Cv4enFjkLbXEBF9hCvbhvfholx2jm+8nObVqew/HHSwWslqyz9FDADnD20g1mg3dA8O9DddjiB
8iEYqNhUKu2wLdjHJnr+vZzA8opZwDlDPl1rMUMuc4IitDzJlIAb+FXZdvvGKE549hKFjxcoDkMM
rmyTzIiHl74r8w8JoUFVMJbWIoVdOhqVjYXx8NNeyp41amLL0Lv+FdEK8kwTgPXvzAfcsT5yQzG6
Qn6UfmfmtBBdWw529yvDSpl8s/AhZHwVDZYWJGbO7iy+MtosFg/67MXO+xTt8bOh/ItUJI9wh9bd
/TH7aepLkeQzSZL2Rtxx0+FK7fl2+TIgQ7l3TTMmO1hemp8J4cO7G8ZAs4PVvedq2OWFH4eH2lnu
P41rFT08tXsfFfZ5bdzZBPpa6LL+xoFVL88Tv6QxE806t5KVDaAjPOXrN1C+7K0yIMBQI6ZQ2Il9
Z8Az2QBV+ArheTTKVKoSrGowYwJ2C6hWfXyk+YfVyC9R57fdX1kXBOkKri/FkIsIBoYUff/kBhdW
snURQKBp10kASlwOTSpRxVjKx8gque8jo57AaYGeWvRjPMGX2M3zrtHz5x5PLMJWD6yMajq8fg4E
3TALwzYlaeOeul+5w3g/ssX+hNOwWm1A/NyFKcB0iBsQOSCAAL0wiCzcNUE7fG99pBlPGKklCMWw
BVoqbPASUD1FIdc6mh+2sqxdzxqxTuIcfZ+yrUdip9dcqRfPIYPoPqSwxP53HkrbzmXZdjICoabq
ztH7PXD9Jo3bRsG2sHY7F1u4yP2GALVAaQipsXIgwRFg8EyNRkR2Gg/yrpEipVAEdDx77Pkl27B+
qzycI4MFLjgWpdVI6K0LdcGRSmGhCW/GRZaPdtRILdfLoHqc77qehqUFYGVOZAG4teiuJGZNLZRW
ivadCAFCch7EgUBXHu4WuYnDGqYvmHqBvxRm00Bzw+iqa5i+Q4B7viwoLz89CjcFVr9Frxu7lfiw
NIfurarm0dfNg1lOglPr7P4liHzR7zELXTHzTqw2tt2SxAIJg6ZTLO0qS0TKcL7GiYV2y08PhQSS
l5jkuHe6XKrUBsQSyjPpiMuRupUsxpzSKQNmVLgXGwmN/FgIxPgnSbg7UEqiibkyRnyfeuFvocrJ
bfEXGOSMyPq6xrn7VyYYMY2KUdEirCjs1z4DwreaRQauoLXpoSS9fLOJPocJd3gOpX0xD+jwOMwD
Y8mZ51gt0GqkFH5z4wHJNdyLKImmkFkY+RoHcSiX6zXsmUaqUjT4Fra+9XJEbgNd+bHWjpBWoIrB
ioYCD7ozfc70n+WlpfsTkuQddH7i3Isv2pqp+pIcgDfi32nBtLDKzHjoaOKaq3l4LQtCv7x2fG5n
zSLyo7FstIOgILN3PcAAUB2A6LNPIjO+C7JLVERFf5pY/ywPLEttomKMmGOV3oQYerglDYk6Cy/V
D2DfNBTLAcQJOETX8z+8/wF9rV275egPuCNNIsdWIkms4Ue5SCdk+myeftvV/doLbJRcsCipWoHT
ZPqlq9VJi90x2CeEVFYAJlCX6X/ov4+DQ67LV58grq8c72NoLK8zC3XWz6LWPI6BPtwwjTCaQzps
pu6r9TZjykxEw6t5csSgnVja+UgkOD2RMX3LVRP5XcB1iLW8QnQnYdm9ZFbpDZ01wTDXkzUYX9Bo
T6l2LFlDItgz5NG4GBdjs/ZSupAkS41G5M6tB5OL+qdNcLLmb9IU6JA+B3XIaCzoaOJB0+Vdxdld
dAut6SpQOtookeKirjMrtduelg8DDtUY7BqQIDWh8w2oENBO28yu1m102PkXiJBSq6jZDkb9Q9+A
scXOaAIspD1Yvs8MzIeVDmcW9C5kgZIgmuZBLlnFbaRMK/qODw3wf0TmnmaK4R5YyIPYdZP2NYO9
BuItC/4dA/hLJ2ps160hYRMufRBP4dEFBsv05/IomcBe79vf7IFF9R4SVkXIyOHxP6iNswLY6VkJ
+7WK14G0KdEn20w0nxzNNsvbRCoBHhM3GscZhrLE3PqvMyb8NUdujZ1TDNzwsmY15svnsCR/VKsv
QoW/OCI2+5Go8yOx9ajZTXbv06szbu2ueUdMnss7XEZkVj3g8yjfN790+JwtEnZCuTEUyEQ5la35
x1q/3D0sC4wbhTjBIXn61C3WWxZM/Nz9R2StrL72zcw8ZH1mJqmTSAw5XeT/1jar5Fvdh/pUijSn
LOnb0HkihlDiKw+yafC22i6Gyb5oGHfDAyV3b3M9A+4Etpiik6AtgnHq9WkywuDnfBGhtHaqDprP
5cs+nhuG7c+PKgKc2rqHC95yZ9D47FltiDAFDZIpVSZWsIu8sm8DvgK2CS1aRskoOFycbopFXDd8
6JI4C4f0X+252bs2KAre7cf15+RRA7paQ2JaF9kLXilwXg6nBK85De5sP3Up3WU0OQUhvDtQsSVI
73en/9uB8otvbye8Vl/F75LLCXK6h0Ii4ZABt4e5AlrEa9eR8Vue3bwKVBU94U8qgQcI/flJxWzX
0jUdrbLrmk/jCXT+wq9D7AIWMlymPPirh3IemZEEE5wnkoRV7UKs4ht46jCQ7uf9UmXD0Gy8f1az
b3ZKCUJrKc8Xa5xKW5DeWBZTbftM8uH4nRInAMJZu/FyGt40nDW4Vhjpl6/NJJNKpbmpwpuSoebZ
q/RwbqhBorEeE5Ey80we7d4vPGPIDZolbRbMwjGzLXovCGguxl3g2gjJMimIAJMdrL7D7JxYU4bn
JGyo6Wj1DqhEdZxWho9lTT9d1vty8GPx2pEzx7YzBkCmvjnYkHkqi6cT/cN5qbrE3yoTEFlsDOPG
ANppj1A30uE3rs+2eXoqB2UhLt95qwoS9fdZTOqxnVl5ikcTmOI+gnOKwADgCtS3R5bQO3EEq/2j
P5ubjdFUWztP4jTcunUOlLlkW2VzdfF8KffJcbOSjYYNY94WUH24qZsrjx2tpu+Mp/xX51x+fu9u
9MGMv/ZENufmT1Oh/KmYPC+RYANlsPvcH9oAKDyGke7rr0VBD72rtbS6M5y37H8TWMHr4hWDQc+1
UK+fNAapCzSXIodeCSuBZAiI3rljt6D4yzM2KuwOOmYsj/c6Lq3ovvu6Hcf8HFetADZpaJJ7hapv
KUIz/0AkW3fgNJBPAH0r3DKCIVfbvHY60xUs6NqrSkiJGnmNmk9/iZ5I+sLyHDyLFZ9ugOTazZz7
T8V9popkNzP8iiwnXEnpKPnhvuKh3nkFFrwgVZFK0NUfkLvFQs2hR/tipw0Jg9DnIE9w46PvdaJW
fkNqXloPtXEdpWvmXlUcEBnTQnPAnxYtS7+1ZP/uDYA9C5VVoipKysQho26GoliamjTWDHsGgbqV
WLxh4sLcMecIEflr1tvQnAeetf+c08/8XvHxk2iOMzZLfwLmgQ6dyVDMK2pnhtDp5rFFuGa1n+jU
ag90z4nRKY3wLKpZHmGMyO+EGdrUZf6k4P+srjuNbDrx7Os9JL7UIr/pe5IhQR/DTXFSSv0jQY+w
0uwMlGNNR/KeVpVyWwGCfNQf1t7dzR/ZEizvT4ImfJ7XZB5wd5HCEL1V4dK9gbf+Mx/OQwA3krZ4
PczLp1DUxwQvnqbaHpsSg271pU5dKZqGa6HifAT5JVe2r6QOzA0eBQ2ScfpWTAliYyBAyZm6TGDA
vg7vPAwptY+UWjsOzsbnMyHYveDd1wwhPnQVM0O05vdPp6F70tYd1SZNHYgrKupbGaLqG5fI2DBl
X4ovtkw9TdV4EDx99wwH2Ey5V5eMe27kuqRy9wPZoXneJYzmdYu02zLDwCwkX8zMVb/5O8zw3TfJ
VEjfQgCMVSNznWJWmVOa26FfclVN9rctDgNlms+TrFQHCQztqGkC4MKm/64OIMB6Mvqpu8cKXRN4
TKLb+g8s/NKhB8U0+V5yQ6aNcqcIxvG28kstmYjaDEwLRAExyt1+nWk/Xuts9Ycu0FxxvsMsDy18
73gMcIXO5r2ECXHLpc+ve+1zw1nQjq7fjVWAH4qsGS09YFE9MLs5QahS+SubZEHuWupYzSRUF32F
n24/d1hLm/uU/YYqDPWp6N7JWqAd/54NtPjBTDQiDldWleNwfbiOmPalUrB+rdd6tB2/nivirJAg
fyi84gYSPmXvJfLz28IjiI226IUeT/mBnT8l1JYqcoGBjCEPHFvyAj3En8nOAFA/5CpFXgAHOqSo
xz64LVL8wBRD8pEGYyRC/WMLTaUYSxQY9Im2buHWgI1D1Agdb3gAHPsLWWb1J35ExQVbwGZHVevx
VFQTwspaFQhsc8STYHFRxpHCKPZU9MmZYf5wsxy+r/ToibT6YlddIAVizinX5oEJivhIaMi7o6kI
2A+i//DXxBaBY0socc2tvegbs4aMuzG9T4CULzsSnQ67CUanjXScoWGnirDRBLpKTIgodyKK0bfd
T+IS9lEWBo7+wu8Xkr/T3QkuRUO4G6Arv8yNkW/5No2ZftJKT+wJ2hk74pRYIYLq5Z/mR98j1HPt
oEKIuKbOYuDJvgXXBe3Gx040EnUb0w255iQtyuO50lsJ4l85jzthSbM8cTB5Nb3LLZCuwegXVdPO
k3/kw+WCiqhuqe0pwYPNGXYpN3dX9fssOj2w0eRRyD8bPwhE/3rOL4OXhq+2TJPq5M+mEIJYtloa
WR/rJIL+okZYHIdEGiOq1c7/jsbDNjoCinr13ga2MhIZE/EFn6PLd7jBb0W3rAIwcYoUfK4N8vwq
C1VLH42oh/MVmG7PKX/3QeSYk1RPN39QV+3qgA5ySAoQrs21hXAk5XvPysSKDWc8BxJZIJgxhyY6
fSsNyxrT1PXzNACk+vRhyg7krES9KywtvhfqY6rNr2Ot+yhfdi+mE9AM3ML81BpCXuwRWCmq9GJ4
wQ8WpFIQYs4PKddNvBCl13hQQZ2cN18gOLjSDVJiel6xvuB9/DVqJ7JM91nPZVOWByg8JQKmKOsH
Le/a6CjV5yFkCwOfniHF/EtAL9SIRpulbZfWGxdBntcOt3jgo65UX8soA8jx8Ai7ZlroaQHsszta
eftbS3z5+/kcnOt9n35Pc2Ic31SeZX0+/cweAT1vQPhRclQ/zy+3TiHJASpDgT0gTut+uq4V8bs9
AkEpOs0v1qamHo04hHTROpjZWwyTo1QbJt4bF4ob9VwkQhlSTkHBtQBSvtE1WUHIXP0WXbycS7iD
0SZejPKuC89yEY0FJHJiUys7HbjCnVEg4Ikb8VjanLigZIPDPT9gl8o++rCKmLKxPIGfwDM5rbQr
1QVPClcF7hH4Ds8NCTQdAAcBdWhXqQpg5x9qbEHyYU0Mbpz9rHqIU+VNWRgYYuhk98WjGuUlUaW5
AMTtxYyfcT5UmFeIuLuBUCU47YINUM3kv+fdxLI9GZLyvkmiizQIce/gYvLd5SLCjP5KHXfhaQ5D
0MLoK7iWOrHeWI22S+HJj4XNnDFJVrNoF308NhgIj6W+ccpJlc4xT1xNGGGzAlVm5FPpIsb/xjpM
ElRD3/lmvUp/3ZhQDdzwnLiRZKcHEt/K1CmGKK45W1EBZa1rRNdObi9ohn4igsBomOxgYiTR1L45
IEUqAN/8M+L7s+/c4Utt7/Mnyd4wGf8pb7BZE+PzG3QbWdH1+IWm+7wjqHdai1EZo+NpJAFQtfTi
5D+85nJIlFaLsXHk2t8t1CMJ3diGi4R/zCGqoTfO/zsKWLSCzMP85teyYE4Vzl7hsUT7nLfAY4G7
mEDqXpa9eB+ouxWtzzhgkJIqtrJWNtdIyUemfxrTbPNLK8qhPW4i1axqXMB3gd2eGo6enfynr1iX
5hRyDWo3CRFtwTuYYB0U7rln9KcAXAg/TBLjtSesZyDxLm4YWMju+2MvQthJSnCEIvx8y2TKv1Bo
lT9hrv9iRaZbZaYcqNOqnO8YXgtNrTu++hLvJWW0mW9GNjo663DPtgTiOz1anjo2cqdIYlno3kTD
DmoZvV4SJ6vax1T349gsLJt15YVR4byP4VRgYFufJJI6UODW52V4/NgsGHFDKwd73Iu+a2dpKCdK
pWnwMngz0vPsTLl+B6kLqeNj8UIpV3WqBU2eJ5xMCFNRZDwmeGVyWAb+XvZ3RiX8jxYSrWJNwf9d
/D+ZQ0iDSH9bqh463CjVkSdnyPgqbfElPDOP9ne5WOFgz80b3sbB83aIOAGlDOxWcP7qJ0m1qYFi
sw85eToWF/2YoAfhgcK3oo6XcVjFMdVhnFeYOJLlKuMpFhhGsK+s8RkW893qTdGhqL583SKMr5MF
vTkfNOiqXAknGIEhWKd5PlnFrAbB8k9sEyfaghRCPRd/PRDIWN4guteclnk5LWZRIE1yQU5qLJbr
9ISCMjmDFoUXuOMk0XIrlZdcbnPg7PNJFIF/0a3nj0P8o2U9osFLVkq5kh02rzNUs7IdscwbJx5j
9gq4UFM3xKY3nhgk1PHR7kqEmmsLuyhNtqj+kJ/a+tMm4d9pQWJHlWuj5BXe2m0IeT/DPDtYemgK
/dlB21oIbGrOq9wjLzPVva6d34r23vzTTchye0bxX1cS+kN+fcT76KK7PdvOoMSdOwsIX8lWjzZ9
FTRf0y+pPCAewlSszpc8dFAfl31FDOifXlSVd/6XdfLR/eyRjPHT7Sd+TuSfhK3UIE7/0JT+WVJA
Sou0j2oeXdeM70irimxNrOVKi2Z/kCW3v1jtKxZS50cC2PCwyYogwly+UvoHXyqsGmXP13leRWEL
xgeVE1mXQYVhgIWV/lQyWeEcUhvADOeHXxuzFUfARlYWPWUFXsrjF6maSwJbx9Ga04Vft1Mihs5D
EKrUDAvgavE4C0oxi04FuB4JmSzgQHAJ1sD6Nylr29CNB/tsuvpdENBgKgxUL1pCXXgQDHu+6A3l
f8VGauZqv+4A4tk3MHh7WbvPuI2vbKZw/fqTG2OQrhG4MfKqzwVxZ48M1yhuYMYp7vmFejUSGmyg
7WViIFxUZbRHPO5N12Bi9AxGaGrT5cxWOoTRvn2YMP9vHD+gdpFEDsHO4kqIEv2yXiGo/V+HExqc
8gmhOjtEh0pMlNaLuR0mH/x73toj5jT5LyGyMh+5fTdE4J1XiHta9WDCcnM+cM3ZfgldU+dUv0k8
5DyFDhAGOEsRB4m+gFb8inyrcQ2HfU4u/GfoOlvlUCsDuynXUJWYo7x1uXE6ngsOdw3yWzddE+yS
SEgNyW9bjvOPbCeHLpYvUh+jXtsnZeJPWYvS/9hDyeKgSm2CJ17KQ+Opg4z3J98kFGA+5m7drwbx
Mz6pE3nh9HZI4h6cope3Oswd3l6hoo4BGjjx3/MO3ZoS372bvjgnaUHZd83KukHTpnoQ4UIfuAiB
x7/KlSBdRIGJT6YhTFXtODeqitL5yg/OmjmLq0CENcpG6QyG0rF3rBptxfEqyAVFLYlBFGYuTryd
RRbckQlfqRGlnka5Ma50gzqTtb1lvfvvL4zYjjq2k45SiwUEo0nO4uBPyJYxt6+TqUpE/rO+EHM9
iu/VVjm+rEc6SaXZIbJ0ER/Jbp465BvH7BXXHdEu92M7fgPGdL84PAPC7ownlrwjLe18NAGzYRMC
md+Qpra/bEsl01paRYaWv/a6pDG2zIsjWUCMdgVUQNVKcqkNP8B+62GHx/x3sqjxLT84MQliOwzm
nW4b6uvTEwJDFv3gKIdNhvt0llNi/HyeHXX1d47LlQffgkAxswnFMKl3OFtZT/BsUV/inQOeZbES
/btBjAOi/miZVZ5D6JC/zndLGD/hU2ejS4NQeEwHjLhevGDGdu/Wo7koJoIyXo3mebLQWbcrCFwz
zJHXLl35grhQVBkPGCxxswBDFhjMiR9/uf72DNDCxgPKPogr2HzPwCF33Z6mPbM3hRf1/CWvymKe
dlhsWhgh8QNY1p9d1z57OyAUpA9sizKi5HxvKLRPDf18Wz7rQXuZMjs78MRe9kGHvAakj2FzOL2/
DYUdbFJSqNlO+lPLf/JihFdUYIKmsFTlkeTj2O0slfD86merg5q410Pqwa6Q/+sISj/iO8wMx1Pv
oNyKhg1URQeMmZ24VbX3XigphOXl1GPg2fyF60OFotVqt+lMmmc8WFb/5cqdJNWNC4XrxYV+oANV
7mm35yrynEyQE6Mc9X/n1b4AuZv0WOqk3Y5vKeeaLczVTNY+X0glkA2NphLwUYmAGDtdRyI+3k3M
ZjMmKOq5pynbTJuig1KPvyNVqOlOvOwcOJ08kd5nQFkTjFoXtOU/lBsnRxg1G+fdOJWL8Mldf52H
DkHAbDBihucWlq3cWe/I+tarZru2A6hVufxGxO1BBBigpqe7w4sHRbHCdHPUe3WWQkTFMn1RBGvB
IAotGAm8OMX9O3EFFNLdz4c9AfnpcRBTQvlSQa+N14dFoC2K3vWGlgmAR+fOFxeGLDUV0AmIWAVi
yWfolSyFGVkXSsgr2UAi1re7bV3nE+FLNqkGDYiFAZCjzbTsDjMuQ/VDCww3KE/X9yzfIEX5QXM6
c02uX2WP7lClsE/g9TgVeB1y9cXqQTJOhlgpQoAg0b7Pl3cOMXfj8WnerULjEEh6c3KtZAq2qfrJ
0K7MQwsA2smwANkcWUWohwYa4qpeRnvZhRBHxirbf60y9JEesyNYpGYxQvao/pzKXWe2+6EAjstX
MG2y/SHngMYr3zry7OsQULbJqp0+hgwLeuzC1tePgtJgnLCUX5yw/rDv7lsl5qi6cnzqJvWH4EH6
94khxc3/EpBTh3XBUr9i9BFjuOLZ00xAVpyykVum55Oa/mWL9cTiO5sHE9MQ8ljAmdPd0qLSzuSI
M5C9VXEfSmFEFb4zCi7Ye59T4/Pw4Y2sCFdpqF16Axrg/2uLG9meSiLwjFnYQKdxXE2/xEbIibpV
YsYkVUnW5TWWu9Js9CzupdJSysDEp/Fn72S2XsS2MtFhxikRu3FL9jQ8jysYXP5fVSz4UK3MhAqD
hb7B64lehXPTlsf1iNuppX9X+aIcGMFTU4GVR+RhsSNfRxZU+2BvDKPBjBoRCqlHeUYp00UDE8op
kNpYgD2nruyKq4Wv1zZQA44jxB/Wi/rB4jXNibi5XMvgjegqDc3gvarx+r/Jonk04/LeaBStA6JF
qEH0OYGr61pBiwcifCbuTOyJZaQDxTPm+rV2EXWCDkZKOupDW+OCI3IkfAfRDqHESuAFVdmAG0wB
TUpCP5HgRE0l8LGcGLMD0gPHxBclYLTnScS5I4Bx73U/BWZM9jgmKIMTpo1h27sYnFGNycbDHOgS
2j61Rw54r8fLkdb75izUPp2pBaeGdk/V4DwdL9b2x/O9TJ8cECZfgYaah0rGJSRZLFHwYMSCLvKi
p10NJ/OWIi2ouviSMe8GeozIWPb8Ok670wWP24puvgdV0C3zLwMXJPoggzU+adyLL7pO0ajEem8w
j9Qj6rRL5M8UzB49QvFybma3K/IRWUgPcgHLLI8t7Sl8etS1G2MRzfUBq8XKpXTaVAykMzts57SJ
eip4104eyui036uwg00AJrdlNBrHYNu2Aa/fG2u5g4+2mRI1GlhhzCi7z3rYgwmkfhL+QOxJfmdb
u2hTkSes9rsXAXC3XP1bx7PDdVCuJFnTw9du7cInhVokIr1PcmmH/2F7n5G7IPH0GfonPRU70c1n
BwD4n2iNeS3dWa101x7OSXqoepYIpz7cQszm2dUN1tjl7X1otXB9a4lqdf4/2/wV86nkGqK7fDs2
StFDVrbY+3iiTFMVIsND0bFButM8EfAIgjAaOKaBqoQ4xr3NzCIguRlP4e72nLu/+tvjisWranCE
AZOm642bZF8spSuyRDbr92+jBQu7UgE6MFRZmnPdlG+pAgPF0cs0WuRr7DdI6GyJIBBL861DR7IP
zB7rRCw9+8X8DdpmdzIjwbOIpen6U2QEvtyMv8cYsbi3VOZ3skCdjBzjO9xxS6oxlDsRsT9UN4s+
A6m+VPTV4lyFf/cB/3YLPMQZKghHWKaVYnfNYbMThhNMoBM3r3+zcbG3ql6l5JqL5m/GpPd6Dd/g
B/UrDc5r1YvMVjC7vX5TLwwrnf9SfL1i2fgTKWW3ZlawSWMKqDwEnSPAFsV/RF/elgsJ3bI+iji8
Br6YwlKBB6x6oaYfrLkY5TB2kgSoR19e9l3y2ac1OxyVvvHfmeGZqrPdtZr+Woo+okinwQ1AVHs8
2YfdhFT8WjmdzZzz/WAsN3haW9VAIf1PfCoINrW595KGQ3g0znKjd3ptibzgyXZXagXbvuamOwBg
DVOHJVovCawm3jROjGSVT3vBUy516yDpYiZihF50agUamsP+byeTWsPs7gPoRtyiQ7BxG1AYpwE4
u75EEe8JcWrHetDKVxt9id5bRuBOgL+VsHYv1cyQ/5BF7pa8M2RxiXJSiE7uNQlUTY8nwEmnAD0P
i/Xl9NP6zt5BDfwKigII+cCo143y/PYSYCLfTi9D98rj3xqY95Pela91IhwjK1BkZBYCgrEZbqOC
FcqCfVBidPOc2Nln96c7N9R/y0PbjsKeIjqruglhKMB0ImBtfWYB+P5GGDZ1/1tTb+8FPjtGJdtd
HaJ+FfNoCIUezG7+AgrE/PBM1XV4Pn//AOdq83UzgggEuy85N/J49o6xKLO7XAXf2cdipe4jk82A
LLMP6j6nJIIy7i/ojepPrDp5MZ8Dm0rD03CvKKGskKq6luTDT9lr4JOsCrHbXe8rDYPXi5AA8MAd
2Xz77rij+NhOhRKfa4fBBxgxxm3DLNTKOykmiX0+17cXgZGkG7qAvrLyjijTcpyiy/p/z7ouzI2w
1SVt83FI2Btidr7I4YA/uLgCQBzEoSy8P5E4c0sa4kuPXZedEt7lqR5K/rL1Su3UH55W9/b0DI/l
Z3n2Ccd1yI7HpY3SXrtHqlgOMZp0NS7heAcHUi9LLk2aP3OmrG55NwSv9jcKQoOGQ2itywpOzqQ8
In2ZY/im86YZ3aolNdO0HBYX5WADoNE4XeTR4PxrCAFWy9R9IqaqZ5P7unAYrFkUyDWYqtVwOu66
qp3EU7VxOqrPyWvorLNf1mtB7fciHLKvnBUkMibGA2dNqy9nZIbiRh/pl0YWRlLDztMT7wHTRp1/
XjRouSU88Uv0v5vQv/3nmO+xdxVw+GpYrRgfLQpfAHxbLz8+LmqB53BRWSK/014hkZP1WpbjF/XI
O2o6arBoXh9Tvv7A7jrjOWoDbSXGfN2ZgUuzxOEyzwg1NhIoWcuWTrh/7Il5nkQPU3LVMAyg4IM8
IomhgA0xn6uzHETqRTsoCuRarW30SWCce1YLUKkClfIZl8ITgMtXy/WO6Awh+hqrQrXRcVAeop/i
dHRteCyVnTBGMbNKmnTEQd8kzAVSeJpsPP9PLEp71lVG3eF0hANdYD6cz86QqPrPv1LmPJmEcXVl
4NgLE4IQqgcNMHEvh+753aLnfzAyhfVXMpvljd9f1HYRBaVYR0bofTRoXsmy7xwwSJOhm1iar6AC
exuPw1oGzqlrzwgfo5McLTBR7GuWilv6DBXrfqpx7xmlvO4iJYlvnv+xWRMX6Yk0uPTB6XCA6Zbv
YuiMV1a28Jtl4ffQ489jm49RrWnt5HoRRoL65AU0Q5WJYzMu85xBXqxt1N7BLaK0iQZ61sXxfgEG
dwh0RTPAvuzrpX3wtxaWLeyORX7FgOMwAzqjJYwUiqAx8zEMfTPGkkttIAMIdub2NziqL3HkU8+I
5A1/y2Y+IVh2M9r3QV3BIQCuTnLHiK4dmG4+Yw6YlfTFIA3NO54mB43sLKh0he9SKsM9vEqxAEKM
oq/tnZo+uACizHmd1Qox8NtCVs8qe52RhZLPX0+Z4DC1h4G3I7KA9h1heriMbBEkBEK5YL6gZUw8
YUaLb2sw2F1SOX4yNXzzcxxQICmd6sDMnkpVocW/eTugHXjH5QfT6k96WNQgUxmHpMgfzYuOQAPq
eGcqCkkHKtHt84DEIQyw6GNUOznq0S/1ycsG4vA2ACJ1/G9YiKEz/z4iduNNFZNjTk+atZSBnwuV
ztIbZEofqums670rMtta8h9ar/pWrGLJtk70aOMZK159bM0kqhyQsYuKROMxKIWtGHexhPw0iqKH
WNak1oxQcF7s8DswxE3auAGQyjRD7a8baQhwCaKVa0ImzwfugPYvPPKAjECrSfWAl+OPS4milrBQ
hXLdaeyXz9KNdGpFEpV7FYJ24QrQFLTEr4ouS1n8MFOVvc18mH/F8B3v8NGftwbca+Li9URPIG8A
/47KBuigVBO7cThhCPyi2abYZha0jLMpwa3UlYIgxtYnvnOxghjgYk0kFBeDpez2QWsH4r/hK00E
FyZjtALKa5BZ3Hm/2Z5OwBxdAT5utKczRxUYdvjqVvLhuiFEYzyEo9yd7oHkFM+XNx+8bLwjkNNO
8PbnvTvz7trplD7d4GxbaO2wswTu/bylG4eMWpgqMyTRVrEPmQI5v4mTSAG7jgnWgdqliZsW1wtv
zwDg/nGmtwXwGdB14WEPujLGi/0Ebz1hTqDFKHQGwWvgPktTwNXC3t/5IX69hG6mxqagTC5KVEHl
1QBIYZhCo9wi+TxFVkTuVbhjQK3IeCAKKi1XpZBQxuovYcoeoJdqV1jV/Ls4axU5Oy+RWs5LasNo
eegIzp4gUj4cTTOPLVfqtHib5WoKYBg7ghhXHjBL6DmylT45oyqIZTkFil1VXi1dtmWoXN+fCTq3
rRhiZfRz2/bWy2w5EI2fiC0VORpVlprhbkFyO657jawsyfTA0dm4LMHYHvXlqaK5Dq8RMqI5cM4t
oAY7uKhXwt7UtM8IhpSv0XZSo9I2e0jYAcyJ6nlrRAt53jgvQYKRoDcswSk/4gI0SIjXg++sfQbs
APnQ8Y2PHQnOrIYTE+h06LLOjp3Muu3YcCIbofRgVAYGCq405xSLvdehsbtAbnCHv8D124HzXnN6
8llha5Ul1LFRgZOy16bnMm6pkwZKLi+QHEAtPel27F2sGbdEGS7mBVYPR/KRtZjkJLV4L92vEPPu
R+krOKhWg2xMttgIcVA9kzJ6t1ZaYLOz8w6Ao9RW8L4u3TpnrlfKhXYV17RJ0aH+Fsupwbtdx/xZ
a3MZA0TzxX55co5l+tz3H5+twZo3ojxJ2qKMq1nI1ZwekHrIZWfHp0kZD4JI++1WHKDkKx4mnuaz
pxzQ95zXODxodpsxw4GjvRQHcGcyZ/WEJnXZzIWy1JXYB5AZVu2UuDQbegI3WpRIFz20W3kv3Pta
22rkT7yfBFEqxALRJibDOoXaFmXI6sL7fmeADqVmz26wGFDtt+7f9zQKNIrOJ5X+S1zIDIaPI1wD
eLwTSkF7yxSl6DPZbahCWymE4i66h1q4w561/JeFck49z+w1ZQ2aVvT1O8D2Z2O6BgB1QF5/mvdJ
Q3h4h258Jq8bCsOvrb0pXZhGjabZnCDmfcqckInSHujeepguhOtKNhv0hI5fWLb9c/H19VINX9Ps
+AiqsQbsOeJMwcDDbRO8jUVn2F8/LnVidma9bJwXuy0n/vS1KyH1aQBHduOpFV7YLYbryEQRu54V
awpQ2vCP92POF06c0IpBLI9q930qqbJFQUu3c2g3ZNtjleFZBjz0gvJ+j+umQc2b7W0V8cnYL1W2
cXexmFsPuGm6wRh/0P2C7uyAZJr3myX5K6YmpVBAJS8caR7tfdQQnB+EI34J6ujA9EbJUmAaJ9Gi
tgrZnSaHsDeneg6Aid/d7S680MvtCo94wWMUeFp1ZuVzziUXvb1ThQP+qYOif/WpO0YDLtiGj6Tf
UxSeqL+TGua4MesNzeIGBgk+YViC3P29Z91flOLHPEGSXK9HVbKUtDRWFp+RX24X1Z+o78dAwI9m
fSuLjob7Cl7dqJx07ryd1cP5xv00Wl6fZ6wLdokqKNHHPKBwAQguJbRoOPPYqhfHGDLv2/b9yCiE
O9DKzZV4NCe47Elf6rHGTncTORmXhY6pE4QAQAw8FAN3BkTlYp460j2pOBd37Rfzfi9Z4Rt3Yo9y
MBPgQLq2m1rqcrcPOhsNcnnSva1uBkqnqlb6RM8AiC82Fbyxm35OoF7JkxrmmA88Pef7DCdk21Xj
lYKLTuw72G+4+DSvTf2ZnvCcSvUQZPG3wRNI9QGq1j3eU3dcfsSF+1Ygl7hyPqqrSE2kK8sDO99+
IaO0CInb2G1fAzTJtkrojxHqT8SdB47DZy0+7GVnJsIVTYhzDDl5Q6zO79FZ22LTuGUjgHht2+m2
kCoIIXHn5HPILfDibpHu9kmGoQcXCVi7jw+TFhUaPPicAgvOacl/EhjKHb9LoFuFMRa37IoDwcPN
nVh791Lc5dHht5QqM+kZ+Tmc5xrE57KzjBVNNNRQp4m2KM5UrTkFeTUvREOLPZtCzdK/KGxUjGrl
268Z02aBPyh0NHnah6qCb2TD3xws2J7CkkGMVS0iqb1J+IRDQbLJhZKtcyybcQfy/ONXbvBJjRXj
ON5euK+nwMTkVgJXvu4oc/nZqdSwqToMDhBxHKqD4mYcOZ9NcBhQWHvkDgwo6WIVPVt/o2dhxGzr
JwXxC4JULY/GsekjS4CytwWwXzHGOFmCvhxeLPUDQXse9+kxTXqZERbDTeE4W6Vs/NoH/yaNDDgN
cQNznkmWmKf8mHBmpr6cgoS9izng1xbjZjZGmwMkkbORfagVtdRlEeaGIIw+HjhXj/ENQqK4KLlF
Kqs2EWdulEBp3Z3hGP/sz5aOtie3xaD9voOV/dJL+wEFiLgGIGIx3HfcCy79xkz7R8HvA5dZOa33
B2IL5bjE9+AZfRwM4KkQcHnSAdPs+72+/4ngvtHpv7hbsx8Nkr+YHQPPA9FJXQCecf0/8pUw3BkM
NgomRB+bFAI+hQXs0C7zNsEulQ2jK/nA3Rsx+40sb5O0behTsZsZNC/wwPv0UmU6pC8Y0sU0VKko
fMeVLoJ21FiVjRQJdGIF1vOthLzx5SHhVCaTPh5klaoXq37PoZ4d+YfePjrUgu/CfnLkVck6oLcG
gfH6avGrUCL3S8rA3V3MlLBVQs97VfeheZ9YbOhOjxu2XtL/E/zU/MhWZP8Qkg/OCLKtphpfujGW
BX/ji64ATOqV42+Swb7s7uN/Cr1DRBATfwQnJf86DWL/guUNA14yGZHgdNak7qJcxFOBG8+pfApq
flTM6WUnBwdTrwQ3LDVnTck1HNhWz+X+rtbGCCP+K8zEfRrRdNJKGJ8/pSs1b7YglAnDXuU5PtXS
nV5N/oKT2XuaLSVeSBr4cm+3cRW+nv7OhLMplavw/oDFSZgFOVDlQMzSiX0G4mSGaRzUSP+FuJ1n
IcQ6VBpjrfhSiRWJrm132qtpwZwLRXACB4QckOCmuVWaJL9bJ0sHW5BzObMdVuHc4YGQD4uMthhf
Atn7BFxR/PwCQ1CzH1AucaopBROlTeSJ8/cTLLpVZCCvDMwM7BH3H5nBTtDjNiX0p9oCdiFswiJm
7v/bh0rCxc4LFJ89QC0kb72Xdntb9zS4iXWT+NzhSply3hjkWW/dcDmpAd6Jyrg1xNcF7XPNesW2
hv4haBwgdQ6v622yKGY9mtIu9c6CiefdmTfGPm/qVlbb3cQX96EDq11vOSdFZ4oNMRaqTSPJKIMJ
LU4tPdQ3MNRTil02oP6s8Yco51Ofbu5thCUwpHy5+yRmuehGiWeYFP2YjqjyVLUTH635bR+VNIjR
8vCTVfHralV6hRCwdSb5NRM93GiaLQ4WlKwvcciHGjKCLJhMlYJvA+hfHFVHFfoAIHWH/5fCTHp9
FFrrfNxqm9M5D0o1Md2iSkh67qcjaPsfOiB/jgMxcgABr+Io7g2NosNfwbxv85EsvGRF4hc8FRMG
8Df+Fe1kGqH49YRVAaQCu/LbW8MfH/biCFUpoDY6VFWkzf9OW+gQBF0jD+E8RdlySb9U6YLNZiwX
HQI0xtRHWRyAkFUR/VTB3PLS+xX/NF5Jhikdb7VNMVyA4vk+ziQss0m3vGwkKOpPUfeVpUeqzqnY
/PLNtlgSUXYzF6a5SHbd+zA2sNPHt7mHowwr8hjPuupK1bfi858WxLwocuXhDTFRMZiaeKrnacVz
c/fCgRcMTBmksLJsWlA40zCcWEB00jsufAKkp13dqsAkVPqCK78nThW1RqcHGh+udRWim3e7YFzZ
731S5kZFiQznE2wdYXhR/aWoPqTeEYCXtDM8aLSy1NtXGfOKd/mveKkPymFzftm6aqxZaO0etYWY
B4ypiJdGou/aOFOLhZf1Y7kAV2UvJAPRVQcDXzQDPmgNsEgvPSvDZMdyVsJmcLP3SkLSXuv4rLfj
JK5q3x3tlS27edaKUSDqGzfwNoARGuu8XRHGxSAponP5p0POavsr/5ApG7zHtCdvliRozMycNHOK
FE7auuWe08EJ5guJ77kw1T8kzjmkD+2iEf05b3bDjzFlRYpZdx3zSQJgF+8SljESQvKKMWZTbo7f
4f+GlQNHjvEj/ySoKIHXBJxLWXtiZnXr/D/b1D/o3ZRpVfjQK1uw6JKU65S8ia06ooZi+1ZjhIXY
lid/vhpPSBOY5XtfjJ+xdyNwizbvOZDtbSAILL4sfsbiiwJYZ1z47c0LXUMHzaIiAS6gZT41P6MI
/I8YbiMnhkcEJQLF33Q2ORE+vx40MD85uzSFsjJNNjfEbdvsAunUhrQBGO1wzyaiHGHQrC2ctsAg
FbG6Cy7BMTOI/gxHfxo+/Rp6JEV2XmM0B3oxC3InFiTSoSlIKdNoYvYYOrzVwVrBAGpE4kgpuC4J
XI+NJKSMU5Pl9YSclWh14orYRUL9xBYSR8QvcWog6+TLXRkH3UJ6cIpOl0UskJDxC+7COB/XejoT
rbuJN2pyBGkRUFAY839LFPSKhMQ+eoIE2Vp5QJtVkBvgR9qXghj1+Fzp2VkJNC/KhJJuUy27hHcx
ArnbvoEoq4sPdaiedWwiClw/YlA9ITR7/qdDupAphhINDn8TM708cfegcjX7WfJxHj1XKUVgVTWm
9c/haNd/TwuvtbEaW6OCOrcSkBNsOtvF81UQqsKJzEEy2i1WN2UEdlqI2oeMqxJ8iWzwbNrBWGx0
7pPWNcOQRvKGN+xjzodCQ5ZXHwL3mc7rcaq6XylxM1R1EdM0Yf87DPwP0yUKaqzC5YozyHsQOeOw
XSdsT0ZmFnPjGAUGK7jd90a2Fhn0g34AHL5LMd+JaOtpdhp9YnunEq8VtC8oDOwuEQ0XVIeb+A9k
tH9sVadNV7Z5pPVD/g9olp2tSlu428mNbHSQ8obd7Rmf5XBeLLH1jGrYNPV+nU8IFKtSZvZimpZ3
Xlc30LNMGY8k+ePrgDNLCo2SkX+CST35kd8bFu7Nq4AOyHvcyacVKGe7EEFH0J7VCfZqVR9K36N9
g5PimkKW8DJaYa9N1vTeb2zMttdj/31Don5sTv1IM7GffX3Fyf/+RtYjANem2nN06pLN8MHAurjl
VzKBWiyqY8lRDiJ5Rsqy1GUEdQ9Vme85oKiJKW62BqgDrfspnh6hPOYt6sVXqF9RaBbgwbbsGO5/
vO+n4VZwC6AHCMnWsOVyHZ97qoE3U2aHbbQhK6/DJ+qlrgti4FpO27UJ4jI73DMBVw9Q5ccN1QtW
FCBGXDmM+BnF2GnvjLPbGl2is7Rb0zRAsJnOPkF54L/DbmSr+yrmCjNu0NwCunh5nT5El+kebfsV
/lH9WxXfOlJi07vH5hcLTztdDL6bIR+JZG/T8g5hp1d6fdqu7jTIff6vv3ZBzdzjIWUS0w6cW9wo
/8X9moL+ONxVNPAfpolLS+x/tZYQaHj4mw32sureZ/5gN1dM0CFCwGBfACWdUPAn++EfoR6C4S8I
x/Tn43wvbcyyHlgKIiu/p5G64gjIR+5iP+M0KDbIdLz1k5u+a2KlNsl6vsi2rEdw8TbwoQhXUe5d
2ip5yy11VPcxa5BHX+oNYA53UrxkP/SV+IUdkhREXUwP9BCG/qc5j3jh/ry1dEFMsXkjPHl0Sx8f
3toQxQpdgRjW/Yo9TvJu+NjgITHrCBo82TXeO4yBdN1yCDWvYAuRq2hsPlc2fKCPcu+zS6WPXI09
ounF/C5i+1dR72+5p9mGt7Bq86AKn1O3oVzPQLQztKz3BY7BONYWqDEXf6+w2aFdv19DnGD5m9J/
Xbnr2V3xwT2LTytKLCKNvqVHcl2qg1nDwtjZjyyHnEP8/CC4r7UMYYJCfb9O5eKE1OsrThwQN4Dz
eW5F6vOFucpQH+pyy+NCjhhdh0RoV3+cqPJhMGUeCdGxXKKGGfX4z/anw54NnYv+Z0WGgijN7QtS
wjt6jvhLFXwOZTQRavAS3lcfEEcqsajvl0kLJ0QhnEo2jl9aHi8VmRfyyqKaKRPFgV82st1neLMP
P55h7Dq6CwVhtwH/xsPnfNUL/8EPct7ej5P3d7p90xBZGnXOk5QCEh7Y+IceRewSvNR+BB7DtdEd
BIDbE+LPNSrYDQkWslL8e5MbQKpMaTgebb+AA4Kd9Q01t2k+RSuAj+9iWKUCs3qVX38wP3DqEfB1
ZQcDBsT6WC5RU2U61piuXlxyrYoJBPqMWeM5psV/idWwvOzj8MPBmsYIhM8ZnOuHNoGvywXfFuKP
J7OOykCGdtQMCJN3LuTE6k+FBDV9PuHvQ4HwqAtMFNtbtAmzTykEgtyFkMKgKdDit3UXd27TzImP
qTmJE25sBe6L2OyxVkw2TKBKi54ZOrzZZIlUGrshRQ91Z9Relc4diXpwE/lO1rXlf4DiTAzajbIm
ty9UF90eNEUC3CJVwmqSO9c780sOVWQLFufg1sho+yJd5YYTm1D0M8eorYjdHAaYubxpdcyLXCXz
teawwKHYZu91GpCo4g3yaBApT5JZzhag4S04xrhPERtQ7q4mFu7CmNbZqrTrYsW5QJPkU6wW33dM
OpmQNDUeDuilJH5y2V10fMwc95N4/pkhlazpSHHcetlYRqfJCC3Q/r9k79r40/+AH6d7At9RZM7H
aA5oQkcoHLlCpgVkYS/9heWByYbNMhbhsO5vX/W35D9RwXUZbrYrRu1+ZDW8T0rV9aPZx0v2EJLf
eD2ZX2FE3OdRZgxOUHEAMjTAR+8VdZe9FsZzr/MAOZvImbEA7tpx3Diy0sevMFtRQ7dj7v80DiST
REr4yuOXIuLzUlfyPoj12PKTpoBUvSXqD/vVYhaBwMcLbdxDC2+ujcKNBiXm9zW8z1CGohiythOL
1JINRTxGeVHk3gv9WWc+hzymXfSFUGBbK4/ETzopckTM+GiuwqHTzNLh6LW+oCqi9eqX0TnCEdHi
mQ0uFbURNd+BF5SOHMs7V0i+2NuoU+MFs+oa2vVtmH3NXAw3RI8hrgqZpgHCf1lxByrq3Rf4hDQk
eb8aPiEaOsOuVk7jkmD4Be/hNNP/Q3dXj4ERYe1Nlc8b3sUpSQErw3nq/3Nehcj4t8A5KCv1E1cz
TvDiPszzET3YKYFp63jt+ILCz0fysUdsOXkRVphxDxLtoqtUoBwVEQc3AR3bq3l1Venr7DnnM8uE
Po5TAm+ffohVz7ulTBAf5WL363Ukno1v2iIWCh8M2047sUPEVSsBanTD8vuyAjYGk8W5VmFOpfyE
+22E4v07glHXRPKA06DiEoqAC5Ck9RScyEajCSYoj/4Q6LHQjmmbuoI/Rra4alHB8SC9UzjJLqB4
CSqIX7zqYfRGG075SlGdie8GoUjtzOm8ruQ8+ar2SsLTa28+qJHOXeGJauO1Rdi0aYn60ZCOKe1Q
0oIgJPLRqaRjtXpcfNOgljds6uS2BRjif/w9cYS0L3HtczRPh4P+SWUoqalKPLWv8BXHwDOzIuyq
s+Xi/nYCJhcSNSYkJUiB/1RU0XjgEjrPN/5wsSThp4R3KJKLnZgQ15vCAb8oeG6Wq9hHZDICni5U
4d1KDBHI4kUDxVky1LF/rCEPR0UiFHgHChWqXGXud6T9YteMvpvLelRt4zLCdClotfiq4BpW4nW6
aJj9wAYCWCVJBL7+dbS/JlyDissKrCj1RMRVdLALe/Tl5kkFW8FN0Vpg5ZghocPVwgh57Y2BXe/w
ve4z2kAvUZoMLRcyiZ0D1sliioagd7ogT64zcTsquPfs/CROrc57pNVB0HtPbqd+cRq8mgrcDFuS
LZ/8GIkBXjp27pVT0sHmfc4PZ6K7fhTy4oSLQ7pxI4bnMLwmV2wFzsu7YhlUkP18G6/hqGzxyGtg
EPT2hs/tLrqgik+Zn6FgNYkOGQADt5vxpNkBFD8IirLT4u2coRtQNIsgZg/IHB8bG3Zpo+a4TJn6
KpV6aDTeo7PMwbiTvduySap1E7JMeyuwJ77EWeu/ruA87Nbv2nMGmXA10sCY7HmZCjbVBa9NbvO6
sD/nOxfKKBpPIHfSX+1O3w3XSlYM3RGHGCuznrTpEVTdgyiFn0FZIxRfP/8/XNDShMEqNhHMbkEQ
CL4kOcgMXf9ESEbxs7+4/Qp9N9Uv01IMdyQk7EFc0oKHdpfTTydRllrXzEITjvoYHxzz4yUBc0V9
1Je2VqvNjbtMBsccxvExmxh4vBCsEBnhzmb0wn1FFRYfs2V+ugQzlsNRBBvSnZOnYbLd1oL57hxo
7SHG9jkxPhd9GouLIcDLS4SXuLgfY6QGllPz5Ri+eR31trdG2rB0woFYzuZupsWEMJ26AUtHbIGv
/y1bYvJ1foVFx0ZLwlzSE3N2gqijZlBqsEmZ2Pn4pI1UaZsyie123F79tygFCAGqtcQVSfpz0Npe
kSI5zKV4lQR/sh47VVV56G2rbSWkPugVX0hFWg0qSWGYuXkPtaABf2iYkzFoRYZP5J9BRFh5A0UG
WcnxcxqlbQv9Xatr4JHJSy5IVvD1ziDq+rDfvcitk05Jq5Y+GWDy9SYbeNJIJcX0JYFrK69UaDam
xBoWV8DCUkS6kRbCkhoQ5IKsQhmmqXxdLx89Xs7J0G1uHqjP6+X7HkCFKawrhMs2zs/d2vZkLgU7
acNGqEOuefGEHXL+m0bdYDl0DrPZ9l2dXuFA+RgJeLd42R56HqNjd8QA4bjMZZxKoY4kMBI2Di2V
quTpUXfDqBdzsMjNoIpxErn4OF9vI455X3xaIITV0D4iZxmuuSLmjBrTzWZofgoxnPERepgi3dAR
Q0aiPKvclB7A44osHc/vdCLWP/qmouWYqhHT+dqjrFFUePUR0tINoD+tDvi3PhlNFUSFn29+xpvg
W6bSTLmiSD6hsnPgiBX1K4CoSx7aQTuvj6kDGtqa4c3oEl7OvtFqlHIdrzYt11AAQ+ocvfZiVLXS
rb/q25qQZAgNed8WE9fNYMWSfYjT+dbSF3M6VFahI2Hm9dAiqi3pdnr44hYzCI6x8vhgb/UHXGRC
Hb1s+EVyi7uZpdTry/gbHJQAC54x3lAgVhmlxJuFwQ+Yr0ksUIQjVoX1pv0IXAgcgH0Wc7xbquQb
7hYwF+mq39xYbw1F0AKn5quQT+eENZ5sWJX3bZuYABJ/lKG38AmelE5BFtkkp5boUaV48odOUsN3
0ruqx9a0Rlw1jZUJmF0Q/ZsBor0DhOacocCTW9IUuG0f8Uu9TU9CFlNBRn2DSvDfpf0Zh3xf1qa5
pDg50H4LtK5B+dEHGck/UmdVbD3aJTcx/8l6ynH4kB9KTO6NPZT/j+j0TlJABrHZJSdg1YPCUF11
uSXi50mdSVsQHwea5Xk417CDemqo8YHTQ+7eCjb4yz8C6/EYhpxy9GsWHuRo2VpHnkTiHG5LmXOI
0VDMq3rJDpBFTC6rMx2X6uStowVY/7cqf1bBqjqfM4rVS586eIyHXmPplCrrTjcSS2fK+8R+Ct3T
DCABsiDVVc5JuJotI/a7CuAcdVJpS4TfdWI/bIJy0W9vXGgPSKfnV3VtUG1fqnIN65g5yrBtrWGw
yEbM7rtL/RiUwK1XASnva+2bD5zYg/23bYryIWCr7mXqRI2qTh7A08PXlIpbDy0gMPS+p8xes4x8
gHs+8GksLKW7E+4v/FY1bHh0eeoyZ+Ur6pV+xpskTSJL1t2Ynvfm8BfFDySTTiiCGoyvL/0ZbAUi
MNR1jqRBE08HxX4XZXnRGPf27OqQTkw8x6HlDmufQS2oP9aVv3HkMnZlLzjkPMGRrTvr7WMFg30o
zxF11XXIgoMPMwvcun943EcpXru1ZCadp9a8F006FhcSXIHLixP3hPYbi0RzaqNaXKrJN/7KkwDm
Bt/FanGS7ogxhr6CMq6j+YDoUoA4cuMGaqtifbNHyj8iYr8yNS39YKGEwuG1wOlHCmieWFH0ZwZl
Hds5H+o8ovvtrinuzRhRlH5+EttdvW7KwSjGUw24SGzx4RYphiwVowYpNcLE5HiMP5tz9yddfGIU
YPnQH6ldgZT5ps85L0uCepZNC+TTTmQWIjzFuRP+qJ/N5lSNelJn2C6U1zQpPtCfm7DGBQvllzKi
Cj8dHPYC7CChk2UGoE3rD+c4Q1kdT3OoXGGiHahYUxVJumFR6icbm11HayAV2uWvFJgqrVX5pqoC
ajiEnJz0KzRVkxtddMcNQ2XI1gjZss93p3okmeuN01SJIhj375WX8jAM3EHVXZ1w60YQBxWIwnSE
lWsFO9prShI8lAmqXXBzXQs9YMYchyHTqfYyOLFERh45bg4GsDXrzkvN3zleDN13QBhNS/kHjTQe
iilZTbgcHk6l2IobI6GEWGGuM1OsmIXw0TPxmsUCmXyBKm9qjErDpOBzYkwr9rG8y1bgdgH0nAYQ
tn9OgrLln29/CshlwKGmmYARuDLHVJGTWt7YSbtCPffFbCdgYDj59gHiKKA2bY4wFFunmnlSyyP/
m4qS9E27JuvsQCdZjlbdq2BN685Oc7WHxMqNH0p+W27pQuCnvxG2tLh/S5VoyrdGoi4iH1cT+QA+
8cx4yvCFqt9pijaiRKbBuw+SAEHxpc7La9pEt75DzdBwHGEwaUEd8hqw4DM3/3P84QFNcU4k6iuw
MXaJDBiyLmlu+yp5Y9qW2+jZ6Xt08nj3d3cCq8AEAN9s055FBgxrEtAFNNyZ43yYnGwNDYwmNqqg
h0JU09E+L+D7KjMe4+cUmk/X1I61u9+yaFi4OwzIuiQTPHR9ksrohBBzBT2k0l+98qEyaZsSKycR
NF/3KLSGRf7sRnFo6iHpJ1vVZm/JaSd6pXQS9ZqijD0121r2R0GXCz+AdTJJ4AFQZUGeTTey/afL
VPIUEhU00ozn3FCImrIcznQzQaExnm03yKVKPG+uwaV8ww95gblWh1ym0fPzU3ZJ/8dKZU7/5+/Y
d6VEQbVWnRacTXrN2KIu+kxYA+I9BOjjmJGkcR0WESABsjycPwXFx+XOOhpskWoP1Z7MJoXUX2Pd
SAhxRUTP4dLkmqmT60fxYlZ02WABMJbTHK4K05i/ZuFaCPFHi15h3j6BPPe7Kjmxt3kjrK2R0S7M
565rdC9iep8wIJc6E0wQyE+B99ghpyxK1RzwWJCI7vP0qdXQOvR7steAkY8dTd5BmcTHkX77fSwf
gt1z5um+KgGEvzOG3DmyU5RHkhF6lWltZH0eVHpKJsbGuMCmYPvcND/WLq13NrqdnSa+jLycuP+R
Chg3B2Mhn1ziSLUEaAjyi4id10rBiDnQmoOEbLJE/kArGW90IMMxswK8EF8zNtDCVB1VU1ZhFBk4
JzVd8l9cziqUge6pQTi1rDK7Dp+FqKfxhRxb074vqD3k1Om5k+mpjOyyIqMekWZ+EoihMQNdDR+0
IXINzOoJaSPuOZi3PcpJpu6OrAQlLveioalt+IX624HJDYSg1R3hz/BSS2pA9nfMi0frxP8vrsmT
RGqSU0S29q5Iqs6rDpjWkG9+BCsftKlY6y/ks12ht44c8DQzlMAvgq6vBNmcKPs1KHXNhQ2GTcWY
P+FLWmo1pApZSvntRqWTZ7PEIirUpgbAv9/AXLvRtBqVwhgNb2ui5anR6FXiS7USQXgfHiTs+itt
zJs5dVoSXGsjKjc7Ukh3+d7dEfUu/s9H3E6U4tS15dSY9B6pdKeS4Rj69v/iQRfajQS6/9pjcSG4
U5zzJHOZBH5c+tTG9ZgO9E/udrqFJ6YrKyNHB47KTkC4cikwwOHBit5yzffBOeeqiHUOOwcs20fM
83lB+LpKtYrwJk7gTUQFAcm58Vgs7HFkQI+D78BYXhV0/CRl2ZICGhpmunsb8bOHDT2hkFM/7bpf
rNug71XEt3mWbMPBcuWpiWAoVbq490MJ+wmX7AsosdL/HfTgRdXbIC7T6k5qTGKJlT2J/OpIsUVA
4VSYwziQ5yLuooCjOEfs4nAXt0Vy1wRn2Yez26O/vhE+1lxzkX6abhggL0zskuRyO193P1gOZ6Tk
wkvI6pfve93u9LAwYC67A0mbf3maDxKkF05Q35L5QOVHyMCojYWwX5OIpZVnLBMT+6UdylyAKINY
rJwIqBQrfZUQddprBOe/uUMl2FUC+GX2EtmiYBJ59QmuRGKSVJ8spHiPlSKJsZme8w/3H724P2fr
BJwR0hCoVXd3avhp2cbY4RceMDMzLgusXjgfbffZl60n2eUWKUOUj3FECLvA6ktwmV+ILu91kat7
7odzWStf02eRzoqy3FTA0JzXpZ1frw+EsLoLwMaaFF466D23eFiGux0BMQPbBWNbS2sZlc04cS4J
bgWZgfLExzzhFxgoZZ2/yuJ4Upps3276czdHs6nlc7McucDnTtmmTWbblu1oLbizAV0TYyieFnd0
bycPCDH6RGy39vyRGpbqDFqHkBR3QPCKdn+TmG1UejYidG2OOcfRIsB5g9pMnuabPvmL0udVLWH2
YNRxbduYSYv7kBf8LDxOi+ukiXsvnKpQ7Bu0NfNB9K14TTMYNKYCQJZ2BOSlUQZebnzZleU14HzM
S9ZKUSEVebGnyOtzGfPsr6KEq+qNxq/xZgul/v3s9AlZ+y21EZYLdHmPj7CpdRNtvgh9QWD08iiA
A6SQ+1SkzKzXcXTJ2NXVg1rWUgVXSUOjbYEeDxAlvCCh1OXmaJ9vjb57cb6G3VmEmHl92WypFNMM
ZRHfX9M737iXHO5MYrFZNWaN9hzlvClD2/HK+PTXVOFT3Pa2smDEIszVHpP+UCUR/rapjfgF9DSY
abVE7g/ZlqmbYePlGsq2iH4NiAMLEvmwPUNZbOebonhFRI7bvKlnbqheLC6oAroj9nY7N5HpMLdA
Yg58kINF+D4E5BNRKNAuLodD8PwsPHOdsTlk/tM0k0dRqwpvQORdsPLyj0O26VKcW2+K6gdxGiWD
zMdgv8q57Mu+SHPjqb2WlVHzofruHsF+/I/toQmowzkY3KCSfgXneNJ1vk2YbC975BVIrO+qYuuo
kjBJ8hREmmFQx8VXub8YropGS+A4FJqH/aEKBgaw05Ng1nHEKz4MLeDCK5Q8cbyvO2pYJtPUNzkE
LwUOCLocnFcRVLbduy1IibX9dJcJ5VwXxIs/BWWBXHvUsBTNy8Yjfd4NOd6adnRzGHnA3NSx40Re
HHuHZUtUq6GBwKLIO79NCqYOG0+kyKzNSKSNxDlU8j+LyeI6Ky2gOYOV9/vETA9h4W77wbYStrEo
2w3WvQIMHB3pp6dwxFN6sXW4ynzs5DhqS8T69PUbiv2cEUAouU9uOauC9v0aqlQ9BbMNk3sdz2FC
N8+G2+v/miCm7AquqK8dPhbJHTEec9jJlWi07cTNZFD5ggEl+2Cufx+T1ypLkPEAYDwfQEZuxPQC
OUCs2m57/37HDgoRAi1nqjQXBgZ+5VQn8mcskQ/GXJzbG+SYjlZtQmU1Y9geKUrt12TORPxu+4Pi
iPV6edt62VSQuv25R7FSTZzSjhoyx+/fIqGwIq6lrFXPV5k4yDmYfRWIIHPjfbZk3BnY2hnosIIE
EsgR49joqzbfajzZ0GmlWpp8kg7iOGIKvCa8BnJbp+noXMkACOVDkxP561O1ayDPd4FcUhmSdW8v
VsNh/kuj/i9QSPiQnCRYM9++rJOehmirQbHYTZf48BB3XNmHAQq5LdvrDDWHaj/6dMQWzJIcxR1V
g1+2p4Z+KQHrMTFeUOH6aWQewjbOSMd4WKFzjG0OsYoJ8N0/ZkSPEgJ3Ckq6chVorr7WUub0f4dF
+HUTKDCMMjSbEA50WqG0STNi2+AGT+ZRl9tSszdj85zBT54BEuuEvg3d+SUycWflrxO/Xi+xvfUD
VAg6vm1pcgkyFLZboZ2Vcj/UoxMUxOLZ/DUUz7FR03YIoscMWgBzM6LLgFu4V5EOqrZi5L/Q2EXz
wrKJfKjBDnKVXQ1/ULK1rBJT2CGhOoDpibtlCVgCa5yZP2arUrkl/K0AZYhyVX1Ek6PplInUroYB
0INIyHijctO1xvtZT9LEv2E3irl82kvHBlCinMxx+7zadkzI94ZK7e7qH2dnObOLJEk4UIpVvCry
/kSv9B181xxGuFYGVJ3cit+8to8hjGO33sRk6cDDv0RGsnxUcEUcqfDXq/q7nBfcA+YXGLm1zyW0
a2a85YAJiHiVtILqQLvBrkTHw/69qdkcR9ewdV7d2y8HORU4lbCK0q/NNCkxwayBnrq6kuojOhlO
QNNyCrjd8KJeL5PYWRvNfyIwQ/g5Hg5d0EBMMC7nB0w8F/CzaNKLs4Htt/CE6z5CWJTJoLESN+1G
wEHzfkSS3crqC+RDOkYp+tSEuC+Z/C+cmdxl6H/2+ekjE4mYaZKpqZm/zjQpTLHmyxb8xSADsHJw
/8C7CCYRio3QZrNtIVa4o2yrguxgBfG5EH8JSWgrP/voG2fAepHooGD06KuR0UeSwJR/D0635ipn
1dKYIYGdTx6Q7DAdd/erDycF50EQ49OYvQjBUt0JO4DEHZtYUzor+UWbj25qCjYsafbS8Bow2DS2
PNU1tbQU5uYCpFkVdRIBnnYE/zNYKrSFx9HF0fayUFvta6IoPzpM68wsrCwiLIGzmZSTe5/6F33k
slrj3Rc83qW16hTLX26W9dqlMGfICPJT4WBAcrRsXBFA9WZn8l7eayX35i1gG5JSG4ANdaKTK/jM
XqT0iYinx4S7Q0fxxuGAZXbhIKEZ4fazk3idysbLaRalXvMHB0wJgrU5sFaDUJff+b/Br7Za5xhW
ta08cBzAcTC4mvCtjyLInsMmKyLaExFMBGpDrKEv3pPghXcs6rBWJNaXqsfRfdFMO5erMhVrLp87
vLWl7hUiNN/xTrqW4cn2tkvXYTqGu5c/Dj9Fakgb7hKk44DrpAw/cQuPQ/M7ZMkVqwKOQzGye/Ua
B7N0MH+flXb6t+0ej5O+UWQwSzZafJYZP+Qwp+jUfmuWnY5RMuAefCEWJJ/GeOWGy1qVkOknfD+5
vmBYkji3O+04f8orZem7V2dh9tgm/d9Mjn7xRkha/ZKY5YQYa+ctz0FUEPOpV7+wYzYjuhGCV/1l
N053Z1DBl5M605GhiDBuvKqv8udaPkjgWeBgCW/KxX6ZdjzzIBt5D/VM5VHrn7prTAJscUCdHhS5
d/J+VJ0XkfbIcJm9XmJJsWuIrYnwmTuLIiaftUH8HqgMuyzKRlco9XUrKtnIAQvC0avZFB1B2uGV
R775jzPiBCWGuz5QDubVN9upO+b4JlHEhWhIWGigg7qZti5yafQ/7g2uuHN5VNB1e1vx9DQHMRwT
tLvIv6/x+9+CFSDPd0Kodygb5fFKwmVLdgldclodhgI+ogiQOREpJQgwflikmTohSlFcVkkgHKMr
6spF+Hb7Z8oLe4Ngzscjxyf+kcGcR8gRnVjxXLAYB+ws3pRtl4j5A2h3WIB7H5BrQ6UdQx9+xI+H
O81iCIw/PM5mcX9yWw/XTF9NLkG4gmmq4yq1NOQRSErHZA2maD6RCMfaN0nrq+9k04vanjnk9Rvp
oYza8tKqewR2nJWu+vExk9VS+fBNl0NhEmJmayZ4YbDvhBlnwstK/6haGp0y4wFki5Y/dETnbGAY
2CM30u9TE/y/CZNPECdIHV0iSXNhcaWz3sect/YEzQTxZ+GntcKgfoFq7IYEXOkaPlP3cyPqKyH7
IKg00Qtp38cvuQWegNC2JOnHNzsPbb9SJ3CyvN73YGshb8cd9zkJa5En/Um0lrl8oxzjdSz4lKxh
YXuT0skF57Z8gVgvKGRzI2MOb+f5B8+Stv8qdajvnQIVq+7E1TL5zT4tDwHGje4YS/MliX9QBS+F
VVPyOZg3SBbMBO+/tEc+4AWZJN48USYOsGvl+7jogPNPyfssowLUDZcKsRJEMQDGaw5Vqssfl8A7
7P9Hxkh2GnvTcclWvBCUISd8Y6kcU/8S3U1GIsazZ3Zx4wCTOuuMDAjRjENvdW2Eo1ZXOpIM4vRr
7PZ1Jng1vehbIzXSI4AE2aeAgdsBfOgtt4pzTWxXQWbO+KSIDxqblgWs6l7Eooae0V9UzNPgk1uJ
wjyPpKAc15YEqss94zKmPLQTpMlj0n/DtjVPICqpqB/3BOjWR2mr4NmPzmhiUnuuWagQvJQjBGKF
2QTCwpN0mS8CNTCiboF4/QF1lynbJVVQsfRXwFR4VMnSmQ+tH3rKTODtcNEZ3kSgC5UKHUb63GX7
uQoPARcp6orfStuV3v4AA8jk5HFVUqRt8SxVPacpgcOEYI4Kk6soeJ8LnQW46DmR7FJoJRqbtaLW
BMwEG3eooZazdx4gVFq/6CHzefHDtL3+/Ijn9Sy747StbhPmR5glKt7or+qRdwj28K2fIgnSSsms
TXJSKRdMexfpYDn+hsTfVeWZx7UrjfVwrDO4o5JfK5fMyZX3mt+MuaXyXWVKHsNapLWEPX9FVH0J
GxDYFP76/OmUbIu4brqukrKlOIPrlPOeA1ii/+t+y5yOD4/Y/ozvmDt6LO5nUEKh1VFeFNibpdMR
XcAWgGVIOMZbRxXBnxgkyWoO0dGVmHh7AwA5zcUMBrjvw54Z1cBbGN1RW/0ArKW9vTDF3uXiuRd6
myXDZAZlwxm7GwWtcK0n5Xage5cHWg8BEmm1IH3rwfkkAt89a7Z58fU3VzEKrbkndRH6gksdrYwp
G50t9YjS5Mrv3x+RQhG2tUmuLD4SZLFSrzSpdb/7XZv5kfXVHZIBObhbynXkSd1cD23WWrPIwhw6
Ie9ZculzzsjWx906w6gXMed3Osxc4GRUqvXOroGJQS+44mZbUGA4hC9ppfIR244YcLJJzgQa2wyG
zSDW49vXSBCBFOcpf4JrDbZc42koxCTFxc/uRiAAQ7DzmK49VEGWI8Lqm5qVwWefqaEgvuoNdkLE
kJpG6dbGPbSjCDY7H4VLh0vGj1QHUDPUmB5UcvLhCdJegpLAmqjvwG+r6lwLjfvTN6uw+NwjCAHm
xyljdDqY4rw9S5pOQeUdPo4fV1PGLlFvFOow3vPCWwfEgJwAOT4tsB/fMyLNWxA1BLfYUX8JFDjd
r9n+k5UXXMFhK37THuoiEybAS09BwAzzOX8qRTLV3f6MHRq2q8BUt1MIDP4jleHXwg+wMkwtyyi2
lS6pMTE8zTYzobPRbYO7w+o+OocgOffFbZ3fXOmzfX8JsaCRuw0copgK6pb5MoKNRumqXMnIRHhP
msFBCXVEQvzQQ2M1Cl5TakM3a/xu2mbl4GX1w0BkQp/QahmP/QQ6XKCZuT3a+n/pWGxt8Iyj4vSh
zna9m0qr6DXgzpeubNlVychvN8M82baN1OszGP2ztLIO+BI3EfiMzPk9Iz3RE7AE95FXFdtXnc+p
udq/TuSjuo5R0ESTqz5+bVZcgCnCoEf/+tzkXmkcGff/ozl8STAPepqKgWp80G9XrLVLUA7/jA1i
l+WF9P6bgiRzl82GaYzAXVelVC6wYu3DAAw32V2NIrUC52CfWHyByIONilc70OcT4GAzu3QPH388
fq7aQuvdPrW6RkA1jdm2W8Gb//JjGwqNlkCWgnccmfp//LqdzDOmGpUYLxHsN6kzfxza7/r1364a
pIm8aCL4JwLeSDIHfvhqkIbeOan/0e+ZEMxKPYuTq5Fc7WSaP7XuMVYEUu9d3CCdLtkheCvlBTT2
eIKSiE17ZtWDoPeJHYPz5iU+KXEqG0G2/kFRS95GCd6/J7nTgRrE7Yksw+CEU4B3B3aRNGlZ4o6m
fF4Wc8Hh+wl4WNc/XHeCLWdcPsw4bdcdFOu2XAbfYN2VKT0TeoXF1in7h/DVXFCzKoIsYoXr2bfK
GgcTl7vQ5zM/JSvPFDebLA2J1Adxi7lAOJHNq237d85pn8lGH4ZhZRrwMW88mVcIA1gDiS2p9iVN
dquBf28cGjqO3hwNdm7Yc0rsNkq2tavGCE05LN3IWeglkC8g6CRmhPmxGa/YrdyDV5CN54bIjN2D
L6XNS2b3w9L5JmiySU0jPKvbdvMLnEqaRiVA5LKW7W3wF/H2BYDMQY4c+zrF/JP6SAsCT6RFeE6R
0zuJfqBjmwX8c8yc+a4Xsj082UEfF0QFBIa+lZyymdfwxP9PgwWIW5aBBKIw/GhIvu7PoSpvYVKJ
9LUlkUkjCJ8AVfMwCOn/3XumF4mSXLNSQst5zzQhP5JNgh+/aPxA8a1ksmTvkV+8eiLUqopCfOow
X4VK0h3zPy0tqAxFrSVDkTysEatkS0/CBsGA50IGxj+FIVjlKBOFsLOBORGLV2JoNiCmOw73qQb5
Ltc7piuhCp4TZCn0PIopOsfgIkze4Yayzqde/QcuDrzy04tdffa36xr6mYCSO1DnZ3F4FwXiuFO9
6rWRt1BQuUqz0hPGKsSZ9ojx48B3cNU/wcy+hE6VuwuiILPl8u/rrHfXbnlf8VbRrM75ijdLdDI+
bJTrVblCshyeQ1c9HYIBotJy8L6Z0yZf5Iq49xuXrGDYtLr4E6Snj50s+j5GB3vKRLNVEG0aWknO
LfRp5SkcmGorivlDuw+zBsXJlK4MB/ESYpXmXEbgAPXRCtn13XuZTdR9rNE+hxGhaqShFAogKsXN
Jyc9qg8BPjpp59d7lumVyqaxqf3PNiQm0wqKGMyDw8vHBc4d9e05ZNkCQBbHJleGXLU9H2JzE1N8
P638DmMS11BKkBP0KlxHnb3JM/eCz0w+ZY8/JA4iwkbCyo/VGrV2xYWx1vUenRlxHLvmHiH/qCNI
ewfnTIgfqVyvmikQXt3lq2Eav43XsG6M0sGcplaQnBLj9OIKWcFhLFmX4Gchud91qayccCbZtGac
Y2g/uwMzEnG06vNLR9FJ+Lq9jRUsuiM1Hx7IG85QmATYA1mIM7rlcPU/u1+u5xNDSoqy3MgQ2mgR
azDEcga+CNwfv6hghzlVQlk4UPLS2qGk7Kue+eE/fhSV/5uiLci7wMm74t/ZbZlxwmfD1VYDlCkT
4NVmLVwoPIZwVHyKdvGobC9UG+B41BDR2BqeKZDimpKH9boQc9jbaBnVeEYRi0b9kKfmoumGw3Tt
f2zfdYBIhlsXPUIragJe7ngtGq3ZiEkuBHjh8vytswR1bGWCtUJ92BRwc4cwKmPRn0W7cmf5Iqbc
U2H9xMmTnd6/XvrbUl5LUufe9vseOg4Ub9tKejr+exepNgqbynWSISY0k77VuloWFggxmfX4gXbF
/FkNKmifzdngxOkrYzJdZzw+mF4reVG+gSHGx+5HnonF7dMzQaeIUkEbB27ySupRZeRhmGY4/l/W
ibJFZoIy753czaTDVwhRtaBOSfF+SVUi0LBqtzSOsdB4bBfyegBCScBPl9ybza21lo7PJyFrVpHn
tuQMDVpAxzEMT4DUQ29BIzh6k5Et7YEr8DNcODSeQFPR8AP7LAJIOucinNBlgGgLR9GnzYsGPgzj
w165ikHkggSqLB8S4PjBLrqWT2Kk1wy1qrQ+Sxaq51uzs3pv7yiS95vXKftni8KIU9piZgbxPUa5
VDk9RX7hZm5Nf7Lsk9zGAdE8KGVUmntlAV0veOiwU0+Ek18UGE1hDGA4drIl3Qd4c+PQFN2kR3nq
5yq46ExERKhQwHegeOpv/QcnhBLFw+L1T9tch/g82bs3HQRhQ5CW1lacZPM82mlvgL8/WfKPtuH6
cpt0TMqLyV4+YvNpbnqxNA7ojz3jOaNWnu5tQOWKPBIrrEKAdLlwfBuHAw7833EAYM13zQ5jUnVT
SpuzKo5eh4YSORgoSFRV4MOx3lVMxhXPqqi39v8FZGuYxwvSzfTHr7INQEWzwIo8psf7BnELyZZN
YSCnbX+0KTcK0Q1nhAQjOZJO4ueL+jvBNXCuLe6XMbJc0CQBUe5YzaUFCKPvIP+/lfk5PNol3qz+
MnofElZfg9H9rcVIm8s9o8bloDWu3djnb90P6W5hLKzQSFlc8IS8+OPut1iBp6EanGZ5mQHgAYoW
B1y2o4KGTWDFHoUAP4R/H31AzxaHqJlQTK7eUiJdye1TVnPo+ldIxA/ix42FbiUzDGej9b96JvdM
RBkg8EH7mmNh7kAl3Q9shKaujP4TjLY+QdPaa2b0Pbbj35+KvHRM1qLq1T5yBZf5M35QnQCzozxx
3CxEsVOmnY2s/ZPMflCwYLyA3n+3SpCFK/nr0SwBai3OTDblQX+dz5v7apLQiAkI59xf0aptlAOh
crCU9VJ18tOmUvuR3yceNGIr4omXXxgDj9Kg2fV4QM46BPikfkduo21QyKjydeO/Y5F4KNU0MruZ
sI1gZTcpmOLfbYmu/Tbbf7rN2k3yy7aULLbIjnH7a6C8f88Teo0ex9KhgjVpi3mO1N/r77KIeSRh
80qPtYheienWp8UVU6pgEykT0ajz9U/T9PNYMLMK+irh6Bf2YEMlGQI7Nx6/cUzyeiiNlF4uOLc/
lm2VHUACjnyljLZNCUEp+FlDpieESRmkIYIIbgH/8t1pxLDAXoTd9NCPjdCBi8MsVcXbzDYoWdG5
fj82YKR4QtHbmOWlBgxpqHf1SKFP4eA9Oo++u7xRH4KzMtWJIS6G2O7to5apxNkSvdYgGjAmPD2B
/F2Q8ONFEOLmdbwZA5/Pg/9dVR6kCy2bhmkbhq8akfya5M8DxrWDEPKwWuPBODbobgwL3TPTU+HR
/u7q0Ln/KpbM5o7buLAIv3aFcvUHvUZZE52KUukwSjPKpAWnlQmnbR0wtTeRljnFOXo7IhpujBU6
6J4hYMO5/bk2Zzu5XpyoguwiolG9LECZxZlSBn89Xg/fKNzdu0VMtwPjeT6laXFP541gWQuQtKPf
BD7aTAsLWscn1g6f+sXVExzLA3sykAtS09entQ+rRAO2w7xcOGK89PiB1vH7FYO//8k3z0nLCUne
+h+EvUJVZZM3iXSsYdJgAGdB9yUMQt+1C2lqtjHqb6YdE9yzcUNC9g7cOCcZXa6fjiaqVE5RrC+e
DBPku3TYHgBEPHMhbxarWgbtZdyrrfrefMPJg1m8dNbDpBnhDcJcgZ0leDM0HM6mQcrVFzShYrcd
LC8PJn0x+vC64ISIe78bi8HAcRfMQNUVwnqH1Y7z+rMa58J+7W+e5FBDCoWhGVmhwpe8OiioOrQd
z7LOgQAmRMEIRoXz3hXySwDu6q2ASZDoR0drgCZT6tnHe+VBc1s+3noCeJ9hGFVxsnYRZXkhs4yJ
MDc5tYEbkkwhzbx0qz48K5lVdnJJOPkyL/gYmCTIzsJ1fklAEjlJT8C6jJnGjOAt/rQpwBtnp1SH
tArv2KtWa8mrz4l7eiaLGgbch1+6xHd7D5y0t0IScCpuriMxIyW2U1iu/QzePEC8zEaEjT0qTV2X
WRWYuuF58L0t62mCuYd0Iyq05L3g7zTaPV4fwsO/gHQgHSYjg/BbgYrZqwNaQR5nRILGuF/9C5QO
DGXXapdfKMEu+uzhLD3Im8BXSfNAQKloRTo4kQuGtURLuHG6sTWOdRVp6UavPDk+ryMxLCmvSfqV
xY1s9IRdOmZBxDPGMJ1nIOuQ2KwnAepnLJ56n5ZNiSEvijFcbq95LJ6OstRv7XV8YUw9xK+wOerT
wcrRrtV9RUpdcVE/Uc8rHY0x2EQTL6pF6KUa6i+fD1XSgrHzqBZp5r+Hziuy3MhhuV4SmROR9X9Q
ESzRlmwFRzBkCkJreQLFQbevh3ftiBP+yl15mkDGDEfsZ0YXEiAdUZ6fLSGIWNGvaIlRNGArBq/v
vdkSL4OGZvmdRLUy5akVNqGy1+JnmeqfwNkO5vZ3Hk02QNSGcnbHPFDn2TN5YCNpUGzaP4geSGwI
Q7Rep3LvDu5bWRiGfiNsDNATV56zTZERFXB5JmNYy08ssr53HlB4QyVl6OjFAemN2uXEJHnhhUnn
xcZxF0iN3JTkr+eCZ6f8VNEt/iArIdCB8g2FljhDUdQ4y8MDmmbRPfwt87qxGZfDdmAQTr/fHIaZ
P0ZsfZc9tw4VGlVq8Lk2OOsZtJtolzH+q4L5Zhyw7VII519kOFh0vuY28OjXJ6ngRmkPgAJ1TIEa
MD69GgTUEFW0U2704mSumHckZrIoCDtWkeUhgpvtFHYCMwL4Wq0HTVI6wBJ1M0H2lQpfMm/1LO1+
FvpgfcBTaUxiCpO9OnbADsY4cVVwe8KLRIzZXKWuzSfuifh5NsaCpl/xjaSMYSh8Jt9paWODgq0X
pdsBgTOxtwrpEs0HHhi73eNIJwBfcnDXwMEkNUt3pdod1B02z8ojVnWHyFwiNPTEjkLw+y1P67Ve
0jD/z6JGvKdu28moMceu2Hge7eG/2MiFTZZYjPjRY7QKUHNBRFqROr/5rAnALOLdY37R/9mnG5FR
AiFiGARtmQEXHW/rwZDIy25Bt6QnBnREuCfApmPgSwuoFhtP2UUNVDQR/WH7NFa4SYl1LvcpSJVD
IP4/NHIoSpU9QHVzGBKSj+gI9FhBOgNI8bPJ7CHpgXYLucIa57T1lUvsrPQ24oLCHNwzuPUMxzLW
+Ys2NIqagMoz/m90zOYZorqs/SSYRp2xEyLnednd7iMDKe/H6HkczCbdMG5ojJ03ssUUR+RlPASb
8WtvhD6E4x/owoJfFf6WkyL6wGUDLLVEa1rJeZsUjklv4DZCl8e27GMBjLfHDS5+mSxCE/aL+Hk4
U0kYYk9pnCR5ceY7uRMQNMo/sJg8g26gxTaRiGx2XevIWZnU6oNNTpQOmzNibtGaP30oq34wuhrF
yaVVimCuvi9VewlQ61NWUNjps1cy+QqQCocSFqwgC7/pN3DrmvofA7pdcwZAHpf//mnkbsxfI2TW
fdr+YOgL5FF/kGTep8APrB7r4xvkV2OOMeYhfHdgoU3LzYl7A1NufOMDv7goQgV9/0mhjFZ/ucTg
Ed9nogSNA9UlOr+s/viANZbsEie4CQpXOuHQHoz12AhVlrNh9hOcDrOXDWZRPqU0RoUO8X35/qTA
jzXWKSYRzMlk5pjxb1k2cK+LGwodC4wp85V/E+Kdmth9+FvgtxRtmmY7943RpPqiqpFmDV8qrjGq
hjRzVNA4hkUP9v69Fx4nytx7fW3jh9BptnlJCmi0GbfngAoQTR4oB5oaOgZBMiik7A3N0OJl6OqL
bUOC7B4BnPHSYZlwgpIiUiZOV8dmrxWTCPEInvv2ghMLmH6E1vnjH6rkxY2AXtCSOP+eJLFJYr6D
3Z7iuPoXcq9nckALBV8m2xDiwX6bNCYf8ZKGaHwBTKNkpZHptmBDQCDStJBJnWV0wx1iTTjg9zZg
UvEgzHY0ArJdyX5larKthLi5Zib0P/QMl/7IeCsxHLcM+LR4kTI7S68afecaJFHkQ7Ika2kUMTrJ
xpKR8FuqJi8R9AerLtROxzmSm1P5iDtnQil1NE5WJo4fK8CT/3qqK3oIC9d6efyKYpA4+Wqry9RG
r4JLnrJeyA/OTs1KMcHh13cUKUiAy1r7ST5o+Cjxt9xRSZn9iJn2jJQstWYx8Fsd/+auDR9P8M+a
LePUrjUEOC4RzQqA0u4seLebvA9vG+i0T3HLw6sTXnUY7Xw4xuc9l0HY6Q5UWIRznv5pMr3CDcjc
7kkUGywtl1LVZj6sxXr8abN+TWXaezs0jjClGImc/9beW916V/Cg8PuimgHVsIT74hYaqxXOHB2+
J/dBRxWTJPYLVgUocpbYtniBPJ1oniWRaelUcN8XJWA+T256af9y66jWY2GjsW2wQznzYyAEPMM7
ruFJcBZwQmShMeeAM05oQQ5x3u6NUZfMnU58YaPuwzvpxzg9IMI2rmIubPkLlvsHw/KGn1dE5gGI
nQtDAyFZYTYmlqqkwU6C9pkwaTCqfer1p4cXWIfmjziAel/n4ieNgisqFP+yHQS1Fz4gK5SIHtsh
NxfBUUC4OzfhS2ICTiSuYrdUJNAkXqC70bBAZBaNTKEF/5d4XPLjSbbBnT1RBrKnaaA0hyPTprPQ
aZduf4IhjgrkbQTOlfvSNUJ7RxXcHdD0EfdSMdSJuuBxIMbFgy0mxX2UGlblM9CFS3wj1ZXOFJys
stm6mS44CU9cPfmt+LwWCGOiV1ruDmmY3cEZf8Q93AHp6pHONJjnp8X86Y2yc5GloPvFEwBu5NfQ
8om/NkTcNE3kaXW91c9rxTN9G7UkhaZcvDvh5Me2SXt7tUAnTLuZEDMhQnt9cJFUSj1pSmcx2rNm
xvTRgm+p32JV5Kllp2hvD91vCc8hboUp4lJecMZjC9wbkkkj1gUReYBVGkGjXo/SSXRbTMEqdHE7
3izR2LSucY1Dx3JVXKyg0pOOshcpmqabDAp0M8ckDMP8paSrbwMi+7XNhOux+t5mthjXtJz8Xqpz
Rp/pqNrbPjqOsNaBrmnke+AmeNQQXVKkCbekk+4PX1rYBIU2iqg8yhrZMYJz6+VU4TMxu8QgfpyY
45KJMrV/0qeqk4+zRUXwOpjCabzszmmhU8hccjlYfjRoCUUBTEsSUoV7ohvAw3Xgs3MVANQHBFPp
VFkewIETduQfTSflp7y8cVf50FDzEbzmg+H/9E+StGJ6dp4RE/IiFJOjsQv070OrWWwwalJ+KSI7
9U9jFQ3RN2cyVZscNW2Mbkgqh6VYgjtcBK8HOHDdR87rzkA+Gw5JlhPqY462od5B15z06CRuYoM8
NbvMQE4nsREhQJB+rDFw6MR4q48E1IlIoS7ejkyWjDbFujK7D2+Z9RjvjuOPpMc2UnDISUQ+jgYw
h11XX4aJ2smO3J3TAvrkLhfqgone/YVqIlzSWeEmzUj3P4AbK90FduKALnxTmcGRLH/O5nVUdXAu
tQNS+2Rgrt/m1DhjcP1FoSFAWO/o8Qjtu9kXzN28b+EUZHuZH0Ctsc+ic4iTtCfykGHV+O05PT9J
p8dQknUyBKZGEi8++tVywPtMualttbBh6kcfBERRAdff3xap3mKi0HnNftkt4jGmwgaoRmOgvv7Y
gMOJY3aJgcPQ2w20LcrqpKr9C3tAmJOCq65/d4NZQfoM0Mc+TmUedZU2R3JwQzaQvPbtt3mY3AYL
KNFwv1/c7vFocNO+fW/pFI485OgZOXaCEGU0Gp6WjzjiJ3DveIFxIU1TitDmHm4vlHw0YMprScwA
9g/jSllgzcY8lz/DOg6kK0f6y9d5OOeRH+5lYUnH0lZu7frASkn8DkK2puzOttmQYPYnboLM+Vdn
hcwvVHU04hGyr380LagfnF/ijLNoNw8Cb93U/Yugyf3N/ZlwItYNIp68CNIRW+cQbrgKtrEVHKLL
M8jzfAGClZayF2eLU1t75gcBXzJPubG6EwF2x1RbM3G6N7gKMsUVDiDQGE5Sg7OzJUmymhanQXoC
Aw8qO5YYPAZnv7UPWwspN2xb4YugVku/6CaywLsqnLekSCi1x2BJg2d0uu+vnTlhLDJZmQ3EHA4p
G5WqQ3b336YwI3bB2fXBXrQuoVHnj5qpAW4CkVHrN4pJmIe1VjU5DmL3RWKRh345XK14xsGEDNra
sc98JfE1QEh6V0y7qLWAhG6crSWRRpECxI0DqOQCf9YwdbnIXpUXoCNNaZvKZ4MRbLezDrdTKH33
DtUdtpgj6n/gfvSmFL0z05ECtmExYYRxvMJcmtJrAEQbXoZohwTGHcu68e2fTN5bF391iEAKDl9B
GFN/ixFX3IQW3XHA+MGcFZM9+OLztIZJcBN7HHJghZICpRiEb+NcTK5YqcgK3fHjxd7UVR0k1vyP
D//yWPDUcaRNVaate1o8uPP5Stugv0K3d9KhnPz11rR6JrWph88wiNE5Ck2UPwJhCVGlCzrd0Scl
iH+438irESj9Ch2/ULsiOsKcB7u3jRTxTqiCpSj6CAOKKGxttUAv5Vq4HTIAJGeGdDbIAGDsx6WW
Wzst8NPcz8+wIeycaGIShmObBkVf6ViMfE++Fuf+7h0L7QdafHilb9AC1YRCBFUF4Vsiosm3G60n
NNaHL52AsPx+Uy7oYcB1uG7bM9pejqOIPKOdn6+gaLD4PjqO3W6owp7N4PnZvCUrU50zC65yzq/f
gaaNo+aCaEuso6hYrkjeLA4qfm5cpAWNCbS+tPaySolfKuMQM+0I2yWL6zH908xgVVJot1/yNBzf
56xjJF8K8IDTcZSMbu3WWNgOZLxzmHs5lC9rs9CwyvsxMjgMmrOZj+5/B0N/n8Br/QvJwiVq+jQj
cDeidrjdB2GQoPd+duwqWz6gXUyVs1O3J2pBcrPAp/Wa7zxfknPuw0trGHM7uQyNb6PXeIa3fVMz
3e2twjWhXWIVv+0IjVs809MO/r9OoeLXogbicuWWxZTW2P+sDbhJi1bGRdeJlRytUc9kPZ6vSpeO
m6PbS1CXL8lKLzBldePFuLVaWO/opRjnna/3atBWa5Rs0mPdHi81G6ub4QrNlzMUOzwy/nW3HGnE
5KSnqeUSYzJ94LbU6b92S2yaAj70IJssC8vNzkq7mq4/WZHpPv/AuR2XFkSRhyYorVR3AhdyVVsP
/8yGmhX3Dl1Td+5IvqfIwpAlfO+CZ7ExFY23QRNVbI8xoH+ewXEx2E/3KWts1Q+PAbFZJRFRLBzL
omHHzrPcQkvXxetFb/fJN979zxgSY80F35dlggnuGBA6T3ZToRYSLLUlQ864hrMhgRxBi7z05JLK
uqp30GWOS97NChrEIdT+fYC3X0xLkTN1cbb8+CsiwZGKX06yJCLAG42CXxeS1mVItoP31kwqSaPh
5uIxF61FQIChqBMiQ85uDV58Mw4JmpMjuITDh7IfmMjLJDB0NexBEQV8y+2sv/ORuJd7LrrP0Ma6
PKXh8xz3v5WfM8w76D98je47OCXSKnq7YbKUUiFHkQX2LztxuxpVNcfJXFHTtkhVQVf+x1Ntgka4
Mqnjxr8djD5OYY4gYSlN1+2iMLY3M6UJM2NOKR1e9gX+RhT+S6pM5VVwiVm/eNtyq6yhMN9Lpkht
t8HiUp9LsZP2i5/+FwD8jvY6cO4BFffYpYyUXIL9WGWemAp2OzUCH2yPeH0QzoKULo1pWh86haNH
v10WuP3+oOdDoBfzJBzDJAfTI6BBxQ4FFij8PnNbRkGKA+WaisOEA7EP1z/q8RTNz3ih5UeVnIrY
D7qRRU47asdvYNUtBtXxgjGamcnnqU8K5OPGZLVkM7lK8xwOcxwK7RCt6wuA6vtJBQjmkKkX5WAz
quF5iR1LJUEpPiFrb1+Lz9dOE7AY6w9zsns0cph7XoPYTIWCzMzsqSUrwA7QpXf5/20aDkl8SU/z
U6Bw27N8fqnb6eDWNyzlF24sUeUPcigvyW7M6KFL1xLm9tVA8h+VyGsjRU45lgUWDihYhnUkr8bO
qMttGY4E8CeRhTPBRfIDrjwzt98AdHblpleDvuaUuV0FgSYHBvMwPZz+66TUUpoAY28PWytvJ8Cp
F5UWloN4xXdttFMdcjm/7wSGZP0hwqzD4OqHNw/LgGBvArTHBW6HMBrvHH47SkaRlQ2SrUHflKwt
KDu6B05KTeF/n+8IQBsZQ95YspILDwI5mxCFqe1UFytW0tlwh5pxzl9xzln9ZGlKuXQgcMqin6GB
3Wgb6aBBICsIBfL2uHUmqOMl/I+Yf4BA7NvIVtPlB3FI0NzNyfbSh6ulqofFBtRPSocFqCSddyiQ
0uZhsKKf4tvvtK69iRXaKIiVSH9YYFtVT9k1USFFJf68IcmjL+RvGeztvs+J9gVAoaL7NwKOqF3z
WVwX9Y2oZJAX0NuXIjDSmpSVJAl7DiK1KBs4LuaSW2XGAboABHtj5p8gxXJUHfTHQYAtI9wfL+pS
VDCq6guRHU+q0l8jiEhp1TtyYj7wRWS9ws8q1n5d5Jq/z1Hl7tLondqsGBRsN84tjXmGQgTeKgxV
gWRfg7MNn8KNN3Om6eAcNxrcV6aqavibh5d5SBjq8rTks7EFAxg6uO9LYwNX94qTQn5TmA4rdmyN
wpJMUZSZ0WJzscG3H0piaARRMYzZ2XTzbvX+IgWCRaIVgMDKB9SPtUmv4dDkS9I+dEyqNPLmZQuQ
KVqyDiAZis2Or5qBrDY86ocf/5sEwi+5ADhh6ynQvefbBq7VWgRVU2Ax1VJKgaHGK3GHZnQwi1VS
fDOaGRcMho42Fe3hx7r/yNiNlwFWQI8sU8suJrdxou56tFY+52mCiSmE/OHJDMXwz0aKaaWO4c4Z
2qjukLd9jv6mhf8BuHiA0TWWQRBg8hMMvy4ic1wrRWsOBMGvanRkzU7N+XP5jpg4/U8iwiejLQB6
y4vUtAGg6hBod5QSmWcpVLx+L4Qb85QL/BPG1JHkYJPmn3DhM2+vIhw2CxMvYuspBxhPr0X2AvKH
Wh9A2MaqJxCnjCYGPwI0NnYCwjjP6mkNjJUnsL6Sqxty/CnXF+giDCNJZTyKHR/omA4THOnOc3kA
EN8KXa9xVN4zm370k2QF4UDiIt/G4mnNMW5LBhQgOYja5zht3/WvyLMg8GtCqfrgrVNkvkMKSxK4
4Ck2z31A+6TZqbIGoPvZMRf2t6BzvwlMHNcH4MkzNnIJl1kmFMc5QpRXHDJAIIDT5YyUbiEtW/ox
qdSNf2mLZDJTn/bC4H22omfSO75oJvC0/VNsiDP+vEkbxbudiM0r/SRJdoh3q/o0XH4sGOfcwaUG
zwbKW6rYPyvzTpMSrh/muOvyxoD7XZPQkANHuxuOj+wxew0qJZ+LLdqAsRK0K6kjbrXRdKXsoCJh
/nAW1NoGhPET7lLYwrCaH5SPe0XsVOngaZDR/WYYNn1fN+MnNdCOmP39zIP/EoFyGaX1gqSr+TxQ
/xZdm34KfPIpUjBmGp/3Ek6hYGI2Dw5y07SopuxxOFnpyObC0Q+MYMSQl/XGEcu7YK356QQuXuBW
C9HhpAgP3XzxMnfhyc1n7z4OHPkkgGsR1RN7XSVOIWIqTtoYZK3M/3Gk3brf58UAMMJ3N35Z0D1q
EHg5gm5dLmwQCfUVx35fN2mNGfckyVzhntewa1gmdWHQ/uvE93nwVbfekCJTykcI2+oLdE/P+ect
XkQtsPpnqYIxIkArDM3BMrtSfU9epwduTDRsuCPCFmCYRNr+iRHGdr8yDSJa/ELkcxeiuloJDYxT
VvwF0V4fH8T12X/Xt4h2L4PN8nYOt7aYNgCi2j2dQKef9EIaCu7nMnAV+o6ck7+2Ro6GMpr5Kfwi
2k2Nb9hdXiMMfh1cw7PJfWFAoSsWw+Xx1K/yn+M4tchGUXV7VMUNRLK9lM+gYfggD5B9DLeYbZUk
x738ALz8QN6T6uzvTEDBPMC2vZrnCRensGmSZk9bxbxBET8xMrdPwcfoPSS9ABF1UCJ+S6O/V5Xy
ZkfZeWt4INOfyC9jmguIyQ3UxflIwcVI3gx0rjvjMRo62ZjuMRSzi+L3pYxaSvMn2GPPl3YhB+o5
H2iT4mbHoDlEVX3d63e4A7iKVMguywC69Uk9n+KKmXg9kzsNWVw70avNiGxUUeDtzAfMyyzEahWi
W+gf9btCNeKeHDnBb2QaiB6xxMgXcjkz8SqA1Puj6XcMw1w7UI4Pl6N5535qWB1r0A0YutNBR0V/
Sc22R6fGbGlvYifMUssJuQc6gb8Y/lzV4m3shnEwyRfSa5OEsSQHXPGBLed7vewRqo0PUEkB9f0i
4JIkGRxffjQLhNCDPkSH2pdbdI4m+086ueIP0OAcQ+Xb8DafSKxDIvCmWwdRhczt8Bb9VoCtUtAW
2pS46UNHRKPeoNF1XOwtztMh0GIqU6hctKWHSUItwaZCDBlb8jGVtsrXF+40GBf9moxPPKAVtNIM
nZFlkwTA1/h+hXz98o0UmoYA5fCnuvH5ETeoUFUs16dXm+/DN0+niifBeLZsQ6ZDuAQ3WakUz8Ak
+6ULz7sL3F5k6g9Jem8PCaR2E/uQh0X/acZFtZMAEN1cJP2xqQ0fTpI33rAPnomRCV8zuo+FTmQS
eYg8xUHgCJMfSDFRmlYYuMjOsqVi1B6JTk1gkB4jI5jdMcv8P47Rl0oUoGVNQ71DfEiL1EXO1ESd
jEp0JzC45bYjs5FCNBM115r8xXb+LJv6wg+3L/aJAFQz0n28AG06D85uiw5NYhzriwboXnu40Qmt
dbawdoaY8/91cLQsJT0Iy3KQUm4POA5dA3OyuIw1E3TOs5w8bICQDpNFeSQ65Pc9iLaetU0OHrTE
sUWDK8OUDkLcquijVZhTHUezMteTeRlg8uvlBvVgYbgRZAEVsdO623IPBs5gV9t9aEFFVEbu0n7I
sBoZww2t35V28Qu6USblzpehu/Bkd4V06sjLPSAvvJcrROxXaLZX9W+9Q5seqqpyi8vERt80WJex
rv3G9HJmPct7O8ABrf6E5UfiELKhfhKMMKlQiGjv0su1hMFmL9WxbukLB7e7c2CxWS0tZ12IcION
TgXKDhj21Jvu/MVi2ruuu8Sx5RbNlXXLTUTvGliFIqQvm+jlOMQVQmjA6OUFvfkrpsHw7jo/PAp6
iRa8ra0tlv9QLsiB3iNFbMDAFtPD0MaU57AX3ySk7ZH9NTVdypXDfFD/8ugaw6fJXvXxlZpAyJiX
UU/MjzkfWF88IBOOogXdapMIjSQGsNqDn6T0fDBWSr6rBxne7og5Gs0+ujSLN5Ejym5az4Hh5+tb
VNRfrrE29NFBLx4L+U8MIKSs+8/pnv48TAl2Induihh7MDR7XIEVE2YwFVVXhxl5zb9G52Ggh1DF
GG0p9EI6sugvvsY6Xu2h9gkU4oGz4zexRm1R+hrC9givGiRrEktToeiX6jehIi4MF0Tz2qj2DQIx
rWHfKnJE0fwnYFB9SsYH8CSuWyh1/SKaP0RMhXebOjbLITDUDGTQTE/7w+FLYtgKyrj465VYIjO8
pE43NfSXY8LacZA/NtuDY2EXJTPO0lyt16eniH0pBt+56R0Fa75AdHK6B2sRRf+RxOzYzxxKWTGs
fvmBxBwp8DlrqEHwu24GAmmzHCzx+eRJGf8LuCn2bvHJYHZdDAKX3kGWQGJBR+iqv+V7HTw3EuiS
wFnNj1X9Bo5bM3veFpTANSrsFl/p03sE5ojsBRyke/fIIjCn4SE7lCUaXB0RXe8P22QJHLo5vIxI
frrzh0C/uzgho4lBUVUoD12KAk++pYio6wToOhlBuTLZ0q107doMW4/qI7uJH41YHuzEYra1gUec
WhnO4OFx8MjDzMV0Z+GZL0haVaxvz3vA6xtM2pncUNQg5Q/2PhevIZYi8eETSWypQh8SRRM/tuVm
eJiz/0p9mZEPK+QyQ/2yVfjcxKluhry/ZXlqYLLGxZhq6MuCjG2rvjv8zDFoy+RiNHUlriWPEOKK
snoAaS+I7GI9CnN4xI/F63ktMX8aJ/TcnmvwvbC8SN/VqLRkwgwNqN2x0fKW3dupK8km83uoLktQ
/3a9mUFUYscWDphbZMyDi8wq711dKNEhAdpzDdJ9AD6M1jcM7PzP+yoP7E2pQJDLHV/dPD0+ZGE3
BW18u9ExK0noekP4U1Us7mfN+M05e+wjZS+f5RPNYw2i2qgV7hLZrNfgb6oZd9wGkWnpCWTijt37
6S6kFTx5B3spQ/8YONoX0hfPRZVvWSrPv7Mh//ZClvT8ThBXEtIIq3HlvdhGhsn8dfFWDropyQeK
F9puokTAmJ3pBiEMRB/dwigB0QgLb06k5kGdz4waaoLK6bMLBP43lTzB1fHoSVkbsEf+S7zVyysy
zn/rJja/3ZZ5AkamABgC+pYK9HJmn+kjdDm74E/gGjIHlTW4LZC5hOkipV62XBHNQW0RyQX228/U
jXJJ7I1fCxbU3AXUVOJqOxqFAIgxqxyXRUiNtThjMUaKe9muH31Xi/1Z2v7/U9OcOZgZ1LiDWOMh
7h7I9Xf2vyzk1b58jmaUGPXIvUuqdB3+zW0kknUuq2o7I0xNJzXDh8EG2paF4/MHmIYs3IoTe33b
f3t+sYu5pcPnkvWnhevWOE4ZJgXX8BDV7/H27F3Y0UaJ8O+g6CiJ/cb1nqj6QdrwnKz1CPVnRCzV
wAaO24iF6neit5ZZGBq+QHf3mGzi1I78AgQqXiwEoxS7THWtRk1zCjMcbQVWobEH+VaYB6axcN9j
hKW5BzpidQBmsRlwyu8dwmxcmHUt4tNDAI9upBdDoJAhQAsKNdx/zikRNnJKNoihTjsCXIq8Fw/n
BaFr0MWPAkI5qK7NSyGaVG3aecWLOGpqJry2OgjQJYhL+QlApMVgLUqSvNZqin7sCmqfAVG/9tTA
/7bCrM3IpP8O6kFdSjVF850M+RkcEPeAS5pluw4q7kAbB+F//M26njmxJJ0BpcD+twGA6kE+a0yx
lrFluN7u3JrDwhh8dOkTUaS1O4FKi6EIo7S79K1KhMMogI1jzNjTEntvd87peyyHjOrnLHWrzQQ0
3oRqAURSJ3ms8f8XfJASQIKzYflQIzoXqSyc+bwro9C+KVyVZ0AKCCe3YaeosY4p210hlNb/8IJk
vkSm6i1dgFsiQZ79aLvTCWbVqLz2rfX/0tKUgE8M8ktk2LGCIh/IURYBoJxMgnJ4hb9G70Z7UGns
vYAuIbjzESYhlFd5FTTW8e/JVGLY4UZKcm+8Da+4z7QaSgnmtmQ1nbxQSWQQD/Mk/E6YipzIYLN5
L4CoDJPXSojKSFKuxOrxCVvah6lFQVMoTjOK6yE6x9AshBamiz/i1hGqO3Hk17unwnEgDaRwK3pC
P0dQKZPeRntYJSyjkoE/V0rfeTn+T82T2irSxDYWGCOgrl76zs5oznc1XjMsV0pUIbgHyyrXuqQ1
KUiIDdhjx0/3a6WcTVBTmwEacxUvDgnt6zow9cZl72bd1uLLERzcvrnATLtMxf3ndjSWsVDdcQWl
wqO0WK6/qmExVFp59BkLXOm6r+9pINsVR7t4Nyw53X5cnB67sF526h60ush8KiDrE+UC51rJ6BG+
1sUmHWICbwcuTMEuTbS+aCUGkaXpwnZdhYngji9BnztppgJPkljr8QQbmfKCqox32CPHRUw8K/+K
EMRzuyXEI4Zm4O4YzNeoDNHIEjG3pgIDU1mQ8r1mu1eo7v41CTcU0S4+s+nn9knMDP8iscR/tItM
cCJh7IzSGFYzLntroPlPIuFoeOt/01FtnABvn5DJUA5XS9OT3+KlHpCBXr3gNRGCqwYnEfTCsdkh
2oavO6nWQN/05OWJ2IgmVjcbAZD4mnzqnZM8BrnmxQt7yE1FW0wPmtlxvm43btVqevmGqkxPYOkB
v30hVIMC6XVG1O+BfbzNTSWyOXNlsaJ1LTNjwULuv3zhww7FTUPhn24Vn/hpw1KDiVODyS6fYVJh
l9F6IX8fi/os3Ll+SdPdIye4pX4+AQjKSNFn6Q5S3EqBl1jN3yBkkFsEng0PZZluAIDU9zbpBTEo
wKAZhvI8RNqnm/pO+qK2NT0H7PQJvGckzXL7qLCNERBq165sPxG3HUM3AcF7mBmG6pd+yqDnTNpe
++bJbAz06Mm1m8vg25hNWMaOzS1FI35Qp8IexV/V7Z+dB6KDWEYv0rPauu6DzKg4/uNA5FoDozTV
xAnEVR+aa2i2INfwt0JxiRYvwImqoJESiSAhqHUtMOjWoKwoPbk617OSuCTts+XQ99AdDSqNdorI
t9/PlG7Gu1OodnCfQaKtRxQVS2LoUM0Eiagzx2A1FIo4NL2dTTS2aT0ygt8s0YVMPJwJIiaE7LFU
y50veHmqCD2yCIfCjPYVsf3v08dWPMbxTSNIdNpdAug0mWHtMwKZT7le2BdqY0s0MyUVz1gwLic5
bxgpc+Jh+fr60xsXbF3+GVeUbr2hP+oNNOyj1UNjUwI22LFwvOzvf0Kd8lJpN1n0+whw5eLgti9r
pclofyPaV6vvUxHwfbBa/xqLN/aksLsd2HI7/g/2fo76zcRo1fE+CKwufSXnmOMogG86gwizYFQL
tsXwOiEAwU13tQt2BHJt7LS8KH7pAKkGT7nPhsujCMK298SKZRvIKkADLMEE5fsMuw7CCwYmNzHq
ggr3EFjH/0gaY8GGY3wPn+s2WXhZ2XWCo2Ef18U7HwaQk/U60tTojZk5XsxMWVVZ86blsLp+IRA+
Xa3o9Ymxg/TCiPKdqmJWA7gpr/SVX4PmREKMX1Up6OzuND5CbfEEM9XxuZMXYIJRiubGCGXFIByF
eNT77n/pCrTlyGHLYWa5Ar6Y20psiOwx5r688GRTxthHqhOeXhCmQT9J7YHWPkWA/uvFkfgmju9e
SHMC8NYPGfHsMehV3crmz8mh0yCY/kAeDbNnWAQWxkYLvTyGxYiXG6Zs0gF5W70mPXyGSTeAQMGy
z/lJrAIzP2a3cvTCwQH3Ntl4dd9nMR5GdLGeRp2vu+7cgYfC1v7zZqVcT39AGkSfYdvlXWQ1uwR3
4cFArNaSIsrkY2HZAIDFagHdH4fBPpJrzValNDXQkFlkpUiLV99BF0GES6hrdIsdrGsP2/L2eNIg
FuM8GoY7Knji7GGJMVnb4rhHlWrU8Ynt3zqPGE6golpl+mVd12HPNKTJHRnauUCQ9ofV0ZYkQY2h
0tCEPN1C5kQgUih+pRFLWLTHEekM/P1wR3luoLsbTjQhupU6pZ6QMfvBzjkkLu2nkGVgufgB6Gdx
OvSjgcVq9OoTj6iojIeDtackWAp7blAuri4kDa+6/HbcTpU7uZQiayeAjZvF9DNxPCkhr6htLnSA
k8EWnUmDhIreKZPynhOwF7VLW1jCnZlyTdYpnNSFbyC2h3670Ci8mked3kFcRcC/FcsWNZFNWred
PsdgXIVHROoDvdqaZwqfSfIsOJdEsaisUWiABPBZo9O95+jAHYNAlPZnn17yjvqntyWAATsCwoxc
oTYo1DndjsSLi48YlncuW9lv3EKTHrbIJzo2LOwit1Zbhk8NDfAA98XQTPnKbhSsa5o/+r6ZnXgF
vgb9995AmdZhyUzwkPFucpmTxBfALFiF15bWcLjPbrURnApLatHEfQwD1FUawgbh+C81XyjO0oAE
+IxAJm2Hq+jw3JEHhWSZJcPyVeeINyv45IFw9mEA0WRR7elrmbL/QsouxcEk5JesHrPcN8JoPxQ3
7f3XaRFBno0zQbcsuUmNG57aCVgNKO+jQDtBcqKjkDohLNDakUGs8tRy4o1o6sI9/+kDPsn85Hog
Wp+twufUeA70iaIyR4ALos9Oanjn9JiKAizyGuTRrVsSa+qJoDPCXCf9dEfySsp4Xk/X2sXXbI73
J6tlpxMZQCYzNIdEJovFM/1x7V1DMKlUYs7fIfy9h7VK2SpnCguC9HOh4r6cNGApie42gyzef5I9
55LzFJEzT4yzN0Qrx6lNVQi+wHdhnYQB9pisej/6HrOgIhpbR5mUIW8+pSDffnlUMLqsDj27YWMR
o1NDfCTGST50yhIbh3S50hxFqv4JSAwdBGfiWxF+qDOKuPAaTkKbryO7TOcTqJ7q77aRXZSX68uq
dl+kT7bh8gHRWxUil5SWeBgXspuOtJE6iFuzSs5QTCwFXrZ5M6UZVldV5oWi1TvhboCSi0ghEPxq
z0tj+KPFUf3/1jEumH3IgoY+1r/tGGD0IveO3hXcyMBNL09cPYcWRmV+DD+NnYRIY3tfF1YGAuoO
Y5zcpZ/3eqryWAyR/JggGZ5t3IkLh+wY1VRPiveVE8HlNN7erW4Xz4UZcnyEwqwncQCQd0IwurQJ
SQISaLH0HwSFfSjBfXR7CG3SEo+p1awG9QqyPQyGXcJyLe698NQ0WM0kV6IC7hRijSnfR9MtJkfq
oPBZHxPnI3MD9VK5+c5PpVbnT490bR3pSTFca5v9O9h566SdFnYOQ+K9ctQWPNO4NOspeiuhIdBR
/k8pjN5g6L/bAAq6ADEZ4uiqCfXKmEOGJCgNj10B1s+9uzA7l7k+c4+Airxj5fKbTWdSzhb5/25y
jxQMeKH9VhCn18xP4I6uwLVjlhC7uriExZ/aTlBftBntdKqlBKgBj3dmo8X180E5v7DghdqZsfRT
z4v6iDVZlzzUuhcjIND8Mpg+C4T/uTdwr5MIBcXmknUELuux81rMd+ourv54q27CdwN3O61QFCLj
u1a0euVkVjV/8lEUBbKVvOXb2dt0tfZZregzXDohsq6GCQnieEtauQxffsYQN1yQISB6byyVvhw9
pJ6lrHzEwBHA8lIJjP1zeHssoYD1/y2uaptFpuV2qhiNGWXy6jvEaK9Wc8h00qLo5Tq2prm7N4C4
/eyI1OTVUqI50675xbH56p3InzA0lUpAOpnhOugslKWgqCGVXYV/NBb6dj5at8Gm/sohUcqF6TI5
jYw8XgB+/mwI6mGNZwG1coNu/nxkXLqVwl2MT7fzQSH3c9Xl/xdcZFn2cRAAju4+sZ9SP7tk75ZK
gTDiBd18AxZLV1jwN4cWQWtzg/R5H7OnA1jly0wUkug5Y9nzh3Szx+/bhtdoNOeFQurCjfS3KSVf
Ccc2CeGM36ozgQWrIeQugulRf6lVnlS6mL36OI/7MJDMN1oUrAR5JpyBchWHzoFaIfRq72EdVq/9
aMPN5BCUEV250YMlcze9Y49uMH1GR9OYXsnlF2gDV2uLNOgNgynj77V9nkE/f8pt18Mnknqc1EnA
r9PVVpqO4yVMheR6+DjCtP4j7MWnjODg+1ntJOFi10YCh5YuhgzsuTRFhw0bksUwC21udGyxMieU
r/p6yjWcD8DjpHuLvcKA4CoyAvSSYCvPlEBS5WarHD0Wqax9V111JcsZNotPTriKpk/nTKRfzJL9
bf980BNt3N6cs5/TKPzvlugJVxpol1UiR2aVkIvmHwU0KiG6WEjDn4r9TOwM0LmvgOyyvn7bPBJL
BIUjRxJUbqOidP7KuLED92Y0020EQwJwPpN2NdkjpNFDtk11UT8YHMb0lPCJEVl3OZGARtvluWOC
oNqBjQS80nmMU4hu3A7DPIUJ0F8ozvHCqZautT+HNrc5Tyv1CPC2W0dUslVMd4WA1qkXguZ8bvyd
jh9ZahySeSFAWjfIopju2pHrtPOOFH45dTHsdBFwhiZifnXyGnoUk+B9YnlNGJzRJa/atqi7nVA3
xcUY3cVFoLLl+P2j0YYuR7vF5vlBUKvFGtb2YJKvF7DhmP0VSobHZWFRREKpiS2MQ0VxQN7PNdg9
ICVGfkroWwB8O3vTbNsx9GeEbfU6P30kbMRPiHoXc5NygBDvBSWUzFJrT/wZ6U3/jFhpW3X3ud5G
u1m4kexQhec4jdsRV+h16Ar8Ww9Rbfn18ZbKK66inBg29aM0rAQsDBitM1VamJj9mZdXGJ0yVwv4
hYRxtKHvX8oxrlWYPAiE3cxQwStQ1ZsqXygr28Wjpylbm25J1X2t/+SCYKaGi/GoSQnwr3mfoECP
xa8tipGXqjSvvfvTLf12b3M554Ey6/VrhPlXKYepjz+QQ7WbFEc1GBcpT9g8ulZjTl/Kd0H+9+sz
WA1b4a8ca6E6gwBl/tlF9HyRGJeAHAsj4QpQLGNVjcmgF14m9nfyxQDU11SMPKDhPCCnqcapR+Qa
zbG1+tZQBQJxOBfo9q/f1Mixczmde7K66wR0A+k2Npzi8LySiMn7a0N/nUrLt6PdTyTdHwIHQna2
CPGGjchEhAhJZspd50NFByS7p7hDvu06kJdeVYPz29nvg4S4pLCHjpXIOM1yltZlv1fC7tED6wxc
NodrGZd4UcLRJRwmfcTjrWe+aimuCF4zlljgZwnvHIr1x3KJnKd5FPvTXbzyqIfdijLx7XOgpDxq
weDU6AIqVJ09DDMP34e544fnPpyLP8nsCLL1zoHjd114TDj63Ql4Zv0zHzj++aX2DfNutOxBnfEe
brjZbJI7itKZZNr7cL6ia2EKacyVhBK0YRyvmNdvmrq9agiRB31T7zgZBqFDUxt78RJW/AObsfnf
gIbMgReXQUI8zVVWVOzDuGa3PA935fGu7i8iUnJIAYp+cdqRp9tLt7BaPQ5S5A7E0OZfiDnYlkeA
3BplS0iEQcJSql3P5zs5FA2Tr8WYRlmltHwQzg46bPNYpLL2j/4aPha90oxoCO4qxOnmjhCOZxQe
gK8hXSXul3zyXOxm6x/Wt5tsNaJ78EJqFVis3H6n8zUiT7MxyF51vHAq3ulVJTZRXyAzjsBLs2cx
Bsc5Tu9GVa0L34k3azCuznCeuM9MwTkA8jITv3lMGOU2O0vqjp5FpEc44xlWFkw1AdBfRzZ1D6GG
yO9oft85zfzC9tcUDcP3+mQjxtDNvtHW9FRYDUWJEaFq2GkT+83NblzY9QeItN+QaCz4sizWgkfJ
xaTapOkOnlSixCm9AWVLYEvjQy1itg6UA7YTtjBfK80UDDPCgaFS0r/aTmXtn1w9GEEwD0ot+Nsb
mBRVPjr6QJDsgW2V1AWzm/6SLyxmwhemQmdYOc1tIo4IuHYo5ybdTV7CYX2lg6JLcKNeWMIQjFDd
A/9nSl2iYH2N+GSf6bKkhc0OWaJ2NrITuUfGNvKTJHxIDrVhyLlDyupf8uBaCAbWF3Ctcw1TNmNG
z6W/cg6SjYQxQZrG6xUp0JannQl1bOmKmrF0ePKa4qsel12sGUhIxHIpkI4q59tQqj+vptMMpKFL
wuHtw06bPNFzop4SZcDzpkXguVsPwiBL7eN78hCSBhCsj97Fvg4TqFLSClqIpkYuNO7hg+BAQbAv
JYvE+GB+pc4i/6G1MaREeiTXDTNll/29rFXc4PrfRkWXrG1cfOCFVm9yogHxknVJz0C9WMUTBjlc
y7Q0ZnGKIHjKSAsj/u9OZh5SVhL443U6c2EYqiPz1ZwBmU1uP0MDI1HLa0e78fMECWM0920UX1yC
WPdiCCo3Bz1Gosbx7gyJzvCsPW82MzsHcMnkYgi5uRVsEt3sze/Dn0ibPJnPnHhulQf3OUACih/c
cDgSDqjAa0EXXG3F9CYhuEKedS7BlDJMDKzCycHf9BN2jVtx1gaB9Fjdr2hDuAR5/5w2hYxMKq/h
DTYH6QFnHscoCN7Rmpj6u5E1uL0HCl6rWD5ktxuc2ebCo3utZGyDY1fxXylCCi0Sd3JdSvINhTF9
M6/SNiIwyq3B2SMyLlIK37mT+aBsccftw1IhEcNX36+0glqBxcsEWrYMYn8B7sgfVUF0eSl3cp22
iLiHe5jqsK9mzzzClpbgSfN5KTDWIL7KkCcxUwqLPdoEBnHUNajQrlafzsHCevL0KKvZFDIxCean
qzoqxFsJDTMirirYTsDwupq1UcNHLWdgwSmOLQRv0cSeSNx3WhZigo40OpM1cWVVfzwZT9avXpzC
iCOPz9pM5njP2gWe3G5jRgc5tCfLPXBHtW+EcKW/v/BkUDcol85I4e7+GaVvf8vb9PU6dCv6VUP7
Pk6WsXsKD5B7wFFWDxvaUYEAjYjIifQGhwvZ6hgSL7rO9p1ALmh5436/mIvOWi02xw3ei8+8i3pw
F8EsQ4/wXRNgZtxOlW7Tx8QzWneZHKofyvK2YtgIaD8y7HvnRhqYQGrbEqvwcM+sV3jP+l+OxlbO
2M4Rb8ZmhBMUOnYjPbynNrFOhr/bRydH5S9vkm7FpRMc5Rb7r45kfF+XXmvArZnVI9N0E+KFsDla
ZDc3LfODN+lyUpqegQQr1yrOV0e4JLdUDVGCHrmENrinX/Rx8xXAqR9FLTBz0AvivjoeF+4Ht8w2
WQnuGcPJXW2ETMP82diF4BO+xZmEsAcNyRbpOR5V2WJK1+LONPp/5iHDnz2OcOt67rIY6ix1VyDq
ZPq+zUn7GKsGFxyPa7S1lYREId41D2W1ioqpaJz8hNvNUVKuVW7lPBKod2GNHN8M/OMruM+OAoL7
Lz1VgeJ2f9tFuT0gZRtpMqCkwsuUu02UEJv3vDM7cu7DygOeYiyRx+dPEgJt604LWkNVF8CE1OS1
ntnJSI/cprrebt2ExMKwXMbeKzGZqCkuvwWdOCZiDLEwz5D8bOWzFFeDbeCW1+m7iHha/pUqEL2Z
9bqYWt4v8g9BazDavsmLQlvUcbrWTQfim5aX8war0SVlbqiAqsrQqsk/SIrlBchjWaYcNisDDQjS
k0fmNMDzJmdQoxWkrw9DEbf7wPDgrrUHAKbF0HZvupDFO/ncdrtipIG5pILkJGbdYxYJXZsMMaDd
ItgoW6eeadEvqG6OQnAgXW2RDV5JScoZsFgaWCwfKGX+weC6SgXTIregwJHKf+jYUjIyieEirKxe
2jNNgwf/dLW6sgQTdSj6sUkOm3JjOVZY5B1AtqnFwEf4+P05kxc5zORo6PuKIjwYzWQd34O3gUBW
P3m/p90V3dunMmiKm4Ocb1E+gAnWlRf9DlHw92Yw9PuG3XPCjQE3vIlAIRLaSY8EfFE2sfp/AX5K
Okx4Q5PC/w0oPYhdgUas48MxV8I+mbUBTDgdpkfkGZc22ONCVbme66szUMcrf2h8Y4wLAJUr3r+h
jplkZXT833bY3KZgczkInM54xOtBrL7Zrd5xru3FeKEeX/xCQoYGUbrpJ6hRFQJ9AVeDyOsAlUS7
ZZlwNC/vfUIS/EcPUanO9kN1srsKWNXwe4glbu6Kv1NjAgHkrjejGEdL/chFymotoHWDDHl7vnN4
Md+PHFtOXwsdI6mu7QUOW3tkdqPE8pIy8HgwGxmxR++O1Grsn+X05w5xSAqnu/G6JZnREfHtB7qX
jLpmREef9wvdLLY5VRAKSVvV2fL7Ca9c71O1pYutAJLqoTYwpSil7IUa3X7uFTBrMrg70HCVDuYg
aAk5SdBQgyovEhm1C9J4FNRqzYvmpJLVMbw5lkvJpTGNYkFbWD4InglSGCteeDIZJXXaRr4qcklM
72ip8+YnglhMFvHoGwUQBdhXPfinEAjemi3FpPGrU5TQ0KrVftKRbHJwUERIwLTTYu0SYHD18Qmg
q7tIoVXjcE8EBPFQcw4ahVDOhrhlZlC2YPh8EO0FjqIYHQFmfHYZB1TZZz7EdCjlCNHeqYO7i6JU
YqONM+3PYoiAkxWreNtIpFIPjVSHT6kmypU1VChHHpzhxD0+f215PyciG7MK3Nxt748A7ntETMS0
WPKsYWxm7Zu+5UkpFLY0+zWbYcwEjDESZ7gNrrqNQgJkD/PxqXMYlU4CagW2VrLb+BfsVzQ/Ya5N
0LzwkWrynuPiryRCGE37We3Pn+vMKz5BsPVpCwYVKJIxEo2v7b/2yWsTQz2i9leVwb5QoAlfKQ29
uJ5mb/RFl1k9hVnNciSo7Ln76tShepphOymI0530eaLz2j1nAJ/GaoNX7KY1KeyMnnVW8MKH+/1/
ldGhn5XKXwYc114IEf5bycLYCn2JfvPqAGCH5GnxvsTtTggg/cS/fKdHfi9W8h/PKR1J3hQgrRlv
vDJlfvaGNAseX3kr3JFlxIoSdCw/Pzgg0iZ93d0n7/4K0luOJnLQtqxD2ikMePrKey1ha8NXg8b5
kYQgzEA0MxaNVZmD+XNtSIpgsjqn7UjEA6Jd3S1u37bCH+RCpnskKexZkyQwUesLlfUwF9OwdEJD
vARf3dlSWSnunU9isVEzPvqS4GgxnhhD4HSokVVSS/25nMccmmDBwCaWiTly3eNvI+EV+wE2pFQQ
NxCZ//4ZvmboHxmfykKSAuuKX7q4BZ61H4IDaMaqAt0qO0Zxqu6HnKpS+53w8MDMcp3CRqZhILXN
3ikclr+a54VrhTb9MxB20bKD/fgHjCDBR3iceDitgQ021PggZjdt1S1vn1Wx9fGbzALULNSKHlVB
IQBVXRd8GzBR33nJ1L2eCG9Wsx0wRbbbTyPizW3jY2Nox+42O24aVm1IUn4BrSM7Cf74gaIWorrQ
z8+W4xJODlXZFxxaeWl7xcOU6P5G3jzSzi3oN21xdgDSbDrNRzZtz3sGugU4kQOObCh4jCHOpxNS
hYF49dSE3WYjOCXuSmgl/qn52ovkdkD9gbxL7jnvsRAUzTgHMAKPO+HUH8P6KQfBMBkn/Mcbxp8V
gdNS6/XIRjltZ9ef0PGwv0dQ/ZLzZGaT0Iq74nFvNBiMysynD/ti7cXeAJWEWxRDtcT8gm3ACEFf
d7lTWosV5AmYpVB71XEO7pIV9ylZ13G/ET4xMoeiQm8XP8aJCeRyA9YB5lytmkDshdnMz2Dh2RXJ
D+RnKsYJRCwWRm0bfms39z/OWWsuJSg/jUw1S5UtOPJZbBBWyfMmsorEHCzFs0WBl9rWBB71nz5O
VP8G9ezHiEkC9NeMcb+zuMvsbBDer9mDY7rFod2/M9SrXiON2kLzFB0AhLcWSUEcVGXzfoHO6D9T
yWwiw3+moyOyuwIMjp/ZqnCuviE4UG7NlIpOQZaMBwzj9vYw8IOoR/oWnJTce5ytrLLw9aT8TAdJ
OStqWJAvDita7lftZgBRScjdA6RhSI23oyKjiyU3EzljkwappHckv1GUlELZct2ijhp1xpBpKUgs
Pbb/P0FHp4i+9J8HAEJvlD5LhXFOk+FhsfddDRkGGNNiFZRGBoIYlvzs79lqYWV6c6DLGkHh9B76
zqrkTaNnGRAiQu+ijRBeUGM+wLznoS/M34nCFvsbq1B32KHZcYy8YEdNBPKkg1yVEUAhigh5Ikv0
nvD61DNEtL12/6HeWkqiRxc0eiHcxzeTuGz1AyLdggD4ynwO3fyRDUYCrYawtRNMWbPB+gJTOnuf
+Z3Jgs3VV6aqk1yGpzb0BK9OQuZvdMU8gDcZSbYaO6YXMD8i9odfts7Wcg3oXkwMpszSUxjcHxRY
5wFW7g0/J9+cV4yR5+Kzj4J8UAtpdwZ1Nz7dUHLMJlcNSl+TJo67xSnW4DXFYxPwSJ0HUtWvxSlh
z9a4WNuishZrlYEf7u2r8+bsM7+I7bwyLUB8gkY7zgffO9Fx3ZwDlH9ToH2JNDlJZ0XNGPHhUF2q
tY82/vXuCR9kL1dAa2ucRZ76uc66NvNaxCt3e7y0LwfYrr7+SlCVL2ElukFouSNoiQAJBdlMc5Ma
jgAQDGnqPontMbfR9DH9hat7c3EUGrk/dkBZOYaAuOlimBbuLAHVARAPFE/cK6qvg1JHO7oTZohh
HRwwYBmDrgV39DZDSxxNh4elGBhr0A/P25OUB2rKABY6IQksLoHekbbciIVY0dGLGsLsSyQztrpF
44ct/DnvAAu2aOlAhYWVz6Q4Yl8foqsrIDhZSP8ul29vtHl2NXas8EgJUbRtdIR1o0h+P33Sv+TZ
+XEAD6phW3YPQ7DFS1aTd+xXODQcF//qEHOnDafaZjtJ3wVL3HLBeP49kE3mqqKm0qY4tKF2/6/s
21R5VCM0szSOlffjWgx+1gKndK1a3PhUJSZMEHxOXKgRvSRuSMszjlE93c+Dlqe/nSIuO+KRNY4U
Z8NmkLtEO9MH6MOOe8jEg1rgmefCsELplnKRKNX47GAplCjZXiPbFaM5NbI08gOZ4ujevBPIzOtj
aDd+wULUZdqf6/iW3KDY0k73FmzvZ/yTilP2XGUQCSp+fzfL3Jqzg+eQ0RpZW4A8fwzF58Y+DCTU
YzcZ1HP2/bre+NRiiiPy2GQ25xj99AZYfpseo1dUizUuLT6xCjMS5yB8/OKxYMw3nzXh/GN5y3Dr
ot55qx8ycGUhunZY6uYHbuwCpMMug/63nBqgZ0qVZ0bpe014A88M9MH/VJyYt5BakLWojt9XvQ4V
E6irdViNYKQak4BNSwfjnV+LVMgOn+aL7hHRgIdRRnkpGEqqDbiH1T2/Psrz9dxYmG6aF+HBS6dS
4vfwtBcxknxb64vnEfYyTKuUDc+Y5bFkqq9efaT835raSwHekyJeNgcwCu7A/gKUh2nzuemxNloI
qkttfGMyJSRvj5vdQa8uoqjECzQsXVql2b84W8EZ+BamJkGXEQt7ZyMRm6dJRIlzOUA8mkWO4aY6
g1nxATCjId9OdWfmZtw/b87C8ks6mrT6aOCF0Lj0/UiRhqaDZHE2shC3cxwYm45MvcXaC84HWdkU
iD/+tXAzgZnSGsOMA9kaLPQkgf3mCCKxodhcCe57OHJzs8NfJkW2FzpoD68HYpIycm6Irl3PDwd3
Niy2S5lU30Cg648Eykwr/y+hWkPBHvsVtFfmRjrzxKuQFSgU/ZrTWHd0Fq8fgLhFfjX8aFmwdn5B
dGh0s4V+3uP9GPOvxJAh0m9rhOaBP5qIAbru6IYrME5XlC7R9lPvQaSjpFF91+fHLQrflAGDrW8n
juv08G2sHJzgt2NWZe3QP6tqZVxtHF1QUhlW6rKXeCMvTDg84Pg7CBmfpRst++osnuAGivGUHs4T
4I9dXffnUQHsYfKyFiMOFVImhqfekx+NSApFCh5+l6N1cMEdRTbjusWK0uNdU4Ysv6PWQBUbqgyG
43ITVUe2ImC97PxbGGVbXaHCJtiIBMVgvD79aI4v7UDPzr1rca7c1fi6J6wiOBQSSfjhjr+2jwTZ
mxzcwY8+8uB9P0fobqWX5pipZVtrHR69DeIn1NIkcPke8VnVrijb6jHWB5l4+hDgpnATf9IG565p
86oKHm6P0GWhMrnJztXRd9RKs9Yb5QWkwH/CMdWZcZnezMknnWdD3djGrPMVGH8adyfOqXOiUK3d
jnHTsis9Vpl53omi+T05x9g/Pt4cs5kqBVC7aZoADg0n4lFAnQipqV2yen0WwMsLwindZjMx9eHu
kW60S4kb5djKWcpnmAC6F92mapNClO/Cw41XmHU67CxhEebvC/ck31L+LDcJX3qf9Q2/g83gI4vp
HThIpTGtOCKuyqE1M8KYftY8QCDjqyI/qy8n+CJn+NahVbV67ga9cLMm1pr6eQFTBO/myprXCpiz
wBsaMUUPRFmkXauSmhXwtHB+oFvCLq1LhIdg3oFaKtyqelkYYzMMA9MTBoXcXq2tXDuwlJXuhLt7
wdZUCGCzkeJeazSSQ1OfU9/jQXjO9vE6dllC4pOl4riTVgvkcu3G+WF5B4WFDFfgbTjkQGZXmrTH
V/ofAWChfk6zJjkijQLcnoBxwuVEn6iZi1Qt5/tUIusPT9b7Fu199oCjXMRhF2nAH3jMachxeRv/
CB3zFbaqe27TTfcyf61K4s7NC8KwD6kAy7F9iPmiJgqkUQUgmv4qQN40jXtox9V6k1mR9rZZf5qn
nhkf1b6B+Hbzx/FD6Fcoi6Xk9IUiJwlHyn/KTT+Y8h/L2f7B9+DBOdnE7cfQR+t+aGwODXjDfPca
ClnBNXNei/+weKzHz0B8tuDe77kr7BMVGUUaeST4VzlUzDCJ9GMvvgwh/WT4u8Ae4A9m14d8ym8v
dvrxjHTWIdYepUivykXDsoTCbn4gqrtpaZXC9PHUpEa8rIEV3z7vT+aI80rSlnftZ6/h4sN4El+t
+Vutae8XhXS8n8CAJHim7JtevRmRLDUfVciSrJ7fVXSVXqUoQ+KvVeRFLL9g2Yoyck9ZoGrtqvcT
9RJGwgkbH9tzNQX371WwnYE3PhJRgliY3hmzvjHbP+h8m7dxmcQs7PmUdmoC4M+fEjh9IpA5zoPP
dXwPHg2nuaB8DJRjWzFW5/azevtKdIYFFHXbhBU/k8NdXigScX+FjzZEE0BmEeVPgx09JAdkTaEb
5regZUc/2uhV0qMVhDB66mi+sq0xXuAAlPPOl0oo0/PtMq35HBkJw6VSQIeduVzYJQyfhcP1YouL
9+Zzd5FJxk2+4VhzG2Y+mqAW7UcIc2pAy8pPL3OQ5RT1uIcoX6eK5r74KHemwoQgcUrKmytJanNi
8R99sX2z0M6/pe9BZWCzVVNpgOgHdoIU8sAVeuE1UDaB5YigW0j0ZYbo5qipNIIcWa+ynmoI0xrD
P5i1sylEa3oGj6zJwARsrWMXNpP+W19cEFq0jAgvMOOxwS/2KxQMrbqhof4m5kaGUUZcWKxVf7Lo
VovTgvUoYvivM1sYdY4lBR4mZm/2WtvAhKVwXJBShEQyJ2WyxnmcJWKAXTViWpSmwDFR7n88VLEj
oHOnSis8zo39Rk8CHyM51U2Q7LO/2o/1F955PZyCdmlHP5HBKJ1i3U6IItfg5egOAnvlBMb/e+vC
y6AuTOoj+ly+4rMsJi6cMTvGvVRaKlgdGFqxhLkExLYnSj7DAlq4lzJ45r90nEwWGd7v8vaYSq8M
M9MDC6Xi9GFJWIsxWCQXxcFCw6so8YVd2YdgJZKfUagh7KYwlIrXl5GqJdUDRu0+9pY45ruAJ/V3
N3huZCCGfwWXt6ZqvCCyUu/D0BZ5OAPhUlJnZRe9JY5w6aPPiE+yzXgoAMkkHNz+Yr/fr8XmyaZT
MepTnmMklNjHf6CRd1r49nWsQDmYuYnt/21ckxdcJpjmMdkPfJ5jEzvuQ82U6MosPqSC8JE0ZkB3
1x5u2YJ23RSLHw6HzG3ElhCtYeJs5/Grv/VRbMTq1Joxxf3cxOrsa9WFgzDvj/PWhQ8vaM4yD/Rw
JDbHCkx1h1xM6WtrNCv/IHxA/Twzu9Jnjr2+HtpTZ0mAtB8340J7ttB8PV76sm3DXzy7VygY4JNn
zYBzrQlNA86CXNKPdfaSgg6disKb0kEotJeAp8U3AiGESbDwUQVPuzHa9S3ozTR/eaAdNclxb1I6
sdqyQHPKRK2UfQ1Se7Uf/cqs00EYUG0AjIETr+6k/mxbpzlh+qVImZCGZY4AA1JTeeMhDhL07DHC
4ZFCU5yi7jynqkWzQmaCUDwrl54s3AYplM5SslWt0zytBYPvYEJ1MedPfIVCXoXtmPWEvKMvAxCX
Wt3Qajr7mVpL7zIEikUghQdSMRABq7WaD7uY5Cv1tpN66fE4iY+nIIpuHkxleii55WLFI91IC0tE
4gH3ddlHWVvoU53ueebjlcGfEG0C9wEHBCmGi0g0x6migOJKsXaCgPsi6lp2xWjdeISbB2idWHJ0
lfI8PpiXfvot8t8tl0LtQ2CttWv2qth15I7t9rXVDhEM8adqG6Srz31J8yiMnsgM5jyZoyXn33cb
jRrpb0qMMJaxcTBuRSgakWL/jU5+Q3MY++cZJQjMwhl6a56Sh/dcbKoqRy5OiifLD4WCS63KckjP
Pw2uH5gt2M+ycfynDI3VaQdpLiDqC671uLKOH6PfZzHOefz33LsrjEuclND9TEjOYlVlmyxa1GvV
LQouSfxSrZRBCoTkOqMZ15ahNC0rnllJGXLAsBq7IR5jP+Aeo6cw13UCI/sQXeuvFW0twY+H1NC1
GFAOaUu5xFBT8rkj4IXPlech27aRNKiOKKsWnzkGGHU+TGLPjTKkHLzXGa4a2w1fcqfMpUkHHjiK
U9moNsIQCZG6s6TV3oPR7Cssrcv6fqNEhr1B/YKFUzNFEfFGbQ5RdEqpNcApHIhLoX6MJgvsRyTb
n6MzXTpeshDVx0FlE0SYn3hJWGySTAP/lRFZzk1IUehAZ98yA5fEiw46ASu70LFbEDJoFxR3K4A7
EcisaTorD5QIIf9p/g+I4SnIiw2kM5hvhAZcA5YSyZwaq4HGzfvTEB3WMuQaDm8zURPmWGSJhI5W
JQtPs6eDsTellWj6HF6kbFCbfO+JleLRfpb6yBzUrRtWJT9Oj+nwSeNcEmPYDHHIbr/gRv8UJKmR
rq+/dNaFaOepX8MM81G8Giu8E1CT5y9HgmS8N03DpdP4LH20W4JFqqZBFaxYyC73otqCZBLmQgw0
gxsSTrcEzH/W23g/7G8sUNmR9whVqeFN+pAu7H1kphMKrY4JQEdkig8cD3tJL/hWVJZGIRF6ZW14
DsPkp8Kall226Nn2hc1Do/qhgNXRRuRd++I58fVjsQPt1oxmzySS+PUYC8iWVH/QnZtqAbpMgEFL
MPt1ozsldSs7bJrCpaFAwQ7gFz6J1rGdiCHOqxjzk4IMUGCSIVkL0WgFrozdHKWgiwXGWcFeYjXs
/zSlIdfsbUMdZMpgk05YT8vmIKvAUb8owdnQMkASiuI6CVDnGIlPpNvPtxHfab0Mae0ulJusr6LM
gyvibkPQqICyK8xrLBFErlOr1bmR5KNF2A8GnB+1ohsx9K3CkW5R7gTN36tbkP8A99EK3fihdORL
RfT38TS5IXmGoA5cAJk2at2T7G2+w0HGQ3qCFd05Jos0vgZIO9C2S8p53lAfxtn2P3UEZKao4p47
qzy8PXdjFMTtKZHHZ6cv4kYsLG+xO0CXqS85nXkQp0NAMbaKejO7m4+e2LKRWHvEuF5MILcqlX8E
uEUk/kTVgCaKz09zHrOmYbZYmWju+q8p9pUpQ4e0OfWmXbZJCp88UTV3Q3sbhRHjD8q+af1poj4O
kOTjHHWyZVoqO3N0R5yMk9YDFyi4QunsNetiaoAwmKKo7khK28TTN3c16ZNGxoYBbS/2lfafyqnt
cUPfXxKVchu5V/WKXR+4E6ubxg5i/cT4w/hmp7snuwn2Oz6TR7nq5NQcSiSKLUUDv83bMOtniBUf
nUbPCKZtorqo11/aXpQ5UJQifn1q2sirjAIl8SsRO4/Ll+tNad4e3xi0Dl9dF791JB2iPmyBkASr
9/fZcmJCerrZKuUlqP4pwc/9ZE1GlSvkjtjDgp46YKIe0wfE1OzK8tp9Cp+3HnRkVgiXYhjF53QY
NulBiWxNYZTEYUMcuQrzzB9hZ11IwNEKnXyK1c+twLI6H6hZHx9D6X4/ZGOQ7wSaWUMW7gZAfCMD
L5evNlWVokVimCtTl9amF8xoND3JgVfeT9noBKbM6WjYat5lyJkysIA7kpO5kHZ/NJdjHUgyRUPp
loBm9lStM9TOjz8HVfsC+WXArYeF5MZHuKL049k65Vw2bHNJrvKR2vHnEA7BVbrh1MMuLBCKGH5e
9q7x2Se3VHrkXMrc1I9OS3tGJsLreYPgxAS4PxgZC248l61MO6mZhGPuy+GeaCWmA4HyA1wIjAil
+nIxcC1Gf7rz2Vo1r6vEoMtt5QW7bqS3+w3Wc72Kx8e3g5Lievd8+tyxfu1hMoxlTDj6gZOUEnIR
EoLq6OBCvx7BP6Osm4A8x1eUwYpbIagUPJkoF6e/iMNoH8UPPY7LCkt43QwhsXKj285/FtFFspZ5
kI3eC4YD/OsUBymuHSgIkCsZZ8Y+ZK4RcgHoa21cdYMcDlJGBMhOvzEyW8MtAjsD5uiVw4yeyfg+
FhZp+BY4RuXloEuQayBaXsrgMtRgWUeY0Tb2S0vxywXYG/lGao2+aHPQgwBkC6B96VE5Y+pSzkXl
UjnwpLSOrWFT6qYRMyixoHwir5hTYyzvrL/NRICoUyYIZSfijLtQKRjhWmso7lKxcmrYHBAoOijP
smUGyVLc9/HqjgjbCeTEJsKvclBbK9oEq2ZvLivrKTFWJK9RL2rD5dF+NloU+EX8Cqsx7Y4O+WNF
Y+w/u+v77or/QdCRQQhSvahvWP8VmYB713zr7N1ECy5fbjUgN0tYG0C/04Kn4KeJyhfabpRBS1wP
kaTpTZ3lTUFudRGk9jZPxkaUCKe3SFq6rArQNzpTUbkoErt2yhfxJOBdk8Fb96SADCRCw1DVMAlW
4nBxBcAhVvRonkW65DbZyJeIEA57H28pvI4ua8MjMAdoo/1kCT5rndPkzOJcfEqgZAOhktDHlgpS
YABhVbAy7mcfSGO48Buph0Vb+PMNAfq9dHx2zuttTmC+BJIPo9AFZAzgAqqHuuAOfvUqzd6mZXkW
Ooi9l6wILPRr/A4KTmqNMbAK7QWIO6LmWJSE0YdNCBxgarlwMV5/OOBq5yfbOZDOquMtJ+qaPNhb
vi9DHL+po+ZO3aCAjlAOOB+MKzpyY9v9aICdFVRruilINUrjoJJM0uCp6bRpuO3bJnwAci5vSbyH
mulyQeeZlzDLpB7YcN3zU03831Nbt9SEvJFs2b7+2XwHOqStzx3GOhGZsWhg1gdZWTXAen9lN9ro
FWoOorTmyB8/qtawT+rGhDHkhstv+NyQvAtFDCCNRKuHscZXVkEa8y0kROpBnI9ebDQXYI9VATo8
S52upoMAfu/FkI1HJaENIMC+22zCRntN8BXRHxNwIxJ0zmPW99WS1dLO1FLXD4R2+E6HbeNTS27C
OHCN+Ex/EM3feQ2wZAaSFg8ug0CQGrzsjQBMQFLgqlGkN6dsiuATxnJBvShZudbGWenciJyrZNnV
9D+l0OV61GcPnN7c0xaLRjMg6ciXkcuVfefG1Er+aDdr44PHYV3tfgppuUVYdDfKTfpkvaRyeHub
tb8YahEKMZ95G0QCpvSfjtrRQNaqrfkF4y5vDpIcNkrZnT798Db1CTYY2Ya+0tcI52KqANOo8c0y
IKC0BkvncmIzRbaahj9ONelwSXTV3OZOUI48rXd20EAPv4AKD6SjgNdsCH7pwYItCJI4WVVNkEEE
I6fsvdy+xiKE+AjJSe4iySjHUWNLVZHVZwsIab512u++87is1Z75h/uCav7cGrK18Va/DeZj0c0k
rVhKqOafu7d3/q41rWstANvMCXGayyLpkTu2R/QzMAnW5kJSp2JUQP9JimunvrzvohO85oVxpXJX
OBpCd0//OUmjGlmLCsXozcJuja4zaLFfWc+G5AeknuzyOG9qRbnsCT/JfdZkGYXiDSiGk+JA8VNe
6uZ0Q1c9AQTRgHHLI0gvXU8TRjf8KEg48q7ep+emu8et5Gpde0IB3YA/m6Kl7TfAXqJSeIS2qkmO
ypXx/cNRHCGrKDw4HUGGx521Z7C93mh7lrd4J9nV8Ja4deDfs1ggZhMlhDsIIdUrx3Ay6mEqPOOF
lQrfOgcwzFNlGmFBIBrFZfu2YYlH7BMQFMWcetyCWbhUST/gQtQKiQBmyEye3Lfu3kDLu3CGy43z
f9Soi+jU2h/151c61ISYoLBIO5aW0ptTiccOaEHRe6DlWsa0D/u7EzJDJvqk4RlVaM1amskCa6WQ
Qt02wT4oVYXW2oYT7HKhIz/UGey2LBYxMGY3KYfRmkA+/km/+e0KG78WQJI1p1CSRTAmWKx3dmKU
tMFpexq+9nLDUNR2X7sVEbIZKwmJIy5FGjfH3Y2Rq5nayubey048CpJqYiCuAWVe2Q1pcSINXgn/
C0WhfpR1kxzc64+RawaZ5+RkJptTldtsZ8QT8ETqDknslgnFgSei6wk8tl9oo79U4GoYoy+yc2Dp
i0twzHpUQwLm+1u0aVokzX68gzPsciNGAbHHq4OIm3undeLuAvEhDOWW/wTDkEQy28TGALrnsjc8
q5kbCBteAsFdQUmJWxIMy/xIBw16+Py4yoqT9Gq5Y4gNQPgiAwx808TPqTtMqLDUzzo+v2eU3+Bs
66zvO3qGfNxRQ9nJtZVCbPaVno5RIhq46pHZ73T+zN5rLcLVBkIQlHZ4w4p+ldDf75I+pbiTzNww
inJIKyGAVrhOeyaOsbPGGArzW72GhQJZTYTraegFU4cmYMuDHcxkQXIY2akD10417KCDTxdgYxOm
3/hQ3zX5Jta7idHpB1KAxhDbJ1Si12hdQkmSjGueMFcJO3G6gRIW/E7nsA/u0xqLo3L+1oaDhQYV
MvukXZBW97fADrPwnEGYZbrRdV4x+b8L2qXP4Aco/t3icuaZ6fWk2MQUVp+oAVJfEpPYXNdrBUeG
4hO5Jtp40reWCLt+O+ZI2SGi/dH+LsdKQSMNXXHrp74gvXl7YmNjaCre4RXMpHThUxecg8aLMfb4
ROoD79NiqBcwIycViTuBjtsdNYeSKgll7MeVPuNnQH02uyBbgd9mECO79KjcF2EqNbXydZgqbFKV
WTieLz4+BBjHuBwKYqN+OeqWrUIVd/KzvYrqyzOQ6l1gsrTfl3Hp8lPI5GHtkUmRuwr+sM5hJvy3
2gTSunkVDvRywul1A94jcxVEvNcTn9q4Fm2GnHNnbBWrNN3bOijmorABhZT/UWcFevAlAJXzFVcI
kFGB71bLA6TOZamTtwSJWpah+DagndihdR5TBRXBMgDEUHrQdD+P2I0pia34IjVq9cj3XxWqnb8D
oc2STBm/Osv+EKx/DHRafvz7RueYAOMzDo7SHOCkzMgpsO2bq5n+X+6QDLOnVV9yVy3814Et7Y1h
tAfmlvbb6IR2jOxHalsyt1ls8c1cj65y3KUmeDqaOwUiMecW9tf5QTM++mMH0112bycIYz5GxYAg
RQdwHK4sqw1DSOPRQ2arV/r2e/pEEaXbDEWZ4aXuYtlo+5wFGx+QRWxQRevwpN2pj0eh7Ddx+GU7
mmtk+8/YMxc35GvtdL6PLdlmtl/fL6/BF1C2s9mxQtuk3ZklOU9LFsokCXh2vPs0aWp8XXgIHQF1
9WVYSYs3QWXXoLcvPDL+M0kbDIOvCgGUS7XwS8ZEyCbRgfUcblbbY/ULctJuSMB1fEnHUyOL7pzs
nLf3NN8ru03aXaQRGm6pmnx6ZYx3OFDseVu7RNSC41G2KC4LW4+WOsa8NffKVfC1vXcI89AwoaqX
05OgVjwzHZ+biIAoPaftzO4sGRN+a03yd5JFVUV1Q0CWl4+AVzYzKCofXgTiT8ogf5u1kGWKsCg4
DA1Cq/tz4uF29pWr9zdYLSD0M9aHd+ptFhpNwY/fDNNEFIi9eycOxtwA32d8BPa/+Gat0iJM2BHp
ugTsC2Hb10FdpFANqjvouRVtU+t4QzrspqhqG2I8tt6oHX54GS6MB+hu/tnRwajjOoWTk5sKforA
QmzPl6P9lzm9bhHPOyx4v2Oj6Jo1Hx9sT47Jdru3e7OKUY//DZuZh3tPVvcVlkPcGvyaC1F6GDPD
1jGWUH95wIdQE5tGaj2CpjW27zAh68HQv3Zq6jgAYgiTrGCBvmNmGggRW3BOiJf/PMI5qIY3U2Wn
utxuDAsSTynXQTx2O+XFUk8b49Z11hyzqkU37qo8pkRe6CSHYfP3wfDRYq9aouzv9vZ6dBBzbRol
rJvMcQA7kdiAcCKObERVmuZ/3BKtBBDbtpL7ihpOwF8ODAlOEfgsVZ5DHeRyaNZoRSagG8Da+Urb
aauXeDhm1FYhTGGaXqm+USJidGg7fz/yjWbJV+g2hn6cWCpJqNEWM48nE0Vqep+w8YIw2Vt2gh1p
n6vip7wLeMrNB0WXmpH9cSsz20Gvs1giy7dYecg7cYm5dETP4TJNaZ7uISmDtsSIxz9q8w+Vfw+z
U5urOSIg6oDvenci1tSIcRJ8+OeA9+AOWOjQXpi3S8nbNJRJomGPNWBP2qwWBdu16ehTWuWjoeWs
AHi7LOe5EnM+RVc+kTFls+vrda+nCrKpLMVuPiid3pr8kWxJPmtmUgMqRMKatGw6maV3zgI9CaqG
s8wX/H4DMfPV+At6sFDNi7weyKNP9j/sA27wsjazOjhvedGhXOIzM5K56yJDxa2TpMmE8n6yLZZb
+RewvKSyRo/G2j2E1Ca++bWvHEE16AK4VvA+GcAL8kyMMECr3cvLeufK0/uELA9HQj/4enmby81i
9nUT0UqDfMQmU/QoGlXE2ToZcuTLR7/E4iJrXZ3G1sOpLbMibKLkaJOJLw5WUpDv1H7km0t5N4Jx
3a4rd/ABnMf/Ylce0p5rBadUnlRg3kyG/hd2lT714LB/+X4tsNPNzfPB3j0qMv6wo3QvUIm1mECD
BCwojt1GxWreEpMa5P0jy2Tud/7XiwIztj7wPlAojr8T/FfHzgxLxP3G/ejTk6MSQCBbxkB4/P4o
MbAXELSZJgV1lSdX+bDQclKnLAvsAt4TiaUw6RvPxXiDnEiegxWK1x/H3iJvQiygGEitkeFu1a8J
wN1BNbZkVRvmJXERM1CUR4FiLr3Ca/n73Pt6YIJfqLVLO/PWxa7RmfnucVAiS0/8mtV3MhqpLm2s
2ca9H5uoWe7HEDcz/3IoqUeLp2wHn/Fp9VzpvYpucftkFU6jh8O7KUrxv52dtfx2rhiAKwqHWSnN
Y37lJXD5Jpu38zYT06qHD4/UW4hoffrV6NK7xPbDNrPZkwDQLY2+2D4KD5wwtkcfLyiTZzDDpr4a
f0Tr4UpLTZgfsXja0Z3H6YKMuEo7rG07+O8b572li+qW02nN3+BAOEIPWMl0GKRyu7qCIWrnT4VF
6lpfKZCobtKE2+UDH89IbcXs7pnC8MkJS2phIj3so9J6IeuINYiVIZAE9cdW/YrjvlSyUtVrhpuX
Sc+iVoiyLaIasIMwi67n39R9R73BUMMcfMLUeJgaN1YIuBqQXo8E9lNJ6ITd4g1+t6NPx998z+/Y
G80V6s0xMc0tozzTufV4CdMTr5St7LEb+M/PvEzX+P0uR9PMmecirZMm67uG5tBsxo+hZZe0JhA2
kk0XEz8TC4Ll3DVFEcimOnVoVTZdyFEIT+zcucNrrTiOwFbI0y05tPNeqDIm7a4hUB4ZKkEfYeI2
IeDLz6ktpd49CmXzO6POaRf5WLjrLBBchsWvf7klgPHRCtKgiM2zfEag3sX8g3CSNxWWbjmV5zh4
UsaBbdXhjYPwCJRHLnr8G1D/BQEvAiqecAIVxSiKi7cQiJnzZ5iXpdfx3eOKvTdaVKCcw9uDRxhJ
+gdKqqZMJ5sLqgFrpmw4ygkeE/nz7/NhWGzlCZvBiIHnZEeGZGVlwyAvH28jdJOPrBNmSrBbNBVV
1jMshN5+An0XHlOZFswEhmbJAm/mENJrD+8ULVmytRGYwMv7cimR4w6AjtxFLRilxcjODCBanv3f
+bpuWW2rHBdfW9i287jLctXO/qUTE8gX4oMgqlBG+CriIAtBrCgBNTk2pW5WWIaXz4Ltj4gCl0Gy
BkimD7KRnUeSSp0OP57mHaRyv4a+R0xw+WraMzoErLOZw4CItIS0kFB4afixuRkO0mA7M46p9usk
foLstle63fClBoRQoxkm++7FbA6+Aa8uoTEfYc6aWevKOxpbKqptCT3UPW/iQ++PeYLv9FXljGjV
Y4mc7lySdYigBG6yah3uWOaaIS2F6WdYZvqCVvx2ceBbHD0g0J0Uo2zRI4AVIek8wJjW3qfU37lI
zK9YckBpi8nDr9tRZQdcynWT90DXLFncrF4YN9S/Mz1JiIySThbX+htGvm4qCPnB6baIhs7lH4Y8
ilZFtbqUC3T7BGeR+rgUkika6dze7+nfQAPKRGZED4pO9PBuocSO9jEW9/bwthZTCOjdMO0AUVOP
7+23QRjkdOJ4pcvhUYIrvcGyxHyHCCeZvDrIXfp4PyMJeQXKTiNiPIx68YxUboXIgobU/nqSdq8Q
pbNmt9UdGkPZo3J8+JB7Z2kMgkevVFqhg1a0sn6Cr+/pxqpUaYd5AYd3u6OKCUZ7/qF8oBBXBxHn
yKdAOKDYy/dzIRq6NWKFZLResBoAtpN6UZZ2nVDDgXM7c7k1Ynbw6VvD6BsPq6rN8HRMRptTr6wf
Z5M4ykBhZh6oWVwITa6lt4uQitl0iEv7e1800hDFbk5H2YKg52PBilgJjo7xYCbf46EmRPSvJOTk
wYYyxlZR0Gc6Oiwor11PPAwubaOBO6WPgQj0hKYxu9vnyZjcwoGGNAN5pcneCEMxVxQF9tJ/aEbw
9QVZAPR5iT9Z6T2xa3e3Vo02obqKWeiZWaOzSOO+Lpy7YHyzRkO3VJesilyQbQTwe/yUaQfM4sx4
Xv/HFwPQwxb4Lp4LQFhoy9VGiDGMFwxr0d/kgkPVdI1MN0RICrDPUYtpguZxwuPzFOblV6LE55DW
/s0PjiuTHfk1aHHi/qC+YVL8NH3usMDHXYZOcmT1Zgv2DhaL5HFUYl6Gz4qdr2RgPkfsRgneq85x
AOKLJv5shmFnWDkzKHasbkGYGGvI0XLcQfw3hm27nb/mIcHWhUCsJx2Q01DizmR8vymp5IsK3Aqu
KtUvX+0h9deKr/g3GOTjvuqXzqDS3p72TBYZJ+7qOo2TXQZiXOP2xhTOasSr2ftxbMFqWkcwMsYd
HdtcMLlKVOCYKzC2A59q5JLbBsnme/YR7OLMBfMumqr/p5JLkrA+o5SSNmAeMtzVoggfUc1JmBK8
CYCTNYMHOOqc8al2nRGk3W/IXC+Rr4uxgX6r84rdnd51ew6q/ZwFYoeeR8CYVpItmgXeKVB8ELhY
SJqbQG1rlDrzzmZcsHjzA1pNgcNsAKzoo4FrAG4iaEK9PZwPfGjE7rMhdrVrj8S15P1EepL9c0KP
ZyX4uvJlJZAKCJYNgnWL+AqmuFfDX/TeQxk28nqepzApv/JexMsgC7CqYumw9CkS+dX9cxI9Di+U
PcbNcH6nGHG+VmY5znmTS9Uy7+v0X0RrFAUtw/zVK1gOJI6xnYynkRTjiuZgPoOOywnSjx6WdqGP
38jbdKaU26W3cX0w6DLhf7BObz25j+k9nS0WJgSJrH3ogTj4oQGeWK8Flu0PYNYEr00FYUhCfJNt
sodWuxt6sqUBVYytsnUnyTYeSSicDi/FIyzGhaEOH5DgztzSbj1Gfvdav69vB/OEecuveEECBF+r
zd0n6b4v2Cx4id+BWJ8CbbSC3/q0cPO1NeISjUbOmcOIUhViu0HeqjmhrjHEZghIkPOFoaxrQCID
MSxxYUuaDkRAzaplTWsLl/ZxCIIb0iIC7zjdV4v/JC9ZQCeP5ijFY3K1O6rnUjCcWn3Ow0P7/QRB
Ao0hff2hgpkyhDIquBeQv5OPENTi/z+w2Zm4KXhzmK0F0W2h+7agLRqXNhtfFA9oQl+ovTXeiXUR
tHJIktvwNJp/Hm04GXtvw6b6wtAqgrWSRJMk+dn8Qulg9TRyVVsf3xQ4hwx9OapqOnbeBIDp80/J
76BYydvr4YQKFiaHGUMuu9Z9EHaDEYfRX5jypKkRRbmNWWrlgN6XibH/S3hgfsiCTbt3Mr4XrXaP
vd68HiMXYjANmrbgwjs/aCUUsmiWa6lSYeWckGy7RYItem4rn7lHDywfp5GCI21D0aawoWWlzQqD
s25AnJYQTnfYkreE35NDpyHoUvBZbVYKlseWe6LVNQj8l/etf4swb9ju8Cfcjk3uANDXUAymotrP
1nF8Zrh1LMq2xofqZgKLe/Et1GEgutVK+0w1i0maBJgEffq5vzE42fD5aNYfEs2JVG1U2/lCaYeo
UN1WKUIeyoV3n6HDgfYDXS3u/zBYKi3p3PTuLTdKhZBoUbrQWURNlDiYuHmgaoqxoP6/LygA4lWL
MEdgWQIc++vWbNGvq0acp7VE74RYcpGbUcbe2PqlhEGmyTAe2XYScEU+FGS61HRFm0LoRp19lOJc
vg098zMUuaPhUEBR3UnQCI5LeWRQIWiVKC17v38EPielP1wkNSNuTCJymtVng/CJ67xB1Wisu7Iq
YZeCybsGbrSmXKwzm8gEc66QQnLI6I00toHVzTNM/EG3Oiv/iI0xLCUUFuYzpgZfPvizUA42N4Ud
NKwjGD6E2v3V0UDPoGrbI37gtNXkP90VRoOIaSLNPbZyhqbCZRwfb+1XpI/IKBZe2vY4V0ThFJTd
R1DwdWobA5H0eCNtPXV9GYjkFsqDlJta2Jzbtdu13I+eUN2gQVOBoPEPSUklUa/UdZaUlP0akdSQ
pQnUwgOKi6+4sl5hwZwawsgAcuEsy5gwcWhyzSBWFTQYnNiBuhJ7gy2LrOsLR7fYW3UkStmz1+Wx
Xr69WR1ssGHz5QNz2xTrYbMPmGMawoncYXEX591VFNx7fbIDypSvgoY8HV1+JAvp5sxpbBZEItO5
TNJBhcilrsCFo+nWQ2+pZ4Oo6v0fng5PwUWiXoDux4MU5TTXGTs99SEzfYY6eKG/gVMyr9GPQmFW
63qYSZoqGmEqnMxuusQvk8nIr86DIh2SeDOdU+Y52mkZyyyA2mASsNmX+sKVVSul46f+CPYmlKZa
y40zVd+TDfsi/ge1EuJ4POM+7YqHp8/W6xvyYXK32elnGwiychj71xHhMd6A+9iDNbH8DWVO0m/v
iu+lpPHd3mwEkv49xD1Zn8QaAH+1v+3j06ElQ3EJDgcKeHyBdHoceGDHJXDItv1NzWO2bcTrLkcx
vNNCsRNLBpd15BA/aeZ6xJ4heYJYwlnLzwklce1wADMuEegbLZ4oTuXhHj1rmbQEbj9xmbvDEAl6
GocLD+QiSsSzWqUr+KaxidbphMms8MULOFPtM6QlDfOnUgwhc65XL2DhLCH54E1jUOzFCOqe6ctb
+FlcUsyZ4NRt/guTMmJ0wvxr1Nfmy5edz9j4ZMBtY4xg0oSPbCMid39N1v3LVMgaBh8PVAcfq47v
BTQOfQQndndohZDs0IGtQ3w4aHU3EOIirROjY/YaxlqWAO1+b01oyFbshISoghvgLgETLmwTKXgB
bGFii1lsmAWLarC8m1fwBP+C/jLhVAZJBZCjAMxS8GbGLeyPokosiOQn700GVsMyML2PQL3hS5V4
w2oTgPapsFuiD78Z83+x/Z+P0VQHakrD6wN5Y3xCYThZnMw3iuyl6vveM8evYNZsVCy5eE7ay6aV
BKZ1sIlX2ldiTFGVtdnuYvnjffjhRRQbXfVPhq5tw/grSzLmf2v8RqHPuuEOUf5KpFXZiVMbmWmQ
uxAswEXg5SC1depMMKOeKzUy7CasPLQD4Iqx8kqYqc6k6akO4DaKggq2tpkf8w8HEL3XCDmfYldK
0WYrl4u6A4ivoHovJK37XaCX0w7jL2rTsJk1aLqEN4XzQ5eEquYKv44x2VUjSp3ZkuWVRYv34J14
Ak9rmkM2xHVf7IL/cTKbC90tOBif52jBPK3Zl5K/w2b7nZeP+cc52zlbMiBmToEtL97y7KM9zgpB
y4Z/wphv4x2wg7dxs1MaAOQ1tvezNBS63DNW9TkNGufgwfvzbjmKjMYF1+CrnuE+owPO+cVnr3Pt
abB3ULB46uy7wiXFTD/gAp8SrAPSFWICJkgT3c4shXF60P5CMdWtO3uXZRkrQzKRMcjiCIN3mCVo
zAu/4BrcA1NjMGghQDpJ3w/o74v/nfxRMlqEKdLSE75PFBTlzPm9y+BRRgkN+jOpQQwa1yh2Ds39
pr/dKRoCUmP76w9bGbYamY/TfAQYdsIC6rK/obBZ+cyeo6hA8PhE/4iQ1CoVheduEDL9v155JrUQ
cYBsxMUS2qO1k7CXDIgHqalAiiAvV+/CapPWX6E9Ce9x4jiQY2kz3PWhyl07J2cQ/vBPHYEEhek2
jXH/Bl0duCDd7k4e9QoqZjeYJH7715Y9WCEVGQ0lvrMjB80C4J4UE057OVukg4VwsYbkaC3AxsEA
yTZ01bnbEnCPkKMGTgKYzvzYK0JUBE89GRAFe8QjspTUpz0bUd9NcSz4XvmXxgqUnaJIJAJfQpsl
uTIPbHNvv4tvHYsmnISl3qO9Pa++2tLHdDNTwf41NdpVcaqBqgfOIznywhRO1BoSOjQBzbi6iwkX
zjb6SMm5F81Mf7mb1lsnJaFmGz0P22q4zPXSPmBgUQVuhiNO+X7MLrzvNGWgNKnK5IH+VZGMhp+k
g3L9hc+h40lVYOHIDVPlK+39iqspHhfzoNQLhj2NU+8OynbrZZPJrKVYBnyrm/xHmJbxo69PogG2
X1euNiSbGcWxu4vHFJjpp48IdwLZiNl7ejeB9Hgtgi6tfNh9FC56pEOI9iGo+qHwVdRP44SDLOZH
A2H66Vbf/46He2txJ6LwJfDZU3iwqGOQcETW/SetezTw/qpABjmaxiDWZqm4Kl5hQ1+mlGwX6rYf
pLuDDxRmdNd9bYuDD7QA67KT1NHbd1AhKRaVQlkqQ5K1sMN/+/LAcMRWf1ing3pTCBFTO/EE/gzL
35p35qeErAF9vnBdL5bsbXU6Jvzu899K855NKRzk0KaJiY4F5TNWgkGL/MPS9lspDAQfhBnt5lBA
juftqH0DsfY2Cs7p6f5x6Wu0Zjd3YMu44LAekxt/y9q+ti8tyyQBRJyZN1WobHZFkEZSRjQ1FxlE
g/Jpp6GVjMFnTcFAblmfK2j6t9IlpVexDuTCrXA8oYFDAb4WuCs8E72M2hmX+i/AbbgjdWGjy7Ib
HqEGPyEDcX06UpBEOaLkPzkvQhARYxpKzPgYuc0LLPactEZoKdX0MCsGT/VihVxUJAjfCAuJYqUP
An0PeqQmAnMDEBDbDmpe5odaSWMDaoF0hFBCPjcaSPBu1TZGKvpe392T+dU97VjLXPOXGG7o3hmL
Abg0gi7vvYeZRqXqytZ3nOyAywEXJAQfsNS5JNJHG6MIUJeAn2XfWoQ7OouZYHe1HiJUvIWN8pou
LyA8PXn1/5PmHUqPgAm/tSjCKUzjzT5eoOCYCADdifYrlpCEqPm1fo1pqPnP4HVGqM1hJAxyQ9aI
sF9oZu51tF8H0mVmExkxjjIzLePUj9Xwa+UK83OHDypVtigIYlgiRqBfop/9F8oJkm5RnrRhLRa/
nKmlON3qAtJ6KPUVHtvminuzIk07iDmX4j31r6bOb53tm6NuhOrSwPpLSg0layR0O2gjivqPYUUr
/e7wDREkG0epexhK8r9iF4RJU4LlH/GozKLk05H5vNtJKCn2OXRPD8EArxhYpccJtLlMIHJxHBn/
9crU8mt6y4Jifs8ZWeKG4DHrdUkgh7lu/oeW3YVshqTxnboVG4zUWuRHRZSpkk4JM4jcXJYTI7u4
XAwpDu4fIIOzd5id71w3ZtahQ6NlYISlrZ3KpLjFKlzrj8iiPyG6cdd6F7esVFWvolXBmRBkxdNn
2UtltmRkmJR4hvbIbxmfzhNtP4Nfc655NeU7F/7KX9MgrnjvlXc+kJBXX4ZBu87mcH1QW9MH/EDy
LAEAVfQosD4OxL/v9E8izqfnBMZUaXHbErhBvv60FjkfKZ7VbJbG0K/Wfr5U61VoYCW5XypFRNjf
BwM91MzMxpnrBPp3dpGr0p3BOGmztyqUVx+1A1FiR7w1moOBuHXwEPANZFNhmoiKYi0LkzNZap1a
aG48ED51MO5DCvj5+4Qh9YCkiP33HQ1Afufx0xTQjImiKoz6+SdczapRv5K8+wur7DG2SfC0J9dI
NL/iuTmt/Av2dla1BFSxx3PZ66P/iW0GbrdJE6gbsvCEOIBQTzDLj3zCgPSeG92tfYCayKg9zIZl
VxBnU/zNovC2UH7UK2Y7zo4nN9SGgxolhqFTb4R4a9syx9SIdQmWw1z18Sc1SbLmWb4mXufi6cb4
LbI3CZU58JC2ck3lePoxtzrcokNwSqg8lTCQByztylViKaSMXmsZjeYdyhcKGTxXWbqtQbiEWYQ2
PSkzOaoxHs5vJ4FCLZD3dsdKUocZF+wfIp1xfZtb2U1/bDuXr6ksQS23Ic0XvLSpb9F++4F9EASk
5FY4UW1EphG4zBc2pBfKCUNajcrYww7F39GG/Ykb3gU84q1hL8Muzi04F0SSK+2ABJLMeXm2Rftq
QRbgasYziuae9JN3L6NgVbrbDO9NZzCbsAM1HcraOAL8YCR0TizGB6RGiI1mHflu498MdJZTp6Wc
cbfFpwgOsw5CKIfocOiyGJkLzC5YLx5oNT5o1aRMWxPBK0dsVdiJGBuqup5Fd7j1z67PenwJcrVE
UWHGZC4st8V4P06+wJPxBxiJGS1FM7mLAIVNdTM8fEDrslZNmTVblghXt0FA3oVgSVg+vCf8Ruxb
dW4V7h/Q3oIiCOj4I6CvXDPM/hGadGiFiTYclK1mzXKyA6111Tf+IulacttmFzdKb6+HccW6dSZl
qJzsMWvK6DPfIDaELWXMszOkFa4ZXYhr1pgLfrQWzUm7xCMuJLKGckNEuXZIjjDdwr/j+9udDCrI
fxHGJzY4V7AQSch5UoJC89ggomqqo1RyvCOTUbsb3RMwTWjRIAYY0agnZNNaOHn1hhESiRsGzr2H
CttKoOWkrXYvB8v6ip1uoxHWuhiAFfQnJQrmhX48qqBr7Ny70awnRuqJ++6jIf9bupvYgZpkNQRW
y1xjv3V+tZlKHrLclLIc77+UgvAtWMfAqgTQHH6pdrwIiNL1DNh971xFNj6rXUOTLiltzPFuyvUu
jvmL+y6DJbyGpb6gWFrTZid3kIg+kvoGlWx+kLwug5Ru+pAcuL1UWwW+t/SuOhxImy8TwNdXgXIt
lkn1QFTkWs5kyEET/pnn7K5GD/8f55p6q2tRx/OxNyo5GOnUHyJXJ1AWRkfR+dvot6X1qMMzZpE/
H8rATt20lndarbADfiGxyAtVegoSVsL0+IzQXRx1LV2qxFR0MdBPo9vHckmsnFzsZxJeNfo0nF2i
9Ylbv89r/FJhUA9tJXb5uOiS0+cy0HiEcGcKP7p0G9y+hytGHp4i0EHkFyqJ1OOXzv2JPNV3QN1v
k3QTd2VesfPzc9GyQCtdadpUJ8qxvfhP1FOfvdYJ4LY5r+EQ5vgWhshu8TL6xK9qKu7IhQ6rsBrb
BTtPaWUuACaYnC5a5m1ymMxrn7TvWKF3FHTE7wtffQ+zD/8SapfF4FuYrh0TKU8LLIQh1sI5CALJ
5BxE7o9Tn+E8Yj0F72x3PMliQK5rlSRUTImTRZrn1hMvxSPqQQx9jddwf0gWgpgIHvl3wiCEfPXy
Lonl8B7+1ikDNhTkGDAGeTtj8Mn5iX1KovxbBeKji7GM+WpzMeU2ytpJP2YYy7YfmW2W/FXbp0Ac
sSMA3klzrYaJCZXKsaEc++T8PAjWXu2FQEmQT0nkZF0osuPrGIdWPQC9BeFwkQEdebaaKPFLHuCn
hm6MyMbKC2Q5TB+GMOjcP6yjUOnBc5G9GyCAfGJk1j4iLhzpH5ODCoKzjramx7Kgua9+g4FRZZxB
MPGgpTj3T3YgXmPKy4/U48vMlTgUqRW19ZpkmSE60RL8V7uYYdp7frWIrQDBz+IxrRJ7sEsoQBj1
SyUdY/Pbkk0NMIU+POTsdqq+JcMB8eBjFnHE90osRpw6GHzDsvOuqmT2q0Wc2tvWrR1wM8whlB2z
n6ixu6fPPQWmoQ7QQY+Zw3yhCOh1rRC+NDWtEt3eiCxodLTC8Hrti1yvnb72uSagiKM4sgm1IIqc
4LWe5zEVKzlW7jSRzvJtYPbTWHtMO4Dk5m8KXFd0TKAqhPjByzilCtqsOZBYMjBAxE6nmgwh7a0r
53r2CptzRmobqm0QIReH94WNGYUG7htDQBZ4UhBuCsTf71iNPh2SuHZbgY2LPoxLkB57B3pENu5r
2v4J3r5LYxXBZwfsyABEXrAxmjCCdHDToJue/WdrGTEuMjvW1LMOgEIKH6+cORnJlkB+NhvRMK9N
u109QT6KLfTRB1llzeranIh6elLunrxrThu49dSGobIO5qPHbmdYTtp1EtXY2UIcJFA4n9vHF/8I
mVsGxYHMagFRmsOkb8jfxcu3NU/BnulE74X0A27Z07c2b7WTFZGyd7eZ4b4YDDU/q6tGfpob8nWe
1dU0d5pqa0Q4YuDR5keRic+Sdv1LBYZB3IKHeVDfeV7nEQoSZRcoEN8oJ4fsdw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inst/p_2_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \inst/update_i\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_reg_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_5 : STD_LOGIC;
  signal registers_0_n_6 : STD_LOGIC;
  signal rtc_0_n_12 : STD_LOGIC;
  signal rtc_0_n_13 : STD_LOGIC;
  signal rtc_0_n_14 : STD_LOGIC;
  signal rtc_0_n_15 : STD_LOGIC;
  signal rtc_0_n_16 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_41 : STD_LOGIC;
  signal rtc_0_n_42 : STD_LOGIC;
  signal rtc_0_update_t : STD_LOGIC;
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(4) => axi_controller_0_interface_aximm_AWADDR(8),
      Q(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      Q(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => fifo_generator_1_underflow,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => registers_0_n_6,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(5 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 8),
      \last_rd_reg_reg[0]\ => registers_0_n_5,
      \last_rd_reg_reg[5]\(2 downto 0) => last_rd_reg(5 downto 3),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_reg => rtc_0_n_12,
      update_i => \inst/update_i\,
      \wr_data_reg[13]\(5) => rtc_0_n_13,
      \wr_data_reg[13]\(4) => rtc_0_n_14,
      \wr_data_reg[13]\(3) => rtc_0_n_15,
      \wr_data_reg[13]\(2) => rtc_0_n_16,
      \wr_data_reg[13]\(1) => rtc_0_n_17,
      \wr_data_reg[13]\(0) => rtc_0_n_18,
      \wr_data_reg[7]\ => rtc_0_n_42,
      \wr_data_reg[7]_0\(7 downto 0) => data_o(7 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]\(7 downto 0) => data_o(7 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]\ => rtc_0_n_42,
      \rd_data_o_reg[0]\ => registers_0_n_5,
      \rd_data_o_reg[0]_0\(2 downto 0) => last_rd_reg(5 downto 3),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtc_0_n_12,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => registers_0_n_6,
      underflow => fifo_generator_1_underflow,
      update_i => \inst/update_i\,
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[5]\(5) => rtc_0_n_13,
      \wr_reg_o_reg[5]\(4) => rtc_0_n_14,
      \wr_reg_o_reg[5]\(3) => rtc_0_n_15,
      \wr_reg_o_reg[5]\(2) => rtc_0_n_16,
      \wr_reg_o_reg[5]\(1) => rtc_0_n_17,
      \wr_reg_o_reg[5]\(0) => rtc_0_n_18
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
begin
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => scl_i,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
