

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316'
================================================================
* Date:           Mon Jan 26 23:24:37 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    240|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    176|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     103|    488|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_24s_24s_48_1_1_U2955     |mul_24s_24s_48_1_1     |        0|   2|  0|   39|    0|
    |sparsemux_59_6_24_1_1_U2956  |sparsemux_59_6_24_1_1  |        0|   0|  0|  137|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                        |                       |        0|   2|  0|  176|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_2_fu_490_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln109_fu_474_p2        |         +|   0|  0|  19|          12|           1|
    |add_ln110_fu_675_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln112_fu_743_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln112_12_fu_763_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_13_fu_825_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_14_fu_839_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_15_fu_863_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_16_fu_869_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_17_fu_887_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_468_p2       |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln112_6_fu_785_p2     |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln112_7_fu_799_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_8_fu_805_p2     |      icmp|   0|  0|  15|           8|           1|
    |or_ln112_4_fu_851_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_5_fu_901_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_875_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_516_p3     |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_504_p3     |    select|   0|  0|   6|           1|           2|
    |select_ln112_10_fu_893_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_11_fu_907_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln112_8_fu_811_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln112_9_fu_831_p3   |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_10_fu_757_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_11_fu_819_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_12_fu_845_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_13_fu_857_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_14_fu_881_p2     |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 240|         108|         129|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten125_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_238                                 |   9|          2|    9|         18|
    |indvar_flatten125_fu_242                 |   9|          2|   12|         24|
    |j_fu_234                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   58|        116|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_238                          |   9|   0|    9|          0|
    |indvar_flatten125_fu_242          |  12|   0|   12|          0|
    |j_fu_234                          |   7|   0|    7|          0|
    |select_ln112_11_reg_955           |  24|   0|   24|          0|
    |tmp_29_reg_950                    |  24|   0|   24|          0|
    |zext_ln112_reg_940                |  11|   0|   64|         53|
    |zext_ln112_reg_940_pp0_iter1_reg  |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 103|   0|  209|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316|  return value|
|C_2_address0                                                  |  out|   11|   ap_memory|                                                        C_2|         array|
|C_2_ce0                                                       |  out|    1|   ap_memory|                                                        C_2|         array|
|C_2_we0                                                       |  out|    1|   ap_memory|                                                        C_2|         array|
|C_2_d0                                                        |  out|   24|   ap_memory|                                                        C_2|         array|
|scale_2_reload                                                |   in|   24|     ap_none|                                             scale_2_reload|        scalar|
|scale_4_reload                                                |   in|   24|     ap_none|                                             scale_4_reload|        scalar|
|scale_6_reload                                                |   in|   24|     ap_none|                                             scale_6_reload|        scalar|
|scale_8_reload                                                |   in|   24|     ap_none|                                             scale_8_reload|        scalar|
|scale_10_reload                                               |   in|   24|     ap_none|                                            scale_10_reload|        scalar|
|scale_12_reload                                               |   in|   24|     ap_none|                                            scale_12_reload|        scalar|
|scale_14_reload                                               |   in|   24|     ap_none|                                            scale_14_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                            scale_16_reload|        scalar|
|scale_18_reload                                               |   in|   24|     ap_none|                                            scale_18_reload|        scalar|
|scale_20_reload                                               |   in|   24|     ap_none|                                            scale_20_reload|        scalar|
|scale_22_reload                                               |   in|   24|     ap_none|                                            scale_22_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                            scale_24_reload|        scalar|
|scale_26_reload                                               |   in|   24|     ap_none|                                            scale_26_reload|        scalar|
|scale_28_reload                                               |   in|   24|     ap_none|                                            scale_28_reload|        scalar|
|scale_30_reload                                               |   in|   24|     ap_none|                                            scale_30_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                            scale_32_reload|        scalar|
|scale_34_reload                                               |   in|   24|     ap_none|                                            scale_34_reload|        scalar|
|scale_36_reload                                               |   in|   24|     ap_none|                                            scale_36_reload|        scalar|
|scale_38_reload                                               |   in|   24|     ap_none|                                            scale_38_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                            scale_40_reload|        scalar|
|scale_42_reload                                               |   in|   24|     ap_none|                                            scale_42_reload|        scalar|
|scale_44_reload                                               |   in|   24|     ap_none|                                            scale_44_reload|        scalar|
|scale_46_reload                                               |   in|   24|     ap_none|                                            scale_46_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                            scale_48_reload|        scalar|
|scale_50_reload                                               |   in|   24|     ap_none|                                            scale_50_reload|        scalar|
|scale_52_reload                                               |   in|   24|     ap_none|                                            scale_52_reload|        scalar|
|scale_54_reload                                               |   in|   24|     ap_none|                                            scale_54_reload|        scalar|
|scale_56_reload                                               |   in|   24|     ap_none|                                            scale_56_reload|        scalar|
|scale_58_reload                                               |   in|   24|     ap_none|                                            scale_58_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0  |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0       |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0        |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten125 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload"   --->   Operation 18 'read' 'scale_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 19 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload"   --->   Operation 20 'read' 'scale_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 21 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload"   --->   Operation 22 'read' 'scale_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 23 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 24 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 25 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 26 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 27 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 28 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 29 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 30 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 31 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 32 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 33 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 34 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 35 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 36 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 37 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 38 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 39 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 40 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 41 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 42 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 43 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 44 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 45 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 46 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten125"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 48 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 2, i7 %j" [top.cpp:110]   --->   Operation 49 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119.2"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten125_load = load i12 %indvar_flatten125" [top.cpp:109]   --->   Operation 51 'load' 'indvar_flatten125_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten125_load, i12 2048" [top.cpp:109]   --->   Operation 52 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.96ns)   --->   "%add_ln109 = add i12 %indvar_flatten125_load, i12 1" [top.cpp:109]   --->   Operation 53 'add' 'add_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135.2, void %for.body119.3.preheader.exitStub" [top.cpp:109]   --->   Operation 54 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 55 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 56 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 57 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.92ns)   --->   "%add_ln109_2 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 58 'add' 'add_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 59 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 2, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 60 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 61 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109_2, i9 %i_load" [top.cpp:109]   --->   Operation 62 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 63 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln110_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln110, i32 3, i32 5" [top.cpp:110]   --->   Operation 64 'partselect' 'lshr_ln110_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln110, i3 %lshr_ln110_2" [top.cpp:112]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i11 %tmp_s" [top.cpp:112]   --->   Operation 66 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 67 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:112]   --->   Operation 68 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 69 [1/1] (0.92ns)   --->   "%tmp_29 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.29i24.i24.i6, i6 2, i24 %scale_2_reload_read, i6 4, i24 %scale_4_reload_read, i6 6, i24 %scale_6_reload_read, i6 8, i24 %scale_8_reload_read, i6 10, i24 %scale_10_reload_read, i6 12, i24 %scale_12_reload_read, i6 14, i24 %scale_14_reload_read, i6 16, i24 %scale_16_reload_read, i6 18, i24 %scale_18_reload_read, i6 20, i24 %scale_20_reload_read, i6 22, i24 %scale_22_reload_read, i6 24, i24 %scale_24_reload_read, i6 26, i24 %scale_26_reload_read, i6 28, i24 %scale_28_reload_read, i6 30, i24 %scale_30_reload_read, i6 32, i24 %scale_32_reload_read, i6 34, i24 %scale_34_reload_read, i6 36, i24 %scale_36_reload_read, i6 38, i24 %scale_38_reload_read, i6 40, i24 %scale_40_reload_read, i6 42, i24 %scale_42_reload_read, i6 44, i24 %scale_44_reload_read, i6 46, i24 %scale_46_reload_read, i6 48, i24 %scale_48_reload_read, i6 50, i24 %scale_50_reload_read, i6 52, i24 %scale_52_reload_read, i6 54, i24 %scale_54_reload_read, i6 56, i24 %scale_56_reload_read, i6 58, i24 %scale_58_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 69 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 8" [top.cpp:110]   --->   Operation 70 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln109 = store i12 %add_ln109, i12 %indvar_flatten125" [top.cpp:109]   --->   Operation 71 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 72 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 72 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 73 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 74 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:112]   --->   Operation 74 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln112_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:112]   --->   Operation 75 'sext' 'sext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln112_5 = sext i24 %tmp_29" [top.cpp:112]   --->   Operation 76 'sext' 'sext_ln112_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_5, i48 %sext_ln112_4" [top.cpp:112]   --->   Operation 77 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 78 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 79 'partselect' 'trunc_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 80 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_12)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 81 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i1 %tmp_63" [top.cpp:112]   --->   Operation 82 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln112_2, i24 %zext_ln112_2" [top.cpp:112]   --->   Operation 83 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 84 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_12)   --->   "%xor_ln112_10 = xor i1 %tmp_65, i1 1" [top.cpp:112]   --->   Operation 85 'xor' 'xor_ln112_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_12 = and i1 %tmp_64, i1 %xor_ln112_10" [top.cpp:112]   --->   Operation 86 'and' 'and_ln112_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_16)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 87 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 88 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.89ns)   --->   "%icmp_ln112_6 = icmp_eq  i7 %tmp_30, i7 127" [top.cpp:112]   --->   Operation 89 'icmp' 'icmp_ln112_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 90 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.90ns)   --->   "%icmp_ln112_7 = icmp_eq  i8 %tmp_31, i8 255" [top.cpp:112]   --->   Operation 91 'icmp' 'icmp_ln112_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.90ns)   --->   "%icmp_ln112_8 = icmp_eq  i8 %tmp_31, i8 0" [top.cpp:112]   --->   Operation 92 'icmp' 'icmp_ln112_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_15)   --->   "%select_ln112_8 = select i1 %and_ln112_12, i1 %icmp_ln112_7, i1 %icmp_ln112_8" [top.cpp:112]   --->   Operation 93 'select' 'select_ln112_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_16)   --->   "%xor_ln112_11 = xor i1 %tmp_66, i1 1" [top.cpp:112]   --->   Operation 94 'xor' 'xor_ln112_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_16)   --->   "%and_ln112_13 = and i1 %icmp_ln112_6, i1 %xor_ln112_11" [top.cpp:112]   --->   Operation 95 'and' 'and_ln112_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_16)   --->   "%select_ln112_9 = select i1 %and_ln112_12, i1 %and_ln112_13, i1 %icmp_ln112_7" [top.cpp:112]   --->   Operation 96 'select' 'select_ln112_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_5)   --->   "%and_ln112_14 = and i1 %and_ln112_12, i1 %icmp_ln112_7" [top.cpp:112]   --->   Operation 97 'and' 'and_ln112_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_15)   --->   "%xor_ln112_12 = xor i1 %select_ln112_8, i1 1" [top.cpp:112]   --->   Operation 98 'xor' 'xor_ln112_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_15)   --->   "%or_ln112_4 = or i1 %tmp_65, i1 %xor_ln112_12" [top.cpp:112]   --->   Operation 99 'or' 'or_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_15)   --->   "%xor_ln112_13 = xor i1 %tmp_62, i1 1" [top.cpp:112]   --->   Operation 100 'xor' 'xor_ln112_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_15 = and i1 %or_ln112_4, i1 %xor_ln112_13" [top.cpp:112]   --->   Operation 101 'and' 'and_ln112_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_16 = and i1 %tmp_65, i1 %select_ln112_9" [top.cpp:112]   --->   Operation 102 'and' 'and_ln112_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_5)   --->   "%or_ln112 = or i1 %and_ln112_14, i1 %and_ln112_16" [top.cpp:112]   --->   Operation 103 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_5)   --->   "%xor_ln112_14 = xor i1 %or_ln112, i1 1" [top.cpp:112]   --->   Operation 104 'xor' 'xor_ln112_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_5)   --->   "%and_ln112_17 = and i1 %tmp_62, i1 %xor_ln112_14" [top.cpp:112]   --->   Operation 105 'and' 'and_ln112_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_11)   --->   "%select_ln112_10 = select i1 %and_ln112_15, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 106 'select' 'select_ln112_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_5 = or i1 %and_ln112_15, i1 %and_ln112_17" [top.cpp:112]   --->   Operation 107 'or' 'or_ln112_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_11 = select i1 %or_ln112_5, i24 %select_ln112_10, i24 %add_ln112" [top.cpp:112]   --->   Operation 108 'select' 'select_ln112_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:111]   --->   Operation 111 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 112 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_11, i11 %C_2_addr" [top.cpp:112]   --->   Operation 113 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119.2" [top.cpp:110]   --->   Operation 114 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ scale_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_18_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_22_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_26_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_28_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_34_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_36_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_38_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_42_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_44_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_46_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_50_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_52_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_54_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_56_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_58_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten125                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_58_reload_read                                     (read             ) [ 0000]
scale_56_reload_read                                     (read             ) [ 0000]
scale_54_reload_read                                     (read             ) [ 0000]
scale_52_reload_read                                     (read             ) [ 0000]
scale_50_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_46_reload_read                                     (read             ) [ 0000]
scale_44_reload_read                                     (read             ) [ 0000]
scale_42_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_38_reload_read                                     (read             ) [ 0000]
scale_36_reload_read                                     (read             ) [ 0000]
scale_34_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_30_reload_read                                     (read             ) [ 0000]
scale_28_reload_read                                     (read             ) [ 0000]
scale_26_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_22_reload_read                                     (read             ) [ 0000]
scale_20_reload_read                                     (read             ) [ 0000]
scale_18_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_14_reload_read                                     (read             ) [ 0000]
scale_12_reload_read                                     (read             ) [ 0000]
scale_10_reload_read                                     (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
scale_6_reload_read                                      (read             ) [ 0000]
scale_4_reload_read                                      (read             ) [ 0000]
scale_2_reload_read                                      (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten125_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109                                                (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109_2                                              (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln110_2                                             (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112                                               (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr (getelementptr    ) [ 0110]
tmp_29                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load (load             ) [ 0000]
sext_ln112_4                                             (sext             ) [ 0000]
sext_ln112_5                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_62                                                   (bitselect        ) [ 0000]
trunc_ln112_2                                            (partselect       ) [ 0000]
tmp_63                                                   (bitselect        ) [ 0000]
tmp_64                                                   (bitselect        ) [ 0000]
zext_ln112_2                                             (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_65                                                   (bitselect        ) [ 0000]
xor_ln112_10                                             (xor              ) [ 0000]
and_ln112_12                                             (and              ) [ 0000]
tmp_66                                                   (bitselect        ) [ 0000]
tmp_30                                                   (partselect       ) [ 0000]
icmp_ln112_6                                             (icmp             ) [ 0000]
tmp_31                                                   (partselect       ) [ 0000]
icmp_ln112_7                                             (icmp             ) [ 0000]
icmp_ln112_8                                             (icmp             ) [ 0000]
select_ln112_8                                           (select           ) [ 0000]
xor_ln112_11                                             (xor              ) [ 0000]
and_ln112_13                                             (and              ) [ 0000]
select_ln112_9                                           (select           ) [ 0000]
and_ln112_14                                             (and              ) [ 0000]
xor_ln112_12                                             (xor              ) [ 0000]
or_ln112_4                                               (or               ) [ 0000]
xor_ln112_13                                             (xor              ) [ 0000]
and_ln112_15                                             (and              ) [ 0000]
and_ln112_16                                             (and              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_14                                             (xor              ) [ 0000]
and_ln112_17                                             (and              ) [ 0000]
select_ln112_10                                          (select           ) [ 0000]
or_ln112_5                                               (or               ) [ 0000]
select_ln112_11                                          (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_2_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale_2_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_2_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scale_4_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_4_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="scale_6_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_6_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="scale_8_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="scale_10_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_10_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="scale_12_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_12_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="scale_14_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_14_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="scale_16_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_18_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_18_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_20_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_20_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_22_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_22_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_24_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale_26_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_26_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale_28_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_28_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale_30_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_30_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="scale_32_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="scale_34_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_34_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="scale_36_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_36_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="scale_38_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_38_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="scale_40_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="scale_42_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_42_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="scale_44_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_44_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="scale_46_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_46_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="scale_48_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="scale_50_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_50_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="scale_52_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_52_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="scale_54_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_54_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="scale_56_reload">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_56_reload"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="scale_58_reload">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_58_reload"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.29i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="j_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten125_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten125/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="scale_58_reload_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_58_reload_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="scale_56_reload_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="24" slack="0"/>
<pin id="255" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_56_reload_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="scale_54_reload_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_54_reload_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="scale_52_reload_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_52_reload_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="scale_50_reload_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_50_reload_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="scale_48_reload_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="scale_46_reload_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_46_reload_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="scale_44_reload_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="0"/>
<pin id="291" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_44_reload_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="scale_42_reload_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="24" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="0"/>
<pin id="297" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_42_reload_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="scale_40_reload_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="0"/>
<pin id="303" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="scale_38_reload_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_38_reload_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="scale_36_reload_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="24" slack="0"/>
<pin id="315" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_36_reload_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="scale_34_reload_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="0" index="1" bw="24" slack="0"/>
<pin id="321" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_34_reload_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="scale_32_reload_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="scale_30_reload_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="0" index="1" bw="24" slack="0"/>
<pin id="333" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_30_reload_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="scale_28_reload_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="0"/>
<pin id="339" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_28_reload_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="scale_26_reload_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_26_reload_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="scale_24_reload_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="scale_22_reload_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="24" slack="0"/>
<pin id="357" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_22_reload_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="scale_20_reload_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_20_reload_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="scale_18_reload_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="0"/>
<pin id="369" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_18_reload_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="scale_16_reload_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="24" slack="0"/>
<pin id="374" dir="0" index="1" bw="24" slack="0"/>
<pin id="375" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="scale_14_reload_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_14_reload_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="scale_12_reload_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="24" slack="0"/>
<pin id="387" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_12_reload_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="scale_10_reload_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_10_reload_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="scale_8_reload_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="24" slack="0"/>
<pin id="399" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="scale_6_reload_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_6_reload_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="scale_4_reload_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="0"/>
<pin id="410" dir="0" index="1" bw="24" slack="0"/>
<pin id="411" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_4_reload_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="scale_2_reload_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="0" index="1" bw="24" slack="0"/>
<pin id="417" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_2_reload_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="24" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="C_2_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="11" slack="2"/>
<pin id="437" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln112_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="0" index="1" bw="24" slack="1"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mul_ln112_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="0"/>
<pin id="448" dir="0" index="1" bw="24" slack="0"/>
<pin id="449" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln0_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="12" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln109_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln110_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="indvar_flatten125_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="0"/>
<pin id="467" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten125_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln109_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln109_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="j_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="i_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln109_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln109_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln110_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln109_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln109_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="9" slack="0"/>
<pin id="519" dir="0" index="2" bw="9" slack="0"/>
<pin id="520" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln110_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="lshr_ln110_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="0" index="3" bw="4" slack="0"/>
<pin id="533" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln110_2/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln112_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_29_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="0" index="2" bw="24" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="0" index="4" bw="24" slack="0"/>
<pin id="557" dir="0" index="5" bw="6" slack="0"/>
<pin id="558" dir="0" index="6" bw="24" slack="0"/>
<pin id="559" dir="0" index="7" bw="6" slack="0"/>
<pin id="560" dir="0" index="8" bw="24" slack="0"/>
<pin id="561" dir="0" index="9" bw="6" slack="0"/>
<pin id="562" dir="0" index="10" bw="24" slack="0"/>
<pin id="563" dir="0" index="11" bw="6" slack="0"/>
<pin id="564" dir="0" index="12" bw="24" slack="0"/>
<pin id="565" dir="0" index="13" bw="6" slack="0"/>
<pin id="566" dir="0" index="14" bw="24" slack="0"/>
<pin id="567" dir="0" index="15" bw="6" slack="0"/>
<pin id="568" dir="0" index="16" bw="24" slack="0"/>
<pin id="569" dir="0" index="17" bw="6" slack="0"/>
<pin id="570" dir="0" index="18" bw="24" slack="0"/>
<pin id="571" dir="0" index="19" bw="6" slack="0"/>
<pin id="572" dir="0" index="20" bw="24" slack="0"/>
<pin id="573" dir="0" index="21" bw="6" slack="0"/>
<pin id="574" dir="0" index="22" bw="24" slack="0"/>
<pin id="575" dir="0" index="23" bw="6" slack="0"/>
<pin id="576" dir="0" index="24" bw="24" slack="0"/>
<pin id="577" dir="0" index="25" bw="6" slack="0"/>
<pin id="578" dir="0" index="26" bw="24" slack="0"/>
<pin id="579" dir="0" index="27" bw="6" slack="0"/>
<pin id="580" dir="0" index="28" bw="24" slack="0"/>
<pin id="581" dir="0" index="29" bw="6" slack="0"/>
<pin id="582" dir="0" index="30" bw="24" slack="0"/>
<pin id="583" dir="0" index="31" bw="6" slack="0"/>
<pin id="584" dir="0" index="32" bw="24" slack="0"/>
<pin id="585" dir="0" index="33" bw="6" slack="0"/>
<pin id="586" dir="0" index="34" bw="24" slack="0"/>
<pin id="587" dir="0" index="35" bw="6" slack="0"/>
<pin id="588" dir="0" index="36" bw="24" slack="0"/>
<pin id="589" dir="0" index="37" bw="6" slack="0"/>
<pin id="590" dir="0" index="38" bw="24" slack="0"/>
<pin id="591" dir="0" index="39" bw="6" slack="0"/>
<pin id="592" dir="0" index="40" bw="24" slack="0"/>
<pin id="593" dir="0" index="41" bw="6" slack="0"/>
<pin id="594" dir="0" index="42" bw="24" slack="0"/>
<pin id="595" dir="0" index="43" bw="6" slack="0"/>
<pin id="596" dir="0" index="44" bw="24" slack="0"/>
<pin id="597" dir="0" index="45" bw="6" slack="0"/>
<pin id="598" dir="0" index="46" bw="24" slack="0"/>
<pin id="599" dir="0" index="47" bw="6" slack="0"/>
<pin id="600" dir="0" index="48" bw="24" slack="0"/>
<pin id="601" dir="0" index="49" bw="6" slack="0"/>
<pin id="602" dir="0" index="50" bw="24" slack="0"/>
<pin id="603" dir="0" index="51" bw="6" slack="0"/>
<pin id="604" dir="0" index="52" bw="24" slack="0"/>
<pin id="605" dir="0" index="53" bw="6" slack="0"/>
<pin id="606" dir="0" index="54" bw="24" slack="0"/>
<pin id="607" dir="0" index="55" bw="6" slack="0"/>
<pin id="608" dir="0" index="56" bw="24" slack="0"/>
<pin id="609" dir="0" index="57" bw="6" slack="0"/>
<pin id="610" dir="0" index="58" bw="24" slack="0"/>
<pin id="611" dir="0" index="59" bw="24" slack="0"/>
<pin id="612" dir="0" index="60" bw="6" slack="0"/>
<pin id="613" dir="1" index="61" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln110_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="5" slack="0"/>
<pin id="678" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln109_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="0"/>
<pin id="683" dir="0" index="1" bw="12" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln109_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="0"/>
<pin id="688" dir="0" index="1" bw="9" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln110_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="0" index="1" bw="7" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln112_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="24" slack="0"/>
<pin id="698" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_4/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln112_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="24" slack="1"/>
<pin id="703" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_5/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_62_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="48" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln112_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="24" slack="0"/>
<pin id="715" dir="0" index="1" bw="48" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="0" index="3" bw="7" slack="0"/>
<pin id="718" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_2/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_63_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="48" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_64_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="48" slack="0"/>
<pin id="734" dir="0" index="2" bw="7" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln112_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln112_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="24" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_65_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="24" slack="0"/>
<pin id="752" dir="0" index="2" bw="6" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="xor_ln112_10_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_10/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln112_12_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_12/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_66_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="48" slack="0"/>
<pin id="772" dir="0" index="2" bw="7" slack="0"/>
<pin id="773" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_30_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="0" index="1" bw="48" slack="0"/>
<pin id="780" dir="0" index="2" bw="7" slack="0"/>
<pin id="781" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln112_6_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="0"/>
<pin id="787" dir="0" index="1" bw="7" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_6/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_31_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="48" slack="0"/>
<pin id="794" dir="0" index="2" bw="7" slack="0"/>
<pin id="795" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln112_7_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_7/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln112_8_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_8/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln112_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_8/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="xor_ln112_11_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_11/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln112_13_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_13/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln112_9_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="1" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_9/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln112_14_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_14/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="xor_ln112_12_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_12/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="or_ln112_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_4/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln112_13_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_13/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="and_ln112_15_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_15/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln112_16_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_16/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln112_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="xor_ln112_14_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_14/2 "/>
</bind>
</comp>

<comp id="887" class="1004" name="and_ln112_17_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_17/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="select_ln112_10_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="24" slack="0"/>
<pin id="896" dir="0" index="2" bw="24" slack="0"/>
<pin id="897" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_10/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="or_ln112_5_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_5/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln112_11_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="24" slack="0"/>
<pin id="910" dir="0" index="2" bw="24" slack="0"/>
<pin id="911" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_11/2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="j_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="0"/>
<pin id="917" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="922" class="1005" name="i_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="929" class="1005" name="indvar_flatten125_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="0"/>
<pin id="931" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten125 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln109_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="940" class="1005" name="zext_ln112_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="2"/>
<pin id="942" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="945" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="11" slack="1"/>
<pin id="947" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_29_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="24" slack="1"/>
<pin id="952" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln112_11_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="24" slack="1"/>
<pin id="957" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="237"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="96" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="96" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="96" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="96" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="96" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="96" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="96" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="96" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="96" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="96" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="96" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="96" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="96" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="96" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="96" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="96" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="96" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="124" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="10" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="124" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="454"><net_src comp="98" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="100" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="102" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="465" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="106" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="110" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="480" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="112" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="486" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="496" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="490" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="483" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="116" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="504" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="118" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="120" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="122" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="524" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="528" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="614"><net_src comp="126" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="615"><net_src comp="114" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="616"><net_src comp="414" pin="2"/><net_sink comp="551" pin=2"/></net>

<net id="617"><net_src comp="128" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="618"><net_src comp="408" pin="2"/><net_sink comp="551" pin=4"/></net>

<net id="619"><net_src comp="130" pin="0"/><net_sink comp="551" pin=5"/></net>

<net id="620"><net_src comp="402" pin="2"/><net_sink comp="551" pin=6"/></net>

<net id="621"><net_src comp="132" pin="0"/><net_sink comp="551" pin=7"/></net>

<net id="622"><net_src comp="396" pin="2"/><net_sink comp="551" pin=8"/></net>

<net id="623"><net_src comp="134" pin="0"/><net_sink comp="551" pin=9"/></net>

<net id="624"><net_src comp="390" pin="2"/><net_sink comp="551" pin=10"/></net>

<net id="625"><net_src comp="136" pin="0"/><net_sink comp="551" pin=11"/></net>

<net id="626"><net_src comp="384" pin="2"/><net_sink comp="551" pin=12"/></net>

<net id="627"><net_src comp="138" pin="0"/><net_sink comp="551" pin=13"/></net>

<net id="628"><net_src comp="378" pin="2"/><net_sink comp="551" pin=14"/></net>

<net id="629"><net_src comp="140" pin="0"/><net_sink comp="551" pin=15"/></net>

<net id="630"><net_src comp="372" pin="2"/><net_sink comp="551" pin=16"/></net>

<net id="631"><net_src comp="142" pin="0"/><net_sink comp="551" pin=17"/></net>

<net id="632"><net_src comp="366" pin="2"/><net_sink comp="551" pin=18"/></net>

<net id="633"><net_src comp="144" pin="0"/><net_sink comp="551" pin=19"/></net>

<net id="634"><net_src comp="360" pin="2"/><net_sink comp="551" pin=20"/></net>

<net id="635"><net_src comp="146" pin="0"/><net_sink comp="551" pin=21"/></net>

<net id="636"><net_src comp="354" pin="2"/><net_sink comp="551" pin=22"/></net>

<net id="637"><net_src comp="148" pin="0"/><net_sink comp="551" pin=23"/></net>

<net id="638"><net_src comp="348" pin="2"/><net_sink comp="551" pin=24"/></net>

<net id="639"><net_src comp="150" pin="0"/><net_sink comp="551" pin=25"/></net>

<net id="640"><net_src comp="342" pin="2"/><net_sink comp="551" pin=26"/></net>

<net id="641"><net_src comp="152" pin="0"/><net_sink comp="551" pin=27"/></net>

<net id="642"><net_src comp="336" pin="2"/><net_sink comp="551" pin=28"/></net>

<net id="643"><net_src comp="154" pin="0"/><net_sink comp="551" pin=29"/></net>

<net id="644"><net_src comp="330" pin="2"/><net_sink comp="551" pin=30"/></net>

<net id="645"><net_src comp="156" pin="0"/><net_sink comp="551" pin=31"/></net>

<net id="646"><net_src comp="324" pin="2"/><net_sink comp="551" pin=32"/></net>

<net id="647"><net_src comp="158" pin="0"/><net_sink comp="551" pin=33"/></net>

<net id="648"><net_src comp="318" pin="2"/><net_sink comp="551" pin=34"/></net>

<net id="649"><net_src comp="160" pin="0"/><net_sink comp="551" pin=35"/></net>

<net id="650"><net_src comp="312" pin="2"/><net_sink comp="551" pin=36"/></net>

<net id="651"><net_src comp="162" pin="0"/><net_sink comp="551" pin=37"/></net>

<net id="652"><net_src comp="306" pin="2"/><net_sink comp="551" pin=38"/></net>

<net id="653"><net_src comp="164" pin="0"/><net_sink comp="551" pin=39"/></net>

<net id="654"><net_src comp="300" pin="2"/><net_sink comp="551" pin=40"/></net>

<net id="655"><net_src comp="166" pin="0"/><net_sink comp="551" pin=41"/></net>

<net id="656"><net_src comp="294" pin="2"/><net_sink comp="551" pin=42"/></net>

<net id="657"><net_src comp="168" pin="0"/><net_sink comp="551" pin=43"/></net>

<net id="658"><net_src comp="288" pin="2"/><net_sink comp="551" pin=44"/></net>

<net id="659"><net_src comp="170" pin="0"/><net_sink comp="551" pin=45"/></net>

<net id="660"><net_src comp="282" pin="2"/><net_sink comp="551" pin=46"/></net>

<net id="661"><net_src comp="172" pin="0"/><net_sink comp="551" pin=47"/></net>

<net id="662"><net_src comp="276" pin="2"/><net_sink comp="551" pin=48"/></net>

<net id="663"><net_src comp="174" pin="0"/><net_sink comp="551" pin=49"/></net>

<net id="664"><net_src comp="270" pin="2"/><net_sink comp="551" pin=50"/></net>

<net id="665"><net_src comp="176" pin="0"/><net_sink comp="551" pin=51"/></net>

<net id="666"><net_src comp="264" pin="2"/><net_sink comp="551" pin=52"/></net>

<net id="667"><net_src comp="178" pin="0"/><net_sink comp="551" pin=53"/></net>

<net id="668"><net_src comp="258" pin="2"/><net_sink comp="551" pin=54"/></net>

<net id="669"><net_src comp="180" pin="0"/><net_sink comp="551" pin=55"/></net>

<net id="670"><net_src comp="252" pin="2"/><net_sink comp="551" pin=56"/></net>

<net id="671"><net_src comp="182" pin="0"/><net_sink comp="551" pin=57"/></net>

<net id="672"><net_src comp="246" pin="2"/><net_sink comp="551" pin=58"/></net>

<net id="673"><net_src comp="184" pin="0"/><net_sink comp="551" pin=59"/></net>

<net id="674"><net_src comp="504" pin="3"/><net_sink comp="551" pin=60"/></net>

<net id="679"><net_src comp="512" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="186" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="474" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="516" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="675" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="427" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="710"><net_src comp="188" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="446" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="190" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="719"><net_src comp="192" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="446" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="194" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="196" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="728"><net_src comp="188" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="446" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="198" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="188" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="446" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="196" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="723" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="713" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="200" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="202" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="204" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="731" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="188" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="446" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="206" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="208" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="446" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="210" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="212" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="214" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="446" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="206" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="216" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="791" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="218" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="763" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="799" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="805" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="769" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="204" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="785" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="763" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="799" pin="2"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="763" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="799" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="811" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="204" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="749" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="845" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="705" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="204" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="851" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="749" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="831" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="839" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="204" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="705" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="898"><net_src comp="863" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="220" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="222" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="905"><net_src comp="863" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="887" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="893" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="743" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="234" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="925"><net_src comp="238" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="932"><net_src comp="242" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="939"><net_src comp="468" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="546" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="948"><net_src comp="420" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="953"><net_src comp="551" pin="61"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="958"><net_src comp="907" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_7 | {}
	Port: C_6 | {}
	Port: C_5 | {}
	Port: C_4 | {}
	Port: C_3 | {}
	Port: C_2 | {3 }
	Port: C_1 | {}
	Port: C_0 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : C_0 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_2_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_4_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_6_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_10_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_12_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_14_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_18_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_20_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_22_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_26_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_28_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_30_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_34_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_36_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_38_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_42_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_44_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_46_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_50_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_52_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_54_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_56_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : scale_58_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten125_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109_2 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln110_2 : 4
		tmp_s : 5
		zext_ln112 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load : 8
		tmp_29 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112_4 : 1
		mul_ln112 : 2
		tmp_62 : 3
		trunc_ln112_2 : 3
		tmp_63 : 3
		tmp_64 : 3
		zext_ln112_2 : 4
		add_ln112 : 5
		tmp_65 : 6
		xor_ln112_10 : 7
		and_ln112_12 : 7
		tmp_66 : 3
		tmp_30 : 3
		icmp_ln112_6 : 4
		tmp_31 : 3
		icmp_ln112_7 : 4
		icmp_ln112_8 : 4
		select_ln112_8 : 7
		xor_ln112_11 : 4
		and_ln112_13 : 5
		select_ln112_9 : 7
		and_ln112_14 : 7
		xor_ln112_12 : 8
		or_ln112_4 : 8
		xor_ln112_13 : 4
		and_ln112_15 : 8
		and_ln112_16 : 8
		or_ln112 : 8
		xor_ln112_14 : 8
		and_ln112_17 : 8
		select_ln112_10 : 8
		or_ln112_5 : 8
		select_ln112_11 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_29_fu_551          |    0    |    0    |   137   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln109_fu_474         |    0    |    0    |    19   |
|    add   |        add_ln109_2_fu_490        |    0    |    0    |    16   |
|          |         add_ln110_fu_675         |    0    |    0    |    13   |
|          |         add_ln112_fu_743         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_504       |    0    |    0    |    6    |
|          |        select_ln109_fu_516       |    0    |    0    |    8    |
|  select  |       select_ln112_8_fu_811      |    0    |    0    |    2    |
|          |       select_ln112_9_fu_831      |    0    |    0    |    2    |
|          |      select_ln112_10_fu_893      |    0    |    0    |    24   |
|          |      select_ln112_11_fu_907      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_468        |    0    |    0    |    19   |
|   icmp   |        icmp_ln112_6_fu_785       |    0    |    0    |    14   |
|          |        icmp_ln112_7_fu_799       |    0    |    0    |    15   |
|          |        icmp_ln112_8_fu_805       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_446         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln112_12_fu_763       |    0    |    0    |    2    |
|          |        and_ln112_13_fu_825       |    0    |    0    |    2    |
|    and   |        and_ln112_14_fu_839       |    0    |    0    |    2    |
|          |        and_ln112_15_fu_863       |    0    |    0    |    2    |
|          |        and_ln112_16_fu_869       |    0    |    0    |    2    |
|          |        and_ln112_17_fu_887       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        xor_ln112_10_fu_757       |    0    |    0    |    2    |
|          |        xor_ln112_11_fu_819       |    0    |    0    |    2    |
|    xor   |        xor_ln112_12_fu_845       |    0    |    0    |    2    |
|          |        xor_ln112_13_fu_857       |    0    |    0    |    2    |
|          |        xor_ln112_14_fu_881       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln112_4_fu_851        |    0    |    0    |    2    |
|    or    |          or_ln112_fu_875         |    0    |    0    |    2    |
|          |         or_ln112_5_fu_901        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_58_reload_read_read_fu_246 |    0    |    0    |    0    |
|          | scale_56_reload_read_read_fu_252 |    0    |    0    |    0    |
|          | scale_54_reload_read_read_fu_258 |    0    |    0    |    0    |
|          | scale_52_reload_read_read_fu_264 |    0    |    0    |    0    |
|          | scale_50_reload_read_read_fu_270 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_276 |    0    |    0    |    0    |
|          | scale_46_reload_read_read_fu_282 |    0    |    0    |    0    |
|          | scale_44_reload_read_read_fu_288 |    0    |    0    |    0    |
|          | scale_42_reload_read_read_fu_294 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_300 |    0    |    0    |    0    |
|          | scale_38_reload_read_read_fu_306 |    0    |    0    |    0    |
|          | scale_36_reload_read_read_fu_312 |    0    |    0    |    0    |
|          | scale_34_reload_read_read_fu_318 |    0    |    0    |    0    |
|          | scale_32_reload_read_read_fu_324 |    0    |    0    |    0    |
|   read   | scale_30_reload_read_read_fu_330 |    0    |    0    |    0    |
|          | scale_28_reload_read_read_fu_336 |    0    |    0    |    0    |
|          | scale_26_reload_read_read_fu_342 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_348 |    0    |    0    |    0    |
|          | scale_22_reload_read_read_fu_354 |    0    |    0    |    0    |
|          | scale_20_reload_read_read_fu_360 |    0    |    0    |    0    |
|          | scale_18_reload_read_read_fu_366 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_372 |    0    |    0    |    0    |
|          | scale_14_reload_read_read_fu_378 |    0    |    0    |    0    |
|          | scale_12_reload_read_read_fu_384 |    0    |    0    |    0    |
|          | scale_10_reload_read_read_fu_390 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_396 |    0    |    0    |    0    |
|          |  scale_6_reload_read_read_fu_402 |    0    |    0    |    0    |
|          |  scale_4_reload_read_read_fu_408 |    0    |    0    |    0    |
|          |  scale_2_reload_read_read_fu_414 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_486        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_524        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_496            |    0    |    0    |    0    |
|          |           tmp_62_fu_705          |    0    |    0    |    0    |
| bitselect|           tmp_63_fu_723          |    0    |    0    |    0    |
|          |           tmp_64_fu_731          |    0    |    0    |    0    |
|          |           tmp_65_fu_749          |    0    |    0    |    0    |
|          |           tmp_66_fu_769          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_512        |    0    |    0    |    0    |
|   zext   |         zext_ln112_fu_546        |    0    |    0    |    0    |
|          |        zext_ln112_2_fu_739       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln110_2_fu_528       |    0    |    0    |    0    |
|partselect|       trunc_ln112_2_fu_713       |    0    |    0    |    0    |
|          |           tmp_30_fu_777          |    0    |    0    |    0    |
|          |           tmp_31_fu_791          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_538           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln112_4_fu_696       |    0    |    0    |    0    |
|          |        sext_ln112_5_fu_701       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   412   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_922                           |    9   |
|                       icmp_ln109_reg_936                       |    1   |
|                    indvar_flatten125_reg_929                   |   12   |
|                            j_reg_915                           |    7   |
|                     select_ln112_11_reg_955                    |   24   |
|                         tmp_29_reg_950                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_reg_945|   11   |
|                       zext_ln112_reg_940                       |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   152  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_427 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   22   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   152  |   421  |
+-----------+--------+--------+--------+--------+
