<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Category: Paper-reading | Haiyan's Blog</title><meta name="author" content="Haiyan Qin"><meta name="copyright" content="Haiyan Qin"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="简要内容 提出了一个充分利用LUT，DSP两种计算资源和bit-sparsity特性，面向FPGA的异构DNN加速器框架，MSD（Mixing Signed Digit ）框架  提出RSD （Restricted Signed Digit）数据表示，为MSD框架提供了  fine-tune的方法  编码模型权重为bit-sparsity-aware格式的方式       使得在LUT上进行bit">
<meta property="og:type" content="article">
<meta property="og:title" content="MSD: Mixing Signed Digit Representations for Hardware-Efficient DNN Acceleration on FPGA With Heterogeneous Resources">
<meta property="og:url" content="http://qhy991.github.io/2024/01/21/MSD%20Mixing%20Signed%20Digit%20Representations%20for%20Hardware-efficient%20DNN%20Acceleration%20on%20FPGA%20with%20Heterogeneous%20Resources/index.html">
<meta property="og:site_name" content="Haiyan&#39;s Blog">
<meta property="og:description" content="简要内容 提出了一个充分利用LUT，DSP两种计算资源和bit-sparsity特性，面向FPGA的异构DNN加速器框架，MSD（Mixing Signed Digit ）框架  提出RSD （Restricted Signed Digit）数据表示，为MSD框架提供了  fine-tune的方法  编码模型权重为bit-sparsity-aware格式的方式       使得在LUT上进行bit">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png">
<meta property="article:published_time" content="2024-01-21T08:51:08.000Z">
<meta property="article:modified_time" content="2024-01-23T12:06:23.945Z">
<meta property="article:author" content="Haiyan Qin">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://qhy991.github.io/2024/01/21/MSD%20Mixing%20Signed%20Digit%20Representations%20for%20Hardware-efficient%20DNN%20Acceleration%20on%20FPGA%20with%20Heterogeneous%20Resources/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.12.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.32/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy Successful',
    error: 'Copy Error',
    noSupport: 'Browser Not Supported'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just now',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.0/dist/infinitegrid.min.js',
    buttonText: 'Load More'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Category: Paper-reading',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-01-23 20:06:23'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.0.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">10</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">1</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Haiyan's Blog"><span class="site-name">Haiyan's Blog</span></a></span><div id="menus"><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">MSD: Mixing Signed Digit Representations for Hardware-Efficient DNN Acceleration on FPGA With Heterogeneous Resources</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2024-01-21T08:51:08.000Z" title="Created 2024-01-21 16:51:08">2024-01-21</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2024-01-23T12:06:23.945Z" title="Updated 2024-01-23 20:06:23">2024-01-23</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Paper-reading/">Paper-reading</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="MSD: Mixing Signed Digit Representations for Hardware-Efficient DNN Acceleration on FPGA With Heterogeneous Resources"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post Views:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="简要内容"><a href="#简要内容" class="headerlink" title="简要内容"></a>简要内容</h2><ul>
<li><p>提出了一个充分利用LUT，DSP两种计算资源和bit-sparsity特性，面向FPGA的异构DNN加速器框架，MSD（Mixing Signed Digit ）框架</p>
</li>
<li><p>提出RSD （Restricted Signed Digit）数据表示，为MSD框架提供了</p>
<ul>
<li><p>fine-tune的方法</p>
</li>
<li><p>编码模型权重为bit-sparsity-aware格式的方式</p>
</li>
</ul>
<p>    使得在LUT上进行bit-serial计算更加的高效。
  </p>
</li>
<li><p>采用latency-driven的搜索策略，搜索最优的</p>
<ul>
<li><p>Shcedule</p>
</li>
<li><p>数据的有效位数目</p>
</li>
<li><p>网络每一层的工作负载分配在DSP和LUT上的比例</p>
</li>
</ul>
</li>
<li><p>需要训练的工作在哪？工作量大不大？</p>
<p>    每一个模型训练3～5 fin-tuning epochs for QAT。这个训练是在进行模型量化之后，搜索之前完成的。在整个搜索过程中没有涉及到训练。</p>
</li>
</ul>
<h3 id="带来的启发"><a href="#带来的启发" class="headerlink" title="带来的启发"></a>带来的启发</h3><ul>
<li><p>一个网络不同layer对数据类型的敏感度不同，因此可以进行layer-wise的调节，那么是不是也可以进行layer-wise的approximation</p>
</li>
<li><p>这篇文章采用了bit-serial（LUT）和bit-parallel（DSP）相结合的方法，充分挖掘了硬件的资源利用率，或许可以在实际的硬件实现时参考一下</p>
</li>
<li><p>文章中使用了Combined MACs on DSP，来在一个DSP上同时进行两个数据的计算，从而提高计算效率。这个硬件实现或许也可以采用。</p>
</li>
<li><p>文章提到了cycle-accurate的latency仿真工具（<a target="_blank" rel="noopener" href="https://github.com/scalesim-project/scale-sim-v2">SCALE-Sim</a> , and <a target="_blank" rel="noopener" href="https://github.com/clevercool/ANT_Micro22">ANT</a>），或许之后用得上</p>
</li>
<li><p>文章的测试对象包括了ViT模型，说明方法能够拓展到Transformer模型上，之后的工作也可以在ViT上测试。</p>
</li>
</ul>
<h2 id="主要内容"><a href="#主要内容" class="headerlink" title="主要内容"></a>主要内容</h2><h3 id="Motivation"><a href="#Motivation" class="headerlink" title="Motivation"></a>Motivation</h3><p>Mixed-precision的两个缺点</p>
<ol>
<li><p>会带来精度损失</p>
</li>
<li><p>不能充分发挥fine-grained configurable logic的潜力，因为硬件不同于软件，如果是1-4bit mix-precision 模型，那么在设计的过程中，要按4bit设计</p>
</li>
</ol>
<p><strong>Bit-serial 架构能够更好的支持mix-precision模型。</strong></p>
<ul>
<li><p>LUT和DSP两种计算资源的比较：</p>
<ul>
<li><p>LUT：Fine-grained configurable logic resources</p>
</li>
<li><p>DSP：Coarse-grained signal processing blocks</p>
</li>
</ul>
<p>    使用LUT来进行bit-serial 乘加计算。
  </p>
</li>
<li><p>现有BIt-serial的工作</p>
<ul>
<li>N3H-Core工作将bit-serial 计算单元用于DNN推理。但是他们没有探索bit-level稀疏性，这种稀疏性是加速bit-serial架构的方式之一。</li>
</ul>
</li>
<li><p>串行计算时如果要利用数据的稀疏性带来的挑战：</p>
<ul>
<li><p>如果输入有任意长度的有效位，那么PE的负载就会变得不平衡</p>
<ul>
<li><p>PRA，Bit-Tactical，Bitlet提出了复杂的动态scheduler或者bit-interleaved PEs 架构来解决这个问题，但是也带来了很大的控制电路的开销。</p>
</li>
<li><p>Bitluster诉诸于软硬件协同设计来在同一个模型&#x2F;层约束其weight都有相同的有效位。</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="文章主要贡献"><a href="#文章主要贡献" class="headerlink" title="文章主要贡献"></a>文章主要贡献</h3><ul>
<li><p>使用mixed signed digit（MSD）来充分利用异构资源。提出了使用LUT来进行bit-serial 计算，使用DSP进行bit-parallel计算。相比较于只使用DSP的方法获得了2.31-2.84x的peak performance提升。</p>
</li>
<li><p>基于RSD表示提出了fine-tuning和encoding algorithm。硬件能够探索bit-level稀疏性并通过限制权重中“1”的数目来获得负载的平衡，这种量化方法能带来更小的数值误差，并且能高效的部署到bit-serial架构上。</p>
</li>
<li><p>基于提出的架构和权重调整方法提出了一种软硬件协同设计的DNN加速器架构。通过一个cycle-accurate hardware model为一个DNN模型选择最优的有效位配置、流程、异构资源的工作负载比例</p>
</li>
</ul>
<h3 id="背景与相关工作"><a href="#背景与相关工作" class="headerlink" title="背景与相关工作"></a>背景与相关工作</h3><h4 id="FPGA上DNN加速器的异构架构"><a href="#FPGA上DNN加速器的异构架构" class="headerlink" title="FPGA上DNN加速器的异构架构"></a>FPGA上DNN加速器的异构架构</h4><p>FPGA上配备有hardened arithmetic blocks（DSP）和soft programmable logic（LUTs）。之前的工作都是使用DSP来作为加速器的主要计算单元。近年来，在LUT上进行加速的工作更多了。</p>
<p>很多工作用量化架构来协同设计提升整个异构系统的性能。Mix and Match应用不同的量化框架在不同row的weight上，并提出sum-of-power-2量化，在LUT上使用移位加法来代替乘法。HAO这篇文章设计了一个软硬件协同设计的搜索框架在一个inter-layer dataflow 架构下来寻找最优的混合精度量化配置。</p>
<h4 id="Bit-Serial-Computing-with-Bit-Sparisity"><a href="#Bit-Serial-Computing-with-Bit-Sparisity" class="headerlink" title="Bit-Serial Computing with Bit-Sparisity"></a>Bit-Serial Computing with Bit-Sparisity</h4><h5 id="两种bit-serial的计算方式"><a href="#两种bit-serial的计算方式" class="headerlink" title="两种bit-serial的计算方式"></a>两种bit-serial的计算方式</h5><p>BIt- Serial架构适用于聚焦low power and area efficiency的数字系统设计。在bit-serial乘法中，一种方式是乘数和被乘数都是单比特移位和加法，这个计算会耗时n^2个cycle，另一种bit-serial的乘法只串行计算一个input，这个方法只需要耗时n个周期，但会带来更多的面积开销。bit-serial架构把乘法转变成移位加法计算，这种计算只发生在“1”，如果是“0”，计算可以跳过。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=YWZjNzA5NzQzNGVkNzk1YzAxMzgxZDU1MTJhOGEyYjZfNmtOMklhdUd0dXk3Zmd5bWh4NklkSGRNTXRWUXlJMGRfVG9rZW46Ym94Y25oMUlnZEtmM0ljMWdlY0NvS1VCWjZkXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>很多工作探究bit-serial架构的bit-level sparsity来设计高能效的加速器。Strip 通过在不同层使用不同的精度，PRA通过消除在“0”上的无效计算来提高效率。但是bit-serial架构处理稀疏性时，由于不同的输入有不同的数量的有效位，这会带来不平衡的计算负载。Bitlet提出了bit-interleaved设计来压缩有效位，来平衡工作负载。BitCluster通过限制同一层&#x2F;整个网络输入的有效位来解决负载不平衡的问题。</p>
<h4 id="Signed-Digit-Representation"><a href="#Signed-Digit-Representation" class="headerlink" title="Signed-Digit Representation"></a>Signed-Digit Representation</h4><p>使用ternary number system{1，0，-1}。CSD（Canonical Signed-Digit）是一种最小化非零数字数量的方法，这种方法广泛用于低功耗，高速DSP设计。 CAxCNN用CSD的方法来approximate 模型参数，并在加速器中使用了面积高效的乘法器； CoNLoCNN 提出Encoded Low-Precision Binary Signed Digit（ELP BSD）和一种非标准的量化方法来在保持精度的同时也加速网络推理。</p>
<p>本文的方法，MSD架构使用hardware-aware quantization training方法来约束同一层&#x2F;同一个kernel的有效位，这个方法能够实现在把LUT作为一个异构的核心来部署负载平衡的bit-serial计算。</p>
<h3 id="文章中的主要方法"><a href="#文章中的主要方法" class="headerlink" title="文章中的主要方法"></a>文章中的主要方法</h3><h4 id="RSD-based-weight-Fine-tuning-Encoding"><a href="#RSD-based-weight-Fine-tuning-Encoding" class="headerlink" title="RSD-based weight Fine-tuning &amp; Encoding"></a>RSD-based weight Fine-tuning &amp; Encoding</h4><ul>
<li>主要目的：限制输入的有效位的数目一致，来平衡工作负载</li>
</ul>
<p>直接删除“1”肯定会带来性能下降。受到singed digit number系统的启发，文章提出了一种定制化的RSD 数据表示方法，在保证数据精度的情况下约束有效位的数量。</p>
<ul>
<li><p>具体方法可以描述为：</p>
<p>    给定一个原始数据和限制的有效位的数量，通过二进制的搜索算法，在（1，2，4，8，—，128，2的幂次）这些基础数据组成的数据集上，通过加或者减一个基础数据，来找到最接近原始数据的数，当搜索深度达到设定的有效位之后，就会得到最终的RSD-based fine-tuned value。</p>
</li>
</ul>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=ZjZkNzE4Y2I2YjIzNDc2N2I2YzY1ZjYzOGE0MjMzMDZfYmhhTUQwaGNkWGxLUkRFT25rY3hMM1NBeHRUcFlSNGdfVG9rZW46Ym94Y25iQ2Y1RFVZdzFBdU1HWkd4UzlYeWV0XzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>下图比较了RSD方法量化MobileNet上一层的权重分布如下，和标准的二进制表示相比，获得了明显的提升。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=NDUzMDM4ZjFhZDU1YzEwYTQ0MWM3YTAxOWFjMTFiNjhfS0VKVEE0TUI3a2gwdmthUzZaQm1TWHhRREtIQzhmMTFfVG9rZW46Ym94Y25IVVFjVVZIbjBOdHluZ0xTVkZZYUV4XzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>文章指出，<strong>DNN****网络中不同层对数据精度的要求不一样</strong>，因此提出了layer-wise的fine-tuning。</p>
<p>处理稀疏的方法是使用一种编码方式，来存储有效位（bit-index of EB (IDX), which is 3-bit for INT8 numbers, and an extra bit indicating addition&#x2F;subtraction (SEL, 1-bit)）。</p>
<p>值得注意的是，<strong>RSD****编码减少了位宽，但是增加了权重的数据量</strong>（由于编码导致的），因此文章要仔细选择每一层的有效位的数量，以确保能够获得性能提升。</p>
<ul>
<li>进行一次乘法所需的cycle数&#x3D;$$EB_L$$</li>
</ul>
<h4 id="Hardware-Design"><a href="#Hardware-Design" class="headerlink" title="Hardware Design"></a>Hardware Design</h4><h5 id="Bit-serial-Multipler"><a href="#Bit-serial-Multipler" class="headerlink" title="Bit-serial Multipler"></a>Bit-serial Multipler</h5><p>下面是一个6x30的计算过程：</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=MjQ4MzczODYxY2JiNzA1NzUwOWYxOWUyZTYxNTdjNzlfNFprczFOQ3k2UlFHcjAyYXU2ZWNWcWcyNlptTG52TkJfVG9rZW46Ym94Y25qWFh2OEdEdWptZ090RVNCN3RVWUNiXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<h5 id="Combined-MACs-on-DSP"><a href="#Combined-MACs-on-DSP" class="headerlink" title="Combined MACs on DSP"></a>Combined MACs on DSP</h5><ul>
<li><p>对于基于DSP的bit-parallel MACs，权重不会被fine-tune和编码，仍保持原来的精度。</p>
</li>
<li><p>FPGA上的DSP是为大位宽数据设计的（27-bit and 18-bit in Xilinx DSP48E2），但是实际量化时，模型的权重会被量化到8bit&#x2F;4bit。Hence, it is efficient to implement combined MACs by separating different numbers with guard bits to improve the computation performance further。</p>
<ul>
<li>如果计算精度是8bit，那么可以两个计算放到一个DSP上进行计算，将计算延时缩减一半。</li>
</ul>
<p>  <img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=MTEwODVkNmRhYjQ4NjczZTU3OWQ4NGU1ZDVjMDdhMzRfUEl2MUozcGtteGVxRGkyRWNlT0F6U21wbUN4YmlIMXdfVG9rZW46Ym94Y241QVRURHJPZXNQZUpEUVZNN2RkTTlmXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
</li>
</ul>
<h5 id="Heterogeneous-Architecture"><a href="#Heterogeneous-Architecture" class="headerlink" title="Heterogeneous Architecture"></a>Heterogeneous Architecture</h5><p>这里的异构指的是DSP和LUT两种计算资源的搭配。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=NTE5Nzg1NTI1NWQ1YTBiYTMzYTU5YTFjODlmZDEyMjdfTGtYbmFUQU1XY2tKT00wOVlBM0hqVUIwbGFWeHA2eGhfVG9rZW46Ym94Y250R2k2ZnJuanVlbTBLNHFVYXEyZHhoXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>加速器包括bit-serial processing elements（BSPE）和bit-parallel PE（BPPE）。</p>
<p>由于在LUT和DSP计算的方式不一样，weight的处理方式也不一样（LUT上的经过了fine-tune，DSP仍是原始数据），因此使用两种buffer来存储数据。</p>
<p>但是中间计算结果（activation）与计算方式无关，所以是统一存储的。</p>
<p>计算流程描述如下：（LD：load，EX：execute，WB：write back）</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=OGQ1ZDcyNGNkODFhYjg0MmY5MDI3MjI2OWNjMTRlY2VfU01takNSQXF4ZUNnOUF0am9wVlhHd1VxZVJnTEhRS1hfVG9rZW46Ym94Y25SZW5zSWZDc05rRldhdXRLeEpBeW5kXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>由于BSPE，BPPE针对不同的权重负载，如何分配两种类型的PE会影响到加速器的计算性能。</p>
<p>定义两种负载的分配比例 $$r&#x3D; weight_{BS}&#x2F;weight_{Total}$$.</p>
<p>由于RSD-based的bit-serial乘法相比较DSP会带来更大的计算延时，因此BSPE的工作负载会对整个计算延时产生更大的影响。并且最终的硬件延时与data I&#x2F;O相关，当BS的权重占的比例变大的时候，不同 $$EB_L$$会影响权重的数据量。因此需要找到最优的分配比例。</p>
<h5 id="Cost-Model-and-Scheduler"><a href="#Cost-Model-and-Scheduler" class="headerlink" title="Cost Model and Scheduler"></a>Cost Model and Scheduler</h5><p>虽然提出了fine-tuning 策略和异构架构，仍需要硬件分析模型来指导整个架构和最优安排。</p>
<ol>
<li>Headware Abstraction Model</li>
</ol>
<p>需要设计一个分析模型来抽象描述硬件。</p>
<p>文章使用 $$BS_r,BS_c,BP_r,BP_c$$来描述BS core和BP core的行列信息。进而分析LUT和DSP的利用率</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=OWZjNWIzZDBjYTFkOWUyNGMzOGZmNzdhM2RiODRjNzRfZ1l1ZDREdnpYZHZwZVdUMFZPcGZ1VEVKWkpMc2lzeExfVG9rZW46Ym94Y25GTEI2amdRTUQ2bm1YZDZMdWx2TERyXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>$$LUT_{BSPE},DSP_{BPPE}$$分别代表在一个BSPE和BPPE里LUT和DSP的消耗。</p>
<p>对于buffer，文章假设：</p>
<blockquote>
<p>we assume each row&#x2F;column of the two systolic arrays is connected with an identical number of BRAM36 (BRAMunit) as the buffer&#x2F;scratchpad.</p>
</blockquote>
<p>所以buffer利用率描述如下：</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=YTVmNzMwNjNhOWU2M2JlODkxOGJmZWEwMmVmOTg2MTFfbXdhaUh5Slg5Q0h3RTFkbHVOYW9kZ01uQXZvOG1keVFfVG9rZW46Ym94Y24xcnFqdWE1SE1qbFFOTUNTemdWNXBlXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>这篇工作并没有讨论基于利用率模型的hardware-schedule co-search。对于一个给定的FPGA设备，文章为所有的DNN model建立统一个架构。必须确保整个的利用率不能超过硬件限制。</p>
<ol start="2">
<li>Latency Model &amp; Scheduler</li>
</ol>
<p>这部分主要介绍了latency的估计公式。</p>
<h4 id="Hardware-aware-Mixed-EB-Quantization"><a href="#Hardware-aware-Mixed-EB-Quantization" class="headerlink" title="Hardware-aware Mixed-EB Quantization"></a>Hardware-aware Mixed-EB Quantization</h4><p>EB的优化是通过sub-gradient算法来实现的。</p>
<ol>
<li><p>Quantization Metrics</p>
<p>   MSE error</p>
</li>
<li><p>Mixed-EB Search Strategy</p>
</li>
</ol>
<p>基于量化误差MSE和加速率，提出了speedup-based优化策略来适应不同的应用场景。文章提出的一个场景是，real-time，为了达到加速率来调整策略。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=NWE3ZTk0MWI5MTVkMjIyYjcyYzIxN2MyMzBmYmU2ZjdfUHU2RkhkR1pkOFNWeWxDaE12VmFwNVNvWDBUWnZhNFJfVG9rZW46Ym94Y25IMFhFMlZJaTZnd2VKYWdOMmJCTVhiXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>可以通过控制 $$w$$来选择实现何种程度的加速。baseline是INT8跑在DSP上的延时。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=YjY0Y2JlOWRmYjNjODg1Njg2M2Q2MDJmZTNiYWFhMjBfeGNWVEFJQUUxaFVpUndiNHFxZ1FFd3g3ZTNycW00bW5fVG9rZW46Ym94Y25obFZHVHdacG81VG44dkZQRk9JS1NkXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>在文章的Mixed-EB search space中，只有三种选择EB1，EB2，EB3。</p>
<ul>
<li>启发式的算法描述如下：</li>
</ul>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=YTY4NDFkMWExNDAzN2E3ZDhjYTg2MGU5MmE3ZjE1NjRfZnhmTGtlNDk3Yk54YmJKUjQxNVhLSzVMWHdPR2R0UWxfVG9rZW46Ym94Y24yUWxyOWhOQk1pV2owM0lQaGpaM0NSXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>这个搜索框架，倾向于量化最慢的层，按照MSE的降序选择k个候选者。</p>
<h3 id="文章在特定任务上的评测结果"><a href="#文章在特定任务上的评测结果" class="headerlink" title="文章在特定任务上的评测结果"></a>文章在特定任务上的评测结果</h3><p>在三块板子上进行测试。</p>
<h3 id="Peak-performance的提升"><a href="#Peak-performance的提升" class="headerlink" title="Peak performance的提升"></a>Peak performance的提升</h3><p>测试场景：</p>
<p>对于Bit-serial engine，在 $$EB_L$$个周期测试一个PE单元进行一次乘加计算。</p>
<p>比较的对象是在DSP上进行的性能。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=NmUwZTA1NmRkNTBkZDIzM2Y4NDNkMzMzZmQ1MDRjNmZfdTdhVTJDaVU1R25QemNkOEtVak1BclFRUFB6NmpYUzRfVG9rZW46Ym94Y25RWWJTQkx5cjRwVTZHaGhKVXN6YjZkXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<h3 id="Speedup-accuracy-trade-off"><a href="#Speedup-accuracy-trade-off" class="headerlink" title="Speedup-accuracy trade-off"></a>Speedup-accuracy trade-off</h3><p>$$w$$反映了加速的倍数</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=NWY1YzZkZWZiM2FkZjk0MDU1MDA0MTQwNmFhYTU3MmJfZ3pDdmdwNWtqMGpzdFFSYzZERXpqcTZXbWloR3lGMDdfVG9rZW46Ym94Y241NmZhUEdhWUlCUktDU3kyejJTTTdjXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<h3 id="和SOTA的比较"><a href="#和SOTA的比较" class="headerlink" title="和SOTA的比较"></a>和SOTA的比较</h3><p>下图比较了不同加速工作的效果，既有论文也有Vitis-AI这种商业软件。</p>
<p>整体性能获得了提升。VItis-AI只使用DSP，所以确实有很多优化的空间。</p>
<p><img src="https://hjkhnvgbih.feishu.cn/space/api/box/stream/download/asynccode/?code=ZGZiZjIzMGVhOTI4MTFhMTdhMTIwMTU3NTYzNThjMzlfQVplenRKaUN1R1Z1cjlIcUxGbm54RnBhRHgxa25QTFhfVG9rZW46Ym94Y240b0ZoVVJqQnkwQTV2aEg5enk0YmRhXzE3MDU4MjcwMzk6MTcwNTgzMDYzOV9WNA"></p>
<p>文章还在ViT模型上进行了测试，说明了这种压缩方法能够推广到火爆的Transformer模型上。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>Author: </span><span class="post-copyright-info"><a href="http://qhy991.github.io">Haiyan Qin</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>Link: </span><span class="post-copyright-info"><a href="http://qhy991.github.io/2024/01/21/MSD%20Mixing%20Signed%20Digit%20Representations%20for%20Hardware-efficient%20DNN%20Acceleration%20on%20FPGA%20with%20Heterogeneous%20Resources/">http://qhy991.github.io/2024/01/21/MSD%20Mixing%20Signed%20Digit%20Representations%20for%20Hardware-efficient%20DNN%20Acceleration%20on%20FPGA%20with%20Heterogeneous%20Resources/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/01/21/I-BERT%20Integer-only%20BERT%20Quantization/" title="I-BERT:Integer-Only BERT Quantization"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Previous</div><div class="prev_info">I-BERT:Integer-Only BERT Quantization</div></div></a></div><div class="next-post pull-right"><a href="/2024/01/17/ViTCoD%20Vision%20Transformer%20Acceleration%20viaDedicated%20Algorithm%20and%20Accelerator%20Co-Design/" title="ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Next</div><div class="next_info">ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2024/01/21/Transformer-OPU%20An%20FPGA-based%20Overlay%20Processor%20for%20Transformer%20Networks/" title="Transformer-OPU an FPGA-Based Overlay Processor for Transformer Networks"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-01-21</div><div class="title">Transformer-OPU an FPGA-Based Overlay Processor for Transformer Networks</div></div></a></div><div><a href="/2024/01/17/ViTCoD%20Vision%20Transformer%20Acceleration%20viaDedicated%20Algorithm%20and%20Accelerator%20Co-Design/" title="ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-01-17</div><div class="title">ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design</div></div></a></div><div><a href="/2024/01/21/Mix%20and%20Match%20-%20A%20Novel%20FPGA-Centric%20Deep%20Neural%20Network%20Quantization%20Framework/" title="Mix and Match - a Novel FPGA-Centric Deep Neural Network Quantization Framework"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-01-21</div><div class="title">Mix and Match - a Novel FPGA-Centric Deep Neural Network Quantization Framework</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Haiyan Qin</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">10</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">1</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Contents</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%80%E8%A6%81%E5%86%85%E5%AE%B9"><span class="toc-number">1.</span> <span class="toc-text">简要内容</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%A6%E6%9D%A5%E7%9A%84%E5%90%AF%E5%8F%91"><span class="toc-number">1.1.</span> <span class="toc-text">带来的启发</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%BB%E8%A6%81%E5%86%85%E5%AE%B9"><span class="toc-number">2.</span> <span class="toc-text">主要内容</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Motivation"><span class="toc-number">2.1.</span> <span class="toc-text">Motivation</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%96%87%E7%AB%A0%E4%B8%BB%E8%A6%81%E8%B4%A1%E7%8C%AE"><span class="toc-number">2.2.</span> <span class="toc-text">文章主要贡献</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%83%8C%E6%99%AF%E4%B8%8E%E7%9B%B8%E5%85%B3%E5%B7%A5%E4%BD%9C"><span class="toc-number">2.3.</span> <span class="toc-text">背景与相关工作</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#FPGA%E4%B8%8ADNN%E5%8A%A0%E9%80%9F%E5%99%A8%E7%9A%84%E5%BC%82%E6%9E%84%E6%9E%B6%E6%9E%84"><span class="toc-number">2.3.1.</span> <span class="toc-text">FPGA上DNN加速器的异构架构</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Bit-Serial-Computing-with-Bit-Sparisity"><span class="toc-number">2.3.2.</span> <span class="toc-text">Bit-Serial Computing with Bit-Sparisity</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E4%B8%A4%E7%A7%8Dbit-serial%E7%9A%84%E8%AE%A1%E7%AE%97%E6%96%B9%E5%BC%8F"><span class="toc-number">2.3.2.1.</span> <span class="toc-text">两种bit-serial的计算方式</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Signed-Digit-Representation"><span class="toc-number">2.3.3.</span> <span class="toc-text">Signed-Digit Representation</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%96%87%E7%AB%A0%E4%B8%AD%E7%9A%84%E4%B8%BB%E8%A6%81%E6%96%B9%E6%B3%95"><span class="toc-number">2.4.</span> <span class="toc-text">文章中的主要方法</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#RSD-based-weight-Fine-tuning-Encoding"><span class="toc-number">2.4.1.</span> <span class="toc-text">RSD-based weight Fine-tuning &amp; Encoding</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Hardware-Design"><span class="toc-number">2.4.2.</span> <span class="toc-text">Hardware Design</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Bit-serial-Multipler"><span class="toc-number">2.4.2.1.</span> <span class="toc-text">Bit-serial Multipler</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Combined-MACs-on-DSP"><span class="toc-number">2.4.2.2.</span> <span class="toc-text">Combined MACs on DSP</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Heterogeneous-Architecture"><span class="toc-number">2.4.2.3.</span> <span class="toc-text">Heterogeneous Architecture</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Cost-Model-and-Scheduler"><span class="toc-number">2.4.2.4.</span> <span class="toc-text">Cost Model and Scheduler</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Hardware-aware-Mixed-EB-Quantization"><span class="toc-number">2.4.3.</span> <span class="toc-text">Hardware-aware Mixed-EB Quantization</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%96%87%E7%AB%A0%E5%9C%A8%E7%89%B9%E5%AE%9A%E4%BB%BB%E5%8A%A1%E4%B8%8A%E7%9A%84%E8%AF%84%E6%B5%8B%E7%BB%93%E6%9E%9C"><span class="toc-number">2.5.</span> <span class="toc-text">文章在特定任务上的评测结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Peak-performance%E7%9A%84%E6%8F%90%E5%8D%87"><span class="toc-number">2.6.</span> <span class="toc-text">Peak performance的提升</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Speedup-accuracy-trade-off"><span class="toc-number">2.7.</span> <span class="toc-text">Speedup-accuracy trade-off</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%92%8CSOTA%E7%9A%84%E6%AF%94%E8%BE%83"><span class="toc-number">2.8.</span> <span class="toc-text">和SOTA的比较</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/21/Mix%20and%20Match%20-%20A%20Novel%20FPGA-Centric%20Deep%20Neural%20Network%20Quantization%20Framework/" title="Mix and Match - a Novel FPGA-Centric Deep Neural Network Quantization Framework">Mix and Match - a Novel FPGA-Centric Deep Neural Network Quantization Framework</a><time datetime="2024-01-21T08:59:20.000Z" title="Created 2024-01-21 16:59:20">2024-01-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/21/Transformer-OPU%20An%20FPGA-based%20Overlay%20Processor%20for%20Transformer%20Networks/" title="Transformer-OPU an FPGA-Based Overlay Processor for Transformer Networks">Transformer-OPU an FPGA-Based Overlay Processor for Transformer Networks</a><time datetime="2024-01-21T08:55:26.000Z" title="Created 2024-01-21 16:55:26">2024-01-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/21/I-BERT%20Integer-only%20BERT%20Quantization/" title="I-BERT:Integer-Only BERT Quantization">I-BERT:Integer-Only BERT Quantization</a><time datetime="2024-01-21T08:53:10.000Z" title="Created 2024-01-21 16:53:10">2024-01-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/21/MSD%20Mixing%20Signed%20Digit%20Representations%20for%20Hardware-efficient%20DNN%20Acceleration%20on%20FPGA%20with%20Heterogeneous%20Resources/" title="MSD: Mixing Signed Digit Representations for Hardware-Efficient DNN Acceleration on FPGA With Heterogeneous Resources">MSD: Mixing Signed Digit Representations for Hardware-Efficient DNN Acceleration on FPGA With Heterogeneous Resources</a><time datetime="2024-01-21T08:51:08.000Z" title="Created 2024-01-21 16:51:08">2024-01-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/01/17/ViTCoD%20Vision%20Transformer%20Acceleration%20viaDedicated%20Algorithm%20and%20Accelerator%20Co-Design/" title="ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design">ViTCoD: Vision Transformer Acceleration viaDedicated Algorithm and Accelerator Co-Design</a><time datetime="2024-01-17T14:13:10.000Z" title="Created 2024-01-17 22:13:10">2024-01-17</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2024 By Haiyan Qin</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Toggle Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between Single-column and Double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.12.0"></script><script src="/js/main.js?v=4.12.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.32/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>