(librepcb_symbol 4a3febcd-3201-4573-a841-e33094606d8d
 (name "DFF_R_4")
 (description "\ncreated from file---  ./Logic/DFF_R_4.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic,flipflop")
 (author "John Eaton")
 (version "0.1")
 (created 2020-03-22T00:00:00Z)
 (deprecated false)
 (category f4abe9d8-20b1-4818-a007-0f1b527e621d)
 (pin fe9cf610-e2a6-45e8-91d5-f136551490cd (name "D")
  (position -15.24 5.08) (rotation 0.0) (length 5.08)
 )
 (pin 2429ae4f-649e-47b1-aac7-eec56f0f836a (name "CLK")
  (position -15.24 -5.08) (rotation 0.0) (length 5.08)
 )
 (pin 56c3c61b-0e41-42e3-92fa-46f5287b1344 (name "RST")
  (position -15.24 -15.24) (rotation 0.0) (length 5.08)
 )
 (pin 45a25660-000f-4e00-b097-01de2d5f99fe (name "Q")
  (position 15.24 5.08) (rotation 180.0) (length 5.08)
 )
 (polygon 215741b7-35c3-4c46-91c3-652606b46768 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 10.16) (angle 0.0))
  (vertex (position 10.16 10.16) (angle 0.0))
  (vertex (position 10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 10.16) (angle 0.0))
 )
 (polygon 913fcb4e-47a5-4ea1-9772-8d9f33de5613 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -10.16 -6.35) (angle 0.0))
  (vertex (position -7.62 -5.08) (angle 0.0))
  (vertex (position -10.16 -3.81) (angle 0.0))
 )
 (polygon 52b381c3-5858-449a-9294-d68522028f8b (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -12.7 -15.24) (angle 0.0))
  (vertex (position 0.0 -15.24) (angle 0.0))
  (vertex (position 0.0 -10.16) (angle 0.0))
 )
 (text 8f9bebbd-414a-44e2-a291-7b24ddae895c (layer sym_names) (value "{{NAME}}")
  (align right bottom) (height 2.54) (position -12.7 10.16) (rotation 0.0)
 )
 (text d0e820ad-2e82-4204-817b-042f43fa3564 (layer sym_values) (value "{{VALUE}}")
  (align right top) (height 2.54) (position -12.7 -10.16) (rotation 0.0)
 )
)
