\hypertarget{struct_f_s_m_c___bank3___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank3___type_def}\index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}{P\+C\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}{S\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}{P\+M\+E\+M3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}{P\+A\+T\+T3}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}{E\+C\+C\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!E\+C\+C\+R3@{E\+C\+C\+R3}}
\index{E\+C\+C\+R3@{E\+C\+C\+R3}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+C\+C\+R3}{ECCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+E\+C\+C\+R3}\hypertarget{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}{}\label{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}
N\+A\+ND Flash E\+CC result registers 3, Address offset\+: 0x94 \index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+A\+T\+T3@{P\+A\+T\+T3}}
\index{P\+A\+T\+T3@{P\+A\+T\+T3}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+T\+T3}{PATT3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+A\+T\+T3}\hypertarget{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}{}\label{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}
N\+A\+ND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+C\+R3@{P\+C\+R3}}
\index{P\+C\+R3@{P\+C\+R3}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+R3}{PCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+C\+R3}\hypertarget{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}{}\label{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}
N\+A\+ND Flash control register 3, Address offset\+: 0x80 \index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+M\+E\+M3@{P\+M\+E\+M3}}
\index{P\+M\+E\+M3@{P\+M\+E\+M3}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+E\+M3}{PMEM3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+M\+E\+M3}\hypertarget{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}{}\label{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}
N\+A\+ND Flash Common memory space timing register 3, Address offset\+: 0x88 \index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}{}\label{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}
Reserved, 0x90 \index{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!S\+R3@{S\+R3}}
\index{S\+R3@{S\+R3}!F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R3}{SR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+S\+R3}\hypertarget{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}{}\label{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}
N\+A\+ND Flash F\+I\+FO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
