#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 19 16:40:27 2025
# Process ID: 44964
# Current directory: E:/github/cpu31/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40284 E:\github\cpu31\project_1\project_1.xpr
# Log file: E:/github/cpu31/project_1/vivado.log
# Journal file: E:/github/cpu31/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/github/cpu31/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/_246tb_ex9_tb_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 943.797 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 19 16:42:01 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 957.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 957.941 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 19 16:45:51 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.336 ; gain = 0.000
run all
$finish called at time : 119950 ns : File "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 167
add_files -norecurse E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v
update_compile_order -fileset sources_1
remove_files E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:08:16 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:09:55 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.336 ; gain = 0.000
run all
$finish called at time : 120 us : File "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 167
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:19:51 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.336 ; gain = 0.000
run all
$finish called at time : 119950 ns : File "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 167
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:26:52 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:28:01 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.336 ; gain = 0.000
run all
$finish called at time : 120 us : File "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 202
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for '_246tb_ex9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav/mips_31_mars_simulate.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj _246tb_ex9_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex9_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ebb25405b8204d7690bd5745b8ac7c48 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex9_tb_behav xil_defaultlib._246tb_ex9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.imdt_ext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.jextend
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.npcmaker
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shamt_ext
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex9_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/github/cpu31/project_1/project_1.sim/sim_1/behav/xsim.dir/_246tb_ex9_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 20 12:30:50 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/cpu31/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "_246tb_ex9_tb_behav -key {Behavioral:sim_1:Functional:_246tb_ex9_tb} -tclbatch {_246tb_ex9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source _246tb_ex9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot '_246tb_ex9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.336 ; gain = 0.000
run all
$finish called at time : 19950 ns : File "E:/github/cpu31/project_1/project_1.srcs/sim_1/new/top_tb.v" Line 202
close_sim
