#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar 30 14:44:24 2025
# Process ID         : 5588
# Current directory  : E:/Datum/Computer_Architecture_Project/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6728 E:\Datum\Computer_Architecture_Project\project_1\project_1.xpr
# Log file           : E:/Datum/Computer_Architecture_Project/project_1/vivado.log
# Journal file       : E:/Datum/Computer_Architecture_Project/project_1\vivado.jou
# Running On         : DESKTOP-QBI20TU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600K
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16983 MB
# Swap memory        : 3355 MB
# Total Virtual      : 20339 MB
# Available Virtual  : 8481 MB
#-----------------------------------------------------------
start_gui
open_project E:/Datum/Computer_Architecture_Project/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Datum/Computer_Architecture_Project/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Application/VIVADO/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16160
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1749.781 ; gain = 463.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.027 ; gain = 568.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.027 ; gain = 568.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.027 ; gain = 568.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2065.395 ; gain = 779.559
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.395 ; gain = 893.953
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'zero' is not permitted [E:/Datum/Computer_Architecture_Project/file/alu.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sign' is not permitted [E:/Datum/Computer_Architecture_Project/file/alu.v:46]
ERROR: [VRFC 10-8530] module 'alu' is ignored due to previous errors [E:/Datum/Computer_Architecture_Project/file/alu.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add: 0003 + 0004 = 0007
Sub: 0005 - 0002 = 0003, zero=0, sign=0
SLL: 0001 << 0002 = 0004
AND: 00ff & 0f0f = 000f
Sub: 0005 - 0005 = 0000, zero=1
Sub: 0003 - 0005 = fffe, sign=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.617 ; gain = 66.578
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/alu_tb/a}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v
update_compile_order -fileset sim_1
set_property top pc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 0 passed: pc = 0000
Test 1 passed: pc = 0002
Test 2 passed: pc = 0004
Test 3 passed: pc = 0000
Test 4 passed: pc = fffe
Simulation complete.
$finish called at time : 50 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3193.898 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3193.898 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v
set_property top imem_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'imem_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'imem_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj imem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot imem_tb_behav xil_defaultlib.imem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot imem_tb_behav xil_defaultlib.imem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.imem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot imem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "imem_tb_behav -key {Behavioral:sim_1:Functional:imem_tb} -tclbatch {imem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source imem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Address = 0000, Instruction = 0000000001100100
Address = 0002, Instruction = 0000000001100101
Address = 0004, Instruction = 0000000001100110
$finish called at time : 30 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3193.898 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v
set_property top regfile_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 0 passed: read_data1 = 0000
Test 1 passed: read_data1 = abcd
Test 2 passed: read_data1 = abcd, read_data2 = 1234
Test 3 passed: read_data1 = 0000
Test 4: read_data1 after write = 5555 (new value)
$finish called at time : 90 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 0 passed: read_data1 = 0000
Test 1 passed: read_data1 = abcd
Test 2 passed: read_data1 = abcd, read_data2 = 1234
Test 3 passed: read_data1 = 0000
Test 4: read_data1 after write = 5555 (new value)
$finish called at time : 90 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v
export_ip_user_files -of_objects  [get_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v
WARNING: [Vivado 12-818] No files matched 'E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder.v'
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3193.898 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v
set_property top adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'next_pc' on this module [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_tb_behav -key {Behavioral:sim_1:Functional:adder_tb} -tclbatch {adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing regular adder:
Test 1 passed: 0x0000 + 0x0000 = 0000
Test 2 passed: 0x0001 + 0x0001 = 0002
Test 3 passed: 0xFFFF + 0x0001 = 0000

Testing +2 adder:
Test 4 passed: 0x0000 + 2 = 0002
Test 5 passed: 0x0002 + 2 = 0004
Test 6 passed: 0xFFFE + 2 = 0000
$finish called at time : 60 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3193.898 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v
set_property top sl1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sl1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sl1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sl1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sl1_tb_behav xil_defaultlib.sl1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sl1_tb_behav xil_defaultlib.sl1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.sl1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sl1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sl1_tb_behav -key {Behavioral:sim_1:Functional:sl1_tb} -tclbatch {sl1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sl1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1 passed: 0x0001 << 1 = 0x0002
Test 2 passed: 0x8000 << 1 = 0x0000
Test 3 passed: 0xffff << 1 = 0xfffe
$finish called at time : 30 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sl1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3193.898 ; gain = 0.000
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Datum/Computer_Architecture_Project/file/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Datum/Computer_Architecture_Project/file/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3193.898 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v
set_property top mux_2x1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mux_2x1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_2x1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_2x1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_2x1_tb_behav xil_defaultlib.mux_2x1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_2x1_tb_behav xil_defaultlib.mux_2x1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.mux_2x1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_2x1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_2x1_tb_behav -key {Behavioral:sim_1:Functional:mux_2x1_tb} -tclbatch {mux_2x1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mux_2x1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1 passed: out = 0000
Test 2 passed: out = ffff
All tests completed.
$finish called at time : 20 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_2x1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3193.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 00:41:52 2025...
