
readDataPooling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000663c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  080067e0  080067e0  000167e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bec  08006bec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006bec  08006bec  00016bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bf4  08006bf4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bf8  08006bf8  00016bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08006bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  200001d4  08006dd0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  08006dd0  000207f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e471  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e97  00000000  00000000  0002e6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d10  00000000  00000000  00030550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009fa  00000000  00000000  00031260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016f5d  00000000  00000000  00031c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3be  00000000  00000000  00048bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bbb1  00000000  00000000  00055f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004634  00000000  00000000  000e1b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e615c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080067c4 	.word	0x080067c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080067c4 	.word	0x080067c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb8:	f000 fc8e 	bl	80017d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebc:	f000 f864 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec0:	f000 f92a 	bl	8001118 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ec4:	f000 f8fe 	bl	80010c4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000ec8:	f000 f8c6 	bl	8001058 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
//  stmdev_ctx_t dev_ctx;
  dev_ctx.write_reg = platform_write;
 8000ecc:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <main+0xa8>)
 8000ece:	4a24      	ldr	r2, [pc, #144]	; (8000f60 <main+0xac>)
 8000ed0:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <main+0xa8>)
 8000ed4:	4a23      	ldr	r2, [pc, #140]	; (8000f64 <main+0xb0>)
 8000ed6:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &SENSOR_BUS;
 8000ed8:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <main+0xa8>)
 8000eda:	4a23      	ldr	r2, [pc, #140]	; (8000f68 <main+0xb4>)
 8000edc:	60da      	str	r2, [r3, #12]
//  dev_ctx.handle = &hspi2;
//  stmdev_ctx_t dev_ctx;

  /* Wait sensor boot time */
  platform_delay(BOOT_TIME);
 8000ede:	200a      	movs	r0, #10
 8000ee0:	f000 fa18 	bl	8001314 <platform_delay>

  /* Check device ID */
  iis3dwb_device_id_get(&dev_ctx, &whoamI);
 8000ee4:	4921      	ldr	r1, [pc, #132]	; (8000f6c <main+0xb8>)
 8000ee6:	481d      	ldr	r0, [pc, #116]	; (8000f5c <main+0xa8>)
 8000ee8:	f002 ff9f 	bl	8003e2a <iis3dwb_device_id_get>
   while (whoamI != IIS3DWB_ID)
 8000eec:	e00b      	b.n	8000f06 <main+0x52>
	    {
	  iis3dwb_device_id_get(&dev_ctx, &whoamI);
 8000eee:	491f      	ldr	r1, [pc, #124]	; (8000f6c <main+0xb8>)
 8000ef0:	481a      	ldr	r0, [pc, #104]	; (8000f5c <main+0xa8>)
 8000ef2:	f002 ff9a 	bl	8003e2a <iis3dwb_device_id_get>
	  a += 1;
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	; (8000f70 <main+0xbc>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a1c      	ldr	r2, [pc, #112]	; (8000f70 <main+0xbc>)
 8000efe:	6013      	str	r3, [r2, #0]
	  HAL_Delay(50);
 8000f00:	2032      	movs	r0, #50	; 0x32
 8000f02:	f000 fcdb 	bl	80018bc <HAL_Delay>
   while (whoamI != IIS3DWB_ID)
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <main+0xb8>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b7b      	cmp	r3, #123	; 0x7b
 8000f0c:	d1ef      	bne.n	8000eee <main+0x3a>
	  ////Example of writing data from reg.
//	  iis3dwb_write_reg(&dev_ctx, IIS3DWB_CTRL1_XL, &scale_send, 1);
//	  keep_return = iis3dwb_xl_full_scale_set(&dev_ctx, IIS3DWB_4g);

//	  iis3dwb_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
	  iis3dwb_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 8000f0e:	4919      	ldr	r1, [pc, #100]	; (8000f74 <main+0xc0>)
 8000f10:	4812      	ldr	r0, [pc, #72]	; (8000f5c <main+0xa8>)
 8000f12:	f002 ff67 	bl	8003de4 <iis3dwb_temperature_raw_get>
	  temperature_degC = iis3dwb_from_lsb_to_celsius(data_raw_temperature);
 8000f16:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <main+0xc0>)
 8000f18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f002 ff45 	bl	8003dac <iis3dwb_from_lsb_to_celsius>
 8000f22:	eef0 7a40 	vmov.f32	s15, s0
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <main+0xc4>)
 8000f28:	edc3 7a00 	vstr	s15, [r3]

//      sprintf((char *)tx_buffer,
//              "TEMP [degC]:%6.2f\r\n", temperature_degC);

	  memcpy((char *)tx_buffer, "TEMP [degC]:%6.2f\r\n", temperature_degC);
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <main+0xc4>)
 8000f2e:	edd3 7a00 	vldr	s15, [r3]
 8000f32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f36:	ee17 2a90 	vmov	r2, s15
 8000f3a:	4910      	ldr	r1, [pc, #64]	; (8000f7c <main+0xc8>)
 8000f3c:	4810      	ldr	r0, [pc, #64]	; (8000f80 <main+0xcc>)
 8000f3e:	f003 fd70 	bl	8004a22 <memcpy>
	  HAL_UART_Transmit(&huart2, tx_buffer, sizeof(tx_buffer), 1000);
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f4a:	490d      	ldr	r1, [pc, #52]	; (8000f80 <main+0xcc>)
 8000f4c:	480d      	ldr	r0, [pc, #52]	; (8000f84 <main+0xd0>)
 8000f4e:	f002 fba0 	bl	8003692 <HAL_UART_Transmit>


//      tx_com(tx_buffer, strlen((char const *)tx_buffer));

	  HAL_Delay(500);
 8000f52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f56:	f000 fcb1 	bl	80018bc <HAL_Delay>
	  iis3dwb_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 8000f5a:	e7d8      	b.n	8000f0e <main+0x5a>
 8000f5c:	2000029c 	.word	0x2000029c
 8000f60:	08001249 	.word	0x08001249
 8000f64:	080012a5 	.word	0x080012a5
 8000f68:	200001f0 	.word	0x200001f0
 8000f6c:	20000298 	.word	0x20000298
 8000f70:	2000028c 	.word	0x2000028c
 8000f74:	20000290 	.word	0x20000290
 8000f78:	20000294 	.word	0x20000294
 8000f7c:	080067e0 	.word	0x080067e0
 8000f80:	200002ac 	.word	0x200002ac
 8000f84:	20000248 	.word	0x20000248

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	; 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0320 	add.w	r3, r7, #32
 8000f92:	2230      	movs	r2, #48	; 0x30
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f003 fcc3 	bl	8004922 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	4b27      	ldr	r3, [pc, #156]	; (8001050 <SystemClock_Config+0xc8>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb4:	4a26      	ldr	r2, [pc, #152]	; (8001050 <SystemClock_Config+0xc8>)
 8000fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fba:	6413      	str	r3, [r2, #64]	; 0x40
 8000fbc:	4b24      	ldr	r3, [pc, #144]	; (8001050 <SystemClock_Config+0xc8>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b21      	ldr	r3, [pc, #132]	; (8001054 <SystemClock_Config+0xcc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a20      	ldr	r2, [pc, #128]	; (8001054 <SystemClock_Config+0xcc>)
 8000fd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <SystemClock_Config+0xcc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fec:	2310      	movs	r3, #16
 8000fee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ff8:	2308      	movs	r3, #8
 8000ffa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000ffc:	2354      	movs	r3, #84	; 0x54
 8000ffe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001000:	2302      	movs	r3, #2
 8001002:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001004:	2304      	movs	r3, #4
 8001006:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001008:	f107 0320 	add.w	r3, r7, #32
 800100c:	4618      	mov	r0, r3
 800100e:	f000 ff65 	bl	8001edc <HAL_RCC_OscConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001018:	f000 f9c2 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101c:	230f      	movs	r3, #15
 800101e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001020:	2302      	movs	r3, #2
 8001022:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001028:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800102c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	2102      	movs	r1, #2
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f9c7 	bl	80023cc <HAL_RCC_ClockConfig>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001044:	f000 f9ac 	bl	80013a0 <Error_Handler>
  }
}
 8001048:	bf00      	nop
 800104a:	3750      	adds	r7, #80	; 0x50
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000

08001058 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800105c:	4b17      	ldr	r3, [pc, #92]	; (80010bc <MX_SPI2_Init+0x64>)
 800105e:	4a18      	ldr	r2, [pc, #96]	; (80010c0 <MX_SPI2_Init+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001062:	4b16      	ldr	r3, [pc, #88]	; (80010bc <MX_SPI2_Init+0x64>)
 8001064:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001068:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800106a:	4b14      	ldr	r3, [pc, #80]	; (80010bc <MX_SPI2_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <MX_SPI2_Init+0x64>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001076:	4b11      	ldr	r3, [pc, #68]	; (80010bc <MX_SPI2_Init+0x64>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800107c:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <MX_SPI2_Init+0x64>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <MX_SPI2_Init+0x64>)
 8001084:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001088:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <MX_SPI2_Init+0x64>)
 800108c:	2220      	movs	r2, #32
 800108e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001090:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <MX_SPI2_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <MX_SPI2_Init+0x64>)
 8001098:	2200      	movs	r2, #0
 800109a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <MX_SPI2_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <MX_SPI2_Init+0x64>)
 80010a4:	220a      	movs	r2, #10
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010a8:	4804      	ldr	r0, [pc, #16]	; (80010bc <MX_SPI2_Init+0x64>)
 80010aa:	f001 fbaf 	bl	800280c <HAL_SPI_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80010b4:	f000 f974 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200001f0 	.word	0x200001f0
 80010c0:	40003800 	.word	0x40003800

080010c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ca:	4a12      	ldr	r2, [pc, #72]	; (8001114 <MX_USART2_UART_Init+0x50>)
 80010cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ea:	220c      	movs	r2, #12
 80010ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ee:	4b08      	ldr	r3, [pc, #32]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f4:	4b06      	ldr	r3, [pc, #24]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010fa:	4805      	ldr	r0, [pc, #20]	; (8001110 <MX_USART2_UART_Init+0x4c>)
 80010fc:	f002 fa7c 	bl	80035f8 <HAL_UART_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001106:	f000 f94b 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000248 	.word	0x20000248
 8001114:	40004400 	.word	0x40004400

08001118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08a      	sub	sp, #40	; 0x28
 800111c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
 800112c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	4b41      	ldr	r3, [pc, #260]	; (8001238 <MX_GPIO_Init+0x120>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a40      	ldr	r2, [pc, #256]	; (8001238 <MX_GPIO_Init+0x120>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b3e      	ldr	r3, [pc, #248]	; (8001238 <MX_GPIO_Init+0x120>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	4b3a      	ldr	r3, [pc, #232]	; (8001238 <MX_GPIO_Init+0x120>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a39      	ldr	r2, [pc, #228]	; (8001238 <MX_GPIO_Init+0x120>)
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b37      	ldr	r3, [pc, #220]	; (8001238 <MX_GPIO_Init+0x120>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	4b33      	ldr	r3, [pc, #204]	; (8001238 <MX_GPIO_Init+0x120>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a32      	ldr	r2, [pc, #200]	; (8001238 <MX_GPIO_Init+0x120>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b30      	ldr	r3, [pc, #192]	; (8001238 <MX_GPIO_Init+0x120>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	4b2c      	ldr	r3, [pc, #176]	; (8001238 <MX_GPIO_Init+0x120>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a2b      	ldr	r2, [pc, #172]	; (8001238 <MX_GPIO_Init+0x120>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <MX_GPIO_Init+0x120>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2120      	movs	r1, #32
 80011a2:	4826      	ldr	r0, [pc, #152]	; (800123c <MX_GPIO_Init+0x124>)
 80011a4:	f000 fe66 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SSC_GPIO_Port, SSC_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2104      	movs	r1, #4
 80011ac:	4824      	ldr	r0, [pc, #144]	; (8001240 <MX_GPIO_Init+0x128>)
 80011ae:	f000 fe61 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b8:	4821      	ldr	r0, [pc, #132]	; (8001240 <MX_GPIO_Init+0x128>)
 80011ba:	f000 fe5b 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011c4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	481b      	ldr	r0, [pc, #108]	; (8001244 <MX_GPIO_Init+0x12c>)
 80011d6:	f000 fcc9 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011da:	2320      	movs	r3, #32
 80011dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011de:	2301      	movs	r3, #1
 80011e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4812      	ldr	r0, [pc, #72]	; (800123c <MX_GPIO_Init+0x124>)
 80011f2:	f000 fcbb 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SSC_Pin */
  GPIO_InitStruct.Pin = SSC_Pin;
 80011f6:	2304      	movs	r3, #4
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SSC_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	480c      	ldr	r0, [pc, #48]	; (8001240 <MX_GPIO_Init+0x128>)
 800120e:	f000 fcad 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800121c:	2301      	movs	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001220:	2302      	movs	r3, #2
 8001222:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	4805      	ldr	r0, [pc, #20]	; (8001240 <MX_GPIO_Init+0x128>)
 800122c:	f000 fc9e 	bl	8001b6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001230:	bf00      	nop
 8001232:	3728      	adds	r7, #40	; 0x28
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40023800 	.word	0x40023800
 800123c:	40020000 	.word	0x40020000
 8001240:	40020400 	.word	0x40020400
 8001244:	40020800 	.word	0x40020800

08001248 <platform_write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	461a      	mov	r2, r3
 8001254:	460b      	mov	r3, r1
 8001256:	72fb      	strb	r3, [r7, #11]
 8001258:	4613      	mov	r3, r2
 800125a:	813b      	strh	r3, [r7, #8]
	  tx_buf_rmt[ 0 ] = reg;
 800125c:	4a0e      	ldr	r2, [pc, #56]	; (8001298 <platform_write+0x50>)
 800125e:	7afb      	ldrb	r3, [r7, #11]
 8001260:	7013      	strb	r3, [r2, #0]
	  tx_buf_rmt[ 1 ] = *bufp;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	781a      	ldrb	r2, [r3, #0]
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <platform_write+0x50>)
 8001268:	705a      	strb	r2, [r3, #1]
	  tx_set_cs = 1;
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <platform_write+0x54>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001276:	480a      	ldr	r0, [pc, #40]	; (80012a0 <platform_write+0x58>)
 8001278:	f000 fdfc 	bl	8001e74 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_IT(handle, tx_buf_rmt, len+1);
 800127c:	893b      	ldrh	r3, [r7, #8]
 800127e:	3301      	adds	r3, #1
 8001280:	b29b      	uxth	r3, r3
 8001282:	461a      	mov	r2, r3
 8001284:	4904      	ldr	r1, [pc, #16]	; (8001298 <platform_write+0x50>)
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f001 fb4a 	bl	8002920 <HAL_SPI_Transmit_IT>

	  return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000698 	.word	0x20000698
 800129c:	20000694 	.word	0x20000694
 80012a0:	40020400 	.word	0x40020400

080012a4 <platform_read>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	461a      	mov	r2, r3
 80012b0:	460b      	mov	r3, r1
 80012b2:	72fb      	strb	r3, [r7, #11]
 80012b4:	4613      	mov	r3, r2
 80012b6:	813b      	strh	r3, [r7, #8]
	  tx_buf_rmt[ 0 ] = reg;
 80012b8:	4a13      	ldr	r2, [pc, #76]	; (8001308 <platform_read+0x64>)
 80012ba:	7afb      	ldrb	r3, [r7, #11]
 80012bc:	7013      	strb	r3, [r2, #0]
	  tx_buf_rmt[ 0 ] |= 0x80;
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <platform_read+0x64>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <platform_read+0x64>)
 80012ca:	701a      	strb	r2, [r3, #0]
	  tx_buf_rmt[ 1 ] = 0x00;
 80012cc:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <platform_read+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	705a      	strb	r2, [r3, #1]

	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d8:	480c      	ldr	r0, [pc, #48]	; (800130c <platform_read+0x68>)
 80012da:	f000 fdcb 	bl	8001e74 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_IT(handle, tx_buf_rmt, 2);
 80012de:	2202      	movs	r2, #2
 80012e0:	4909      	ldr	r1, [pc, #36]	; (8001308 <platform_read+0x64>)
 80012e2:	68f8      	ldr	r0, [r7, #12]
 80012e4:	f001 fb1c 	bl	8002920 <HAL_SPI_Transmit_IT>
	  HAL_SPI_Receive_IT(handle, bufp, len);
 80012e8:	893b      	ldrh	r3, [r7, #8]
 80012ea:	461a      	mov	r2, r3
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	68f8      	ldr	r0, [r7, #12]
 80012f0:	f001 fba0 	bl	8002a34 <HAL_SPI_Receive_IT>

	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80012f4:	2120      	movs	r1, #32
 80012f6:	4806      	ldr	r0, [pc, #24]	; (8001310 <platform_read+0x6c>)
 80012f8:	f000 fdd5 	bl	8001ea6 <HAL_GPIO_TogglePin>
	  return 0;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000698 	.word	0x20000698
 800130c:	40020400 	.word	0x40020400
 8001310:	40020000 	.word	0x40020000

08001314 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 facd 	bl	80018bc <HAL_Delay>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <HAL_SPI_TxCpltCallback>:
      tx_com(tx_buffer, strlen((char const *)tx_buffer));
    }
  }
}
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

	if(hspi->Instance == hspi2.Instance)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <HAL_SPI_TxCpltCallback+0x38>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d10c      	bne.n	800135a <HAL_SPI_TxCpltCallback+0x2e>
		 {
			if(tx_set_cs){
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <HAL_SPI_TxCpltCallback+0x3c>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d008      	beq.n	800135a <HAL_SPI_TxCpltCallback+0x2e>
				HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800134e:	4807      	ldr	r0, [pc, #28]	; (800136c <HAL_SPI_TxCpltCallback+0x40>)
 8001350:	f000 fd90 	bl	8001e74 <HAL_GPIO_WritePin>
				tx_set_cs = 0;
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <HAL_SPI_TxCpltCallback+0x3c>)
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
			}
		 }
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200001f0 	.word	0x200001f0
 8001368:	20000694 	.word	0x20000694
 800136c:	40020400 	.word	0x40020400

08001370 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]

	if(hspi->Instance == hspi2.Instance)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <HAL_SPI_RxCpltCallback+0x28>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	429a      	cmp	r2, r3
 8001382:	d105      	bne.n	8001390 <HAL_SPI_RxCpltCallback+0x20>
	 {
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 7100 	mov.w	r1, #512	; 0x200
 800138a:	4804      	ldr	r0, [pc, #16]	; (800139c <HAL_SPI_RxCpltCallback+0x2c>)
 800138c:	f000 fd72 	bl	8001e74 <HAL_GPIO_WritePin>
//		Rxflag = 1;
	 }
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200001f0 	.word	0x200001f0
 800139c:	40020400 	.word	0x40020400

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <Error_Handler+0x8>
	...

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <HAL_MspInit+0x4c>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ba:	4a0f      	ldr	r2, [pc, #60]	; (80013f8 <HAL_MspInit+0x4c>)
 80013bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c0:	6453      	str	r3, [r2, #68]	; 0x44
 80013c2:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <HAL_MspInit+0x4c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	4a08      	ldr	r2, [pc, #32]	; (80013f8 <HAL_MspInit+0x4c>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	; 0x40
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ea:	2007      	movs	r0, #7
 80013ec:	f000 fb5a 	bl	8001aa4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800

080013fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a2c      	ldr	r2, [pc, #176]	; (80014cc <HAL_SPI_MspInit+0xd0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d152      	bne.n	80014c4 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	4a2a      	ldr	r2, [pc, #168]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142c:	6413      	str	r3, [r2, #64]	; 0x40
 800142e:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	4a23      	ldr	r2, [pc, #140]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001444:	f043 0304 	orr.w	r3, r3, #4
 8001448:	6313      	str	r3, [r2, #48]	; 0x30
 800144a:	4b21      	ldr	r3, [pc, #132]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <HAL_SPI_MspInit+0xd4>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001472:	230c      	movs	r3, #12
 8001474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001482:	2305      	movs	r3, #5
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	4811      	ldr	r0, [pc, #68]	; (80014d4 <HAL_SPI_MspInit+0xd8>)
 800148e:	f000 fb6d 	bl	8001b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a4:	2305      	movs	r3, #5
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	480a      	ldr	r0, [pc, #40]	; (80014d8 <HAL_SPI_MspInit+0xdc>)
 80014b0:	f000 fb5c 	bl	8001b6c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2024      	movs	r0, #36	; 0x24
 80014ba:	f000 fafe 	bl	8001aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014be:	2024      	movs	r0, #36	; 0x24
 80014c0:	f000 fb17 	bl	8001af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014c4:	bf00      	nop
 80014c6:	3728      	adds	r7, #40	; 0x28
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40003800 	.word	0x40003800
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020800 	.word	0x40020800
 80014d8:	40020400 	.word	0x40020400

080014dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a19      	ldr	r2, [pc, #100]	; (8001560 <HAL_UART_MspInit+0x84>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d12b      	bne.n	8001556 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b18      	ldr	r3, [pc, #96]	; (8001564 <HAL_UART_MspInit+0x88>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	4a17      	ldr	r2, [pc, #92]	; (8001564 <HAL_UART_MspInit+0x88>)
 8001508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800150c:	6413      	str	r3, [r2, #64]	; 0x40
 800150e:	4b15      	ldr	r3, [pc, #84]	; (8001564 <HAL_UART_MspInit+0x88>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <HAL_UART_MspInit+0x88>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a10      	ldr	r2, [pc, #64]	; (8001564 <HAL_UART_MspInit+0x88>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <HAL_UART_MspInit+0x88>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001536:	230c      	movs	r3, #12
 8001538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153a:	2302      	movs	r3, #2
 800153c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001542:	2303      	movs	r3, #3
 8001544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001546:	2307      	movs	r3, #7
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	4619      	mov	r1, r3
 8001550:	4805      	ldr	r0, [pc, #20]	; (8001568 <HAL_UART_MspInit+0x8c>)
 8001552:	f000 fb0b 	bl	8001b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001556:	bf00      	nop
 8001558:	3728      	adds	r7, #40	; 0x28
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40004400 	.word	0x40004400
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000

0800156c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001570:	e7fe      	b.n	8001570 <NMI_Handler+0x4>

08001572 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001572:	b480      	push	{r7}
 8001574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001576:	e7fe      	b.n	8001576 <HardFault_Handler+0x4>

08001578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800157c:	e7fe      	b.n	800157c <MemManage_Handler+0x4>

0800157e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001582:	e7fe      	b.n	8001582 <BusFault_Handler+0x4>

08001584 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001588:	e7fe      	b.n	8001588 <UsageFault_Handler+0x4>

0800158a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800158a:	b480      	push	{r7}
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b8:	f000 f960 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}

080015c0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80015c4:	4802      	ldr	r0, [pc, #8]	; (80015d0 <SPI2_IRQHandler+0x10>)
 80015c6:	f001 fb67 	bl	8002c98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200001f0 	.word	0x200001f0

080015d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return 1;
 80015d8:	2301      	movs	r3, #1
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_kill>:

int _kill(int pid, int sig)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ee:	f003 f9eb 	bl	80049c8 <__errno>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2216      	movs	r2, #22
 80015f6:	601a      	str	r2, [r3, #0]
  return -1;
 80015f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_exit>:

void _exit (int status)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800160c:	f04f 31ff 	mov.w	r1, #4294967295
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ffe7 	bl	80015e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001616:	e7fe      	b.n	8001616 <_exit+0x12>

08001618 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	e00a      	b.n	8001640 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800162a:	f3af 8000 	nop.w
 800162e:	4601      	mov	r1, r0
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	1c5a      	adds	r2, r3, #1
 8001634:	60ba      	str	r2, [r7, #8]
 8001636:	b2ca      	uxtb	r2, r1
 8001638:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	3301      	adds	r3, #1
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	429a      	cmp	r2, r3
 8001646:	dbf0      	blt.n	800162a <_read+0x12>
  }

  return len;
 8001648:	687b      	ldr	r3, [r7, #4]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e009      	b.n	8001678 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	60ba      	str	r2, [r7, #8]
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	3301      	adds	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	dbf1      	blt.n	8001664 <_write+0x12>
  }
  return len;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <_close>:

int _close(int file)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001696:	4618      	mov	r0, r3
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
 80016aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016b2:	605a      	str	r2, [r3, #4]
  return 0;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_isatty>:

int _isatty(int file)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <_sbrk+0x5c>)
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <_sbrk+0x60>)
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <_sbrk+0x64>)
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <_sbrk+0x68>)
 8001714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	d207      	bcs.n	8001734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001724:	f003 f950 	bl	80049c8 <__errno>
 8001728:	4603      	mov	r3, r0
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172e:	f04f 33ff 	mov.w	r3, #4294967295
 8001732:	e009      	b.n	8001748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <_sbrk+0x64>)
 8001744:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20020000 	.word	0x20020000
 8001754:	00000400 	.word	0x00000400
 8001758:	2000069c 	.word	0x2000069c
 800175c:	200007f0 	.word	0x200007f0

08001760 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <SystemInit+0x20>)
 8001766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800176a:	4a05      	ldr	r2, [pc, #20]	; (8001780 <SystemInit+0x20>)
 800176c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
	}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800178a:	490e      	ldr	r1, [pc, #56]	; (80017c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800178c:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001790:	e002      	b.n	8001798 <LoopCopyDataInit>

08001792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001796:	3304      	adds	r3, #4

08001798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800179c:	d3f9      	bcc.n	8001792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179e:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017a0:	4c0b      	ldr	r4, [pc, #44]	; (80017d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a4:	e001      	b.n	80017aa <LoopFillZerobss>

080017a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a8:	3204      	adds	r2, #4

080017aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017ae:	f7ff ffd7 	bl	8001760 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017b2:	f003 f90f 	bl	80049d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017b6:	f7ff fb7d 	bl	8000eb4 <main>
  bx  lr    
 80017ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017c8:	08006bfc 	.word	0x08006bfc
  ldr r2, =_sbss
 80017cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017d0:	200007f0 	.word	0x200007f0

080017d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC_IRQHandler>
	...

080017d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017dc:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <HAL_Init+0x40>)
 80017e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <HAL_Init+0x40>)
 80017ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a07      	ldr	r2, [pc, #28]	; (8001818 <HAL_Init+0x40>)
 80017fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001800:	2003      	movs	r0, #3
 8001802:	f000 f94f 	bl	8001aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001806:	2000      	movs	r0, #0
 8001808:	f000 f808 	bl	800181c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800180c:	f7ff fdce 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023c00 	.word	0x40023c00

0800181c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_InitTick+0x54>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_InitTick+0x58>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001832:	fbb3 f3f1 	udiv	r3, r3, r1
 8001836:	fbb2 f3f3 	udiv	r3, r2, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f000 f967 	bl	8001b0e <HAL_SYSTICK_Config>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e00e      	b.n	8001868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d80a      	bhi.n	8001866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001850:	2200      	movs	r2, #0
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f000 f92f 	bl	8001aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800185c:	4a06      	ldr	r2, [pc, #24]	; (8001878 <HAL_InitTick+0x5c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	e000      	b.n	8001868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000000 	.word	0x20000000
 8001874:	20000008 	.word	0x20000008
 8001878:	20000004 	.word	0x20000004

0800187c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_IncTick+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_IncTick+0x24>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4413      	add	r3, r2
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <HAL_IncTick+0x24>)
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000008 	.word	0x20000008
 80018a0:	200006a0 	.word	0x200006a0

080018a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <HAL_GetTick+0x14>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	200006a0 	.word	0x200006a0

080018bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c4:	f7ff ffee 	bl	80018a4 <HAL_GetTick>
 80018c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d4:	d005      	beq.n	80018e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <HAL_Delay+0x44>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018e2:	bf00      	nop
 80018e4:	f7ff ffde 	bl	80018a4 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d8f7      	bhi.n	80018e4 <HAL_Delay+0x28>
  {
  }
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000008 	.word	0x20000008

08001904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001914:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <__NVIC_SetPriorityGrouping+0x44>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001920:	4013      	ands	r3, r2
 8001922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800192c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001936:	4a04      	ldr	r2, [pc, #16]	; (8001948 <__NVIC_SetPriorityGrouping+0x44>)
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	60d3      	str	r3, [r2, #12]
}
 800193c:	bf00      	nop
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001950:	4b04      	ldr	r3, [pc, #16]	; (8001964 <__NVIC_GetPriorityGrouping+0x18>)
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	f003 0307 	and.w	r3, r3, #7
}
 800195a:	4618      	mov	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	2b00      	cmp	r3, #0
 8001978:	db0b      	blt.n	8001992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	f003 021f 	and.w	r2, r3, #31
 8001980:	4907      	ldr	r1, [pc, #28]	; (80019a0 <__NVIC_EnableIRQ+0x38>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	095b      	lsrs	r3, r3, #5
 8001988:	2001      	movs	r0, #1
 800198a:	fa00 f202 	lsl.w	r2, r0, r2
 800198e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db0a      	blt.n	80019ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	490c      	ldr	r1, [pc, #48]	; (80019f0 <__NVIC_SetPriority+0x4c>)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	440b      	add	r3, r1
 80019c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019cc:	e00a      	b.n	80019e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4908      	ldr	r1, [pc, #32]	; (80019f4 <__NVIC_SetPriority+0x50>)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	3b04      	subs	r3, #4
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	440b      	add	r3, r1
 80019e2:	761a      	strb	r2, [r3, #24]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000e100 	.word	0xe000e100
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	; 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f1c3 0307 	rsb	r3, r3, #7
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	bf28      	it	cs
 8001a16:	2304      	movcs	r3, #4
 8001a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2b06      	cmp	r3, #6
 8001a20:	d902      	bls.n	8001a28 <NVIC_EncodePriority+0x30>
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b03      	subs	r3, #3
 8001a26:	e000      	b.n	8001a2a <NVIC_EncodePriority+0x32>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43da      	mvns	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	4313      	orrs	r3, r2
         );
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3724      	adds	r7, #36	; 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a70:	d301      	bcc.n	8001a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00f      	b.n	8001a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a76:	4a0a      	ldr	r2, [pc, #40]	; (8001aa0 <SysTick_Config+0x40>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7e:	210f      	movs	r1, #15
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f7ff ff8e 	bl	80019a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <SysTick_Config+0x40>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8e:	4b04      	ldr	r3, [pc, #16]	; (8001aa0 <SysTick_Config+0x40>)
 8001a90:	2207      	movs	r2, #7
 8001a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	e000e010 	.word	0xe000e010

08001aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff ff29 	bl	8001904 <__NVIC_SetPriorityGrouping>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
 8001ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001acc:	f7ff ff3e 	bl	800194c <__NVIC_GetPriorityGrouping>
 8001ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	6978      	ldr	r0, [r7, #20]
 8001ad8:	f7ff ff8e 	bl	80019f8 <NVIC_EncodePriority>
 8001adc:	4602      	mov	r2, r0
 8001ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae2:	4611      	mov	r1, r2
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff5d 	bl	80019a4 <__NVIC_SetPriority>
}
 8001aea:	bf00      	nop
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	4603      	mov	r3, r0
 8001afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff31 	bl	8001968 <__NVIC_EnableIRQ>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7ff ffa2 	bl	8001a60 <SysTick_Config>
 8001b1c:	4603      	mov	r3, r0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d004      	beq.n	8001b44 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2280      	movs	r2, #128	; 0x80
 8001b3e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e00c      	b.n	8001b5e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2205      	movs	r2, #5
 8001b48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
	...

08001b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b089      	sub	sp, #36	; 0x24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	e159      	b.n	8001e3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b88:	2201      	movs	r2, #1
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b9c:	693a      	ldr	r2, [r7, #16]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	f040 8148 	bne.w	8001e36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d005      	beq.n	8001bbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d130      	bne.n	8001c20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2203      	movs	r2, #3
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4013      	ands	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	f003 0201 	and.w	r2, r3, #1
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 0303 	and.w	r3, r3, #3
 8001c28:	2b03      	cmp	r3, #3
 8001c2a:	d017      	beq.n	8001c5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	2203      	movs	r2, #3
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4013      	ands	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d123      	bne.n	8001cb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	08da      	lsrs	r2, r3, #3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3208      	adds	r2, #8
 8001c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	f003 0307 	and.w	r3, r3, #7
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	220f      	movs	r2, #15
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	691a      	ldr	r2, [r3, #16]
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	08da      	lsrs	r2, r3, #3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	3208      	adds	r2, #8
 8001caa:	69b9      	ldr	r1, [r7, #24]
 8001cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	2203      	movs	r2, #3
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0203 	and.w	r2, r3, #3
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f000 80a2 	beq.w	8001e36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b57      	ldr	r3, [pc, #348]	; (8001e54 <HAL_GPIO_Init+0x2e8>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfa:	4a56      	ldr	r2, [pc, #344]	; (8001e54 <HAL_GPIO_Init+0x2e8>)
 8001cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d00:	6453      	str	r3, [r2, #68]	; 0x44
 8001d02:	4b54      	ldr	r3, [pc, #336]	; (8001e54 <HAL_GPIO_Init+0x2e8>)
 8001d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d0e:	4a52      	ldr	r2, [pc, #328]	; (8001e58 <HAL_GPIO_Init+0x2ec>)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a49      	ldr	r2, [pc, #292]	; (8001e5c <HAL_GPIO_Init+0x2f0>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d019      	beq.n	8001d6e <HAL_GPIO_Init+0x202>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a48      	ldr	r2, [pc, #288]	; (8001e60 <HAL_GPIO_Init+0x2f4>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d013      	beq.n	8001d6a <HAL_GPIO_Init+0x1fe>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a47      	ldr	r2, [pc, #284]	; (8001e64 <HAL_GPIO_Init+0x2f8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d00d      	beq.n	8001d66 <HAL_GPIO_Init+0x1fa>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a46      	ldr	r2, [pc, #280]	; (8001e68 <HAL_GPIO_Init+0x2fc>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d007      	beq.n	8001d62 <HAL_GPIO_Init+0x1f6>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a45      	ldr	r2, [pc, #276]	; (8001e6c <HAL_GPIO_Init+0x300>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d101      	bne.n	8001d5e <HAL_GPIO_Init+0x1f2>
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	e008      	b.n	8001d70 <HAL_GPIO_Init+0x204>
 8001d5e:	2307      	movs	r3, #7
 8001d60:	e006      	b.n	8001d70 <HAL_GPIO_Init+0x204>
 8001d62:	2303      	movs	r3, #3
 8001d64:	e004      	b.n	8001d70 <HAL_GPIO_Init+0x204>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e002      	b.n	8001d70 <HAL_GPIO_Init+0x204>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_GPIO_Init+0x204>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	f002 0203 	and.w	r2, r2, #3
 8001d76:	0092      	lsls	r2, r2, #2
 8001d78:	4093      	lsls	r3, r2
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d80:	4935      	ldr	r1, [pc, #212]	; (8001e58 <HAL_GPIO_Init+0x2ec>)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	089b      	lsrs	r3, r3, #2
 8001d86:	3302      	adds	r3, #2
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d8e:	4b38      	ldr	r3, [pc, #224]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001db2:	4a2f      	ldr	r2, [pc, #188]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001db8:	4b2d      	ldr	r3, [pc, #180]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ddc:	4a24      	ldr	r2, [pc, #144]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001de2:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	43db      	mvns	r3, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4013      	ands	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e06:	4a1a      	ldr	r2, [pc, #104]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e0c:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	43db      	mvns	r3, r3
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d003      	beq.n	8001e30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e30:	4a0f      	ldr	r2, [pc, #60]	; (8001e70 <HAL_GPIO_Init+0x304>)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	61fb      	str	r3, [r7, #28]
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	2b0f      	cmp	r3, #15
 8001e40:	f67f aea2 	bls.w	8001b88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3724      	adds	r7, #36	; 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40013800 	.word	0x40013800
 8001e5c:	40020000 	.word	0x40020000
 8001e60:	40020400 	.word	0x40020400
 8001e64:	40020800 	.word	0x40020800
 8001e68:	40020c00 	.word	0x40020c00
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40013c00 	.word	0x40013c00

08001e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
 8001e80:	4613      	mov	r3, r2
 8001e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e84:	787b      	ldrb	r3, [r7, #1]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e90:	e003      	b.n	8001e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e92:	887b      	ldrh	r3, [r7, #2]
 8001e94:	041a      	lsls	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	619a      	str	r2, [r3, #24]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001eb8:	887a      	ldrh	r2, [r7, #2]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	041a      	lsls	r2, r3, #16
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43d9      	mvns	r1, r3
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	400b      	ands	r3, r1
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	619a      	str	r2, [r3, #24]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e267      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d075      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001efa:	4b88      	ldr	r3, [pc, #544]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d00c      	beq.n	8001f20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f06:	4b85      	ldr	r3, [pc, #532]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d112      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f12:	4b82      	ldr	r3, [pc, #520]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1e:	d10b      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	4b7e      	ldr	r3, [pc, #504]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d05b      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x108>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d157      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e242      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f40:	d106      	bne.n	8001f50 <HAL_RCC_OscConfig+0x74>
 8001f42:	4b76      	ldr	r3, [pc, #472]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a75      	ldr	r2, [pc, #468]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	e01d      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f58:	d10c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x98>
 8001f5a:	4b70      	ldr	r3, [pc, #448]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a6f      	ldr	r2, [pc, #444]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4b6d      	ldr	r3, [pc, #436]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a6c      	ldr	r2, [pc, #432]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e00b      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f74:	4b69      	ldr	r3, [pc, #420]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a68      	ldr	r2, [pc, #416]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	4b66      	ldr	r3, [pc, #408]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a65      	ldr	r2, [pc, #404]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d013      	beq.n	8001fbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f94:	f7ff fc86 	bl	80018a4 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f9c:	f7ff fc82 	bl	80018a4 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b64      	cmp	r3, #100	; 0x64
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e207      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	4b5b      	ldr	r3, [pc, #364]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0xc0>
 8001fba:	e014      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fc72 	bl	80018a4 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff fc6e 	bl	80018a4 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	; 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e1f3      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd6:	4b51      	ldr	r3, [pc, #324]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xe8>
 8001fe2:	e000      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d063      	beq.n	80020ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ff2:	4b4a      	ldr	r3, [pc, #296]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00b      	beq.n	8002016 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ffe:	4b47      	ldr	r3, [pc, #284]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002006:	2b08      	cmp	r3, #8
 8002008:	d11c      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200a:	4b44      	ldr	r3, [pc, #272]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002016:	4b41      	ldr	r3, [pc, #260]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d005      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d001      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e1c7      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202e:	4b3b      	ldr	r3, [pc, #236]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4937      	ldr	r1, [pc, #220]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002042:	e03a      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204c:	4b34      	ldr	r3, [pc, #208]	; (8002120 <HAL_RCC_OscConfig+0x244>)
 800204e:	2201      	movs	r2, #1
 8002050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7ff fc27 	bl	80018a4 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205a:	f7ff fc23 	bl	80018a4 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e1a8      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206c:	4b2b      	ldr	r3, [pc, #172]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b28      	ldr	r3, [pc, #160]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4925      	ldr	r1, [pc, #148]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002088:	4313      	orrs	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
 800208c:	e015      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <HAL_RCC_OscConfig+0x244>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff fc06 	bl	80018a4 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800209c:	f7ff fc02 	bl	80018a4 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e187      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ae:	4b1b      	ldr	r3, [pc, #108]	; (800211c <HAL_RCC_OscConfig+0x240>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d036      	beq.n	8002134 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d016      	beq.n	80020fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <HAL_RCC_OscConfig+0x248>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d4:	f7ff fbe6 	bl	80018a4 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020dc:	f7ff fbe2 	bl	80018a4 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e167      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_RCC_OscConfig+0x240>)
 80020f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCC_OscConfig+0x200>
 80020fa:	e01b      	b.n	8002134 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <HAL_RCC_OscConfig+0x248>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7ff fbcf 	bl	80018a4 <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	e00e      	b.n	8002128 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210a:	f7ff fbcb 	bl	80018a4 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d907      	bls.n	8002128 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e150      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
 800211c:	40023800 	.word	0x40023800
 8002120:	42470000 	.word	0x42470000
 8002124:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002128:	4b88      	ldr	r3, [pc, #544]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800212a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1ea      	bne.n	800210a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 8097 	beq.w	8002270 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002146:	4b81      	ldr	r3, [pc, #516]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10f      	bne.n	8002172 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	4b7d      	ldr	r3, [pc, #500]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	4a7c      	ldr	r2, [pc, #496]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800215c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002160:	6413      	str	r3, [r2, #64]	; 0x40
 8002162:	4b7a      	ldr	r3, [pc, #488]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216e:	2301      	movs	r3, #1
 8002170:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	4b77      	ldr	r3, [pc, #476]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217a:	2b00      	cmp	r3, #0
 800217c:	d118      	bne.n	80021b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217e:	4b74      	ldr	r3, [pc, #464]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a73      	ldr	r2, [pc, #460]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218a:	f7ff fb8b 	bl	80018a4 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002192:	f7ff fb87 	bl	80018a4 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e10c      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a4:	4b6a      	ldr	r3, [pc, #424]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_OscConfig+0x2ea>
 80021b8:	4b64      	ldr	r3, [pc, #400]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021bc:	4a63      	ldr	r2, [pc, #396]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	6713      	str	r3, [r2, #112]	; 0x70
 80021c4:	e01c      	b.n	8002200 <HAL_RCC_OscConfig+0x324>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x30c>
 80021ce:	4b5f      	ldr	r3, [pc, #380]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d2:	4a5e      	ldr	r2, [pc, #376]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	6713      	str	r3, [r2, #112]	; 0x70
 80021da:	4b5c      	ldr	r3, [pc, #368]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021de:	4a5b      	ldr	r2, [pc, #364]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6713      	str	r3, [r2, #112]	; 0x70
 80021e6:	e00b      	b.n	8002200 <HAL_RCC_OscConfig+0x324>
 80021e8:	4b58      	ldr	r3, [pc, #352]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ec:	4a57      	ldr	r2, [pc, #348]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ee:	f023 0301 	bic.w	r3, r3, #1
 80021f2:	6713      	str	r3, [r2, #112]	; 0x70
 80021f4:	4b55      	ldr	r3, [pc, #340]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f8:	4a54      	ldr	r2, [pc, #336]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021fa:	f023 0304 	bic.w	r3, r3, #4
 80021fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d015      	beq.n	8002234 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002208:	f7ff fb4c 	bl	80018a4 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220e:	e00a      	b.n	8002226 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002210:	f7ff fb48 	bl	80018a4 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	f241 3288 	movw	r2, #5000	; 0x1388
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e0cb      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002226:	4b49      	ldr	r3, [pc, #292]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0ee      	beq.n	8002210 <HAL_RCC_OscConfig+0x334>
 8002232:	e014      	b.n	800225e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002234:	f7ff fb36 	bl	80018a4 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800223c:	f7ff fb32 	bl	80018a4 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	f241 3288 	movw	r2, #5000	; 0x1388
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e0b5      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002252:	4b3e      	ldr	r3, [pc, #248]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1ee      	bne.n	800223c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800225e:	7dfb      	ldrb	r3, [r7, #23]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d105      	bne.n	8002270 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002264:	4b39      	ldr	r3, [pc, #228]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	4a38      	ldr	r2, [pc, #224]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800226a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800226e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 80a1 	beq.w	80023bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800227a:	4b34      	ldr	r3, [pc, #208]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b08      	cmp	r3, #8
 8002284:	d05c      	beq.n	8002340 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d141      	bne.n	8002312 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800228e:	4b31      	ldr	r3, [pc, #196]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002294:	f7ff fb06 	bl	80018a4 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800229c:	f7ff fb02 	bl	80018a4 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e087      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ae:	4b27      	ldr	r3, [pc, #156]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	019b      	lsls	r3, r3, #6
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	3b01      	subs	r3, #1
 80022d4:	041b      	lsls	r3, r3, #16
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	491b      	ldr	r1, [pc, #108]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e4:	4b1b      	ldr	r3, [pc, #108]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ea:	f7ff fadb 	bl	80018a4 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f2:	f7ff fad7 	bl	80018a4 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e05c      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x416>
 8002310:	e054      	b.n	80023bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002318:	f7ff fac4 	bl	80018a4 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002320:	f7ff fac0 	bl	80018a4 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e045      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f0      	bne.n	8002320 <HAL_RCC_OscConfig+0x444>
 800233e:	e03d      	b.n	80023bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d107      	bne.n	8002358 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e038      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
 800234c:	40023800 	.word	0x40023800
 8002350:	40007000 	.word	0x40007000
 8002354:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002358:	4b1b      	ldr	r3, [pc, #108]	; (80023c8 <HAL_RCC_OscConfig+0x4ec>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d028      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d121      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237e:	429a      	cmp	r2, r3
 8002380:	d11a      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002388:	4013      	ands	r3, r2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800238e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002390:	4293      	cmp	r3, r2
 8002392:	d111      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	085b      	lsrs	r3, r3, #1
 80023a0:	3b01      	subs	r3, #1
 80023a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d107      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d001      	beq.n	80023bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40023800 	.word	0x40023800

080023cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0cc      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023e0:	4b68      	ldr	r3, [pc, #416]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d90c      	bls.n	8002408 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ee:	4b65      	ldr	r3, [pc, #404]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b63      	ldr	r3, [pc, #396]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0b8      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b59      	ldr	r3, [pc, #356]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a58      	ldr	r2, [pc, #352]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800242a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002438:	4b53      	ldr	r3, [pc, #332]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	4a52      	ldr	r2, [pc, #328]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002442:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002444:	4b50      	ldr	r3, [pc, #320]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	494d      	ldr	r1, [pc, #308]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	4313      	orrs	r3, r2
 8002454:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d044      	beq.n	80024ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	4b47      	ldr	r3, [pc, #284]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d119      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e07f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d003      	beq.n	800248a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002486:	2b03      	cmp	r3, #3
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248a:	4b3f      	ldr	r3, [pc, #252]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d109      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e06f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249a:	4b3b      	ldr	r3, [pc, #236]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e067      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024aa:	4b37      	ldr	r3, [pc, #220]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f023 0203 	bic.w	r2, r3, #3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	4934      	ldr	r1, [pc, #208]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024bc:	f7ff f9f2 	bl	80018a4 <HAL_GetTick>
 80024c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c2:	e00a      	b.n	80024da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c4:	f7ff f9ee 	bl	80018a4 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e04f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 020c 	and.w	r2, r3, #12
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d1eb      	bne.n	80024c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024ec:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d20c      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e032      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4916      	ldr	r1, [pc, #88]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	490e      	ldr	r1, [pc, #56]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002552:	f000 f821 	bl	8002598 <HAL_RCC_GetSysClockFreq>
 8002556:	4602      	mov	r2, r0
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	490a      	ldr	r1, [pc, #40]	; (800258c <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	5ccb      	ldrb	r3, [r1, r3]
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	4a09      	ldr	r2, [pc, #36]	; (8002590 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_RCC_ClockConfig+0x1c8>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f952 	bl	800181c <HAL_InitTick>

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40023c00 	.word	0x40023c00
 8002588:	40023800 	.word	0x40023800
 800258c:	08006864 	.word	0x08006864
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004

08002598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800259c:	b094      	sub	sp, #80	; 0x50
 800259e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	647b      	str	r3, [r7, #68]	; 0x44
 80025a4:	2300      	movs	r3, #0
 80025a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025a8:	2300      	movs	r3, #0
 80025aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025b0:	4b79      	ldr	r3, [pc, #484]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 030c 	and.w	r3, r3, #12
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d00d      	beq.n	80025d8 <HAL_RCC_GetSysClockFreq+0x40>
 80025bc:	2b08      	cmp	r3, #8
 80025be:	f200 80e1 	bhi.w	8002784 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d002      	beq.n	80025cc <HAL_RCC_GetSysClockFreq+0x34>
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	d003      	beq.n	80025d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025ca:	e0db      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025cc:	4b73      	ldr	r3, [pc, #460]	; (800279c <HAL_RCC_GetSysClockFreq+0x204>)
 80025ce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80025d0:	e0db      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025d2:	4b73      	ldr	r3, [pc, #460]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80025d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025d6:	e0d8      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d8:	4b6f      	ldr	r3, [pc, #444]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025e0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025e2:	4b6d      	ldr	r3, [pc, #436]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d063      	beq.n	80026b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ee:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	099b      	lsrs	r3, r3, #6
 80025f4:	2200      	movs	r2, #0
 80025f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80025f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80025fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002600:	633b      	str	r3, [r7, #48]	; 0x30
 8002602:	2300      	movs	r3, #0
 8002604:	637b      	str	r3, [r7, #52]	; 0x34
 8002606:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800260a:	4622      	mov	r2, r4
 800260c:	462b      	mov	r3, r5
 800260e:	f04f 0000 	mov.w	r0, #0
 8002612:	f04f 0100 	mov.w	r1, #0
 8002616:	0159      	lsls	r1, r3, #5
 8002618:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800261c:	0150      	lsls	r0, r2, #5
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4621      	mov	r1, r4
 8002624:	1a51      	subs	r1, r2, r1
 8002626:	6139      	str	r1, [r7, #16]
 8002628:	4629      	mov	r1, r5
 800262a:	eb63 0301 	sbc.w	r3, r3, r1
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	f04f 0200 	mov.w	r2, #0
 8002634:	f04f 0300 	mov.w	r3, #0
 8002638:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800263c:	4659      	mov	r1, fp
 800263e:	018b      	lsls	r3, r1, #6
 8002640:	4651      	mov	r1, sl
 8002642:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002646:	4651      	mov	r1, sl
 8002648:	018a      	lsls	r2, r1, #6
 800264a:	4651      	mov	r1, sl
 800264c:	ebb2 0801 	subs.w	r8, r2, r1
 8002650:	4659      	mov	r1, fp
 8002652:	eb63 0901 	sbc.w	r9, r3, r1
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	f04f 0300 	mov.w	r3, #0
 800265e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002662:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002666:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800266a:	4690      	mov	r8, r2
 800266c:	4699      	mov	r9, r3
 800266e:	4623      	mov	r3, r4
 8002670:	eb18 0303 	adds.w	r3, r8, r3
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	462b      	mov	r3, r5
 8002678:	eb49 0303 	adc.w	r3, r9, r3
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	f04f 0200 	mov.w	r2, #0
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800268a:	4629      	mov	r1, r5
 800268c:	024b      	lsls	r3, r1, #9
 800268e:	4621      	mov	r1, r4
 8002690:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002694:	4621      	mov	r1, r4
 8002696:	024a      	lsls	r2, r1, #9
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800269e:	2200      	movs	r2, #0
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80026a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026a8:	f7fe fa86 	bl	8000bb8 <__aeabi_uldivmod>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4613      	mov	r3, r2
 80026b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026b4:	e058      	b.n	8002768 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b6:	4b38      	ldr	r3, [pc, #224]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	099b      	lsrs	r3, r3, #6
 80026bc:	2200      	movs	r2, #0
 80026be:	4618      	mov	r0, r3
 80026c0:	4611      	mov	r1, r2
 80026c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026c6:	623b      	str	r3, [r7, #32]
 80026c8:	2300      	movs	r3, #0
 80026ca:	627b      	str	r3, [r7, #36]	; 0x24
 80026cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026d0:	4642      	mov	r2, r8
 80026d2:	464b      	mov	r3, r9
 80026d4:	f04f 0000 	mov.w	r0, #0
 80026d8:	f04f 0100 	mov.w	r1, #0
 80026dc:	0159      	lsls	r1, r3, #5
 80026de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026e2:	0150      	lsls	r0, r2, #5
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4641      	mov	r1, r8
 80026ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80026ee:	4649      	mov	r1, r9
 80026f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002700:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002704:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002708:	ebb2 040a 	subs.w	r4, r2, sl
 800270c:	eb63 050b 	sbc.w	r5, r3, fp
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	00eb      	lsls	r3, r5, #3
 800271a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800271e:	00e2      	lsls	r2, r4, #3
 8002720:	4614      	mov	r4, r2
 8002722:	461d      	mov	r5, r3
 8002724:	4643      	mov	r3, r8
 8002726:	18e3      	adds	r3, r4, r3
 8002728:	603b      	str	r3, [r7, #0]
 800272a:	464b      	mov	r3, r9
 800272c:	eb45 0303 	adc.w	r3, r5, r3
 8002730:	607b      	str	r3, [r7, #4]
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800273e:	4629      	mov	r1, r5
 8002740:	028b      	lsls	r3, r1, #10
 8002742:	4621      	mov	r1, r4
 8002744:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002748:	4621      	mov	r1, r4
 800274a:	028a      	lsls	r2, r1, #10
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002752:	2200      	movs	r2, #0
 8002754:	61bb      	str	r3, [r7, #24]
 8002756:	61fa      	str	r2, [r7, #28]
 8002758:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800275c:	f7fe fa2c 	bl	8000bb8 <__aeabi_uldivmod>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4613      	mov	r3, r2
 8002766:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_RCC_GetSysClockFreq+0x200>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	0c1b      	lsrs	r3, r3, #16
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	3301      	adds	r3, #1
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002778:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800277a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800277c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002780:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002782:	e002      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_RCC_GetSysClockFreq+0x204>)
 8002786:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002788:	bf00      	nop
    }
  }
  return sysclockfreq;
 800278a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800278c:	4618      	mov	r0, r3
 800278e:	3750      	adds	r7, #80	; 0x50
 8002790:	46bd      	mov	sp, r7
 8002792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002796:	bf00      	nop
 8002798:	40023800 	.word	0x40023800
 800279c:	00f42400 	.word	0x00f42400
 80027a0:	007a1200 	.word	0x007a1200

080027a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027aa:	681b      	ldr	r3, [r3, #0]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000000 	.word	0x20000000

080027bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027c0:	f7ff fff0 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	0a9b      	lsrs	r3, r3, #10
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	4903      	ldr	r1, [pc, #12]	; (80027e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027d2:	5ccb      	ldrb	r3, [r1, r3]
 80027d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d8:	4618      	mov	r0, r3
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40023800 	.word	0x40023800
 80027e0:	08006874 	.word	0x08006874

080027e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027e8:	f7ff ffdc 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027ec:	4602      	mov	r2, r0
 80027ee:	4b05      	ldr	r3, [pc, #20]	; (8002804 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	0b5b      	lsrs	r3, r3, #13
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	4903      	ldr	r1, [pc, #12]	; (8002808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027fa:	5ccb      	ldrb	r3, [r1, r3]
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002800:	4618      	mov	r0, r3
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40023800 	.word	0x40023800
 8002808:	08006874 	.word	0x08006874

0800280c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e07b      	b.n	8002916 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	2b00      	cmp	r3, #0
 8002824:	d108      	bne.n	8002838 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800282e:	d009      	beq.n	8002844 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	61da      	str	r2, [r3, #28]
 8002836:	e005      	b.n	8002844 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7fe fdcc 	bl	80013fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800287a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028b4:	431a      	orrs	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c8:	ea42 0103 	orr.w	r1, r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	0c1b      	lsrs	r3, r3, #16
 80028e2:	f003 0104 	and.w	r1, r3, #4
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	f003 0210 	and.w	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002904:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002920:	b480      	push	{r7}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	4613      	mov	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_SPI_Transmit_IT+0x20>
 800293c:	2302      	movs	r3, #2
 800293e:	e06f      	b.n	8002a20 <HAL_SPI_Transmit_IT+0x100>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d002      	beq.n	8002954 <HAL_SPI_Transmit_IT+0x34>
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002958:	e05d      	b.n	8002a16 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d002      	beq.n	800296c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8002966:	2302      	movs	r3, #2
 8002968:	75fb      	strb	r3, [r7, #23]
    goto error;
 800296a:	e054      	b.n	8002a16 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2203      	movs	r2, #3
 8002970:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	88fa      	ldrh	r2, [r7, #6]
 800298a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4a1f      	ldr	r2, [pc, #124]	; (8002a2c <HAL_SPI_Transmit_IT+0x10c>)
 80029b0:	645a      	str	r2, [r3, #68]	; 0x44
 80029b2:	e002      	b.n	80029ba <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4a1e      	ldr	r2, [pc, #120]	; (8002a30 <HAL_SPI_Transmit_IT+0x110>)
 80029b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029c2:	d10f      	bne.n	80029e4 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80029f2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fe:	2b40      	cmp	r3, #64	; 0x40
 8002a00:	d008      	beq.n	8002a14 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	e000      	b.n	8002a16 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8002a14:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	371c      	adds	r7, #28
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	08003129 	.word	0x08003129
 8002a30:	080030e3 	.word	0x080030e3

08002a34 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002a42:	2300      	movs	r3, #0
 8002a44:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d110      	bne.n	8002a70 <HAL_SPI_Receive_IT+0x3c>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a56:	d10b      	bne.n	8002a70 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2204      	movs	r2, #4
 8002a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 f882 	bl	8002b70 <HAL_SPI_TransmitReceive_IT>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	e076      	b.n	8002b5e <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d101      	bne.n	8002a7e <HAL_SPI_Receive_IT+0x4a>
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	e06f      	b.n	8002b5e <HAL_SPI_Receive_IT+0x12a>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d002      	beq.n	8002a98 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
 8002a94:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a96:	e05d      	b.n	8002b54 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <HAL_SPI_Receive_IT+0x70>
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d102      	bne.n	8002aaa <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002aa8:	e054      	b.n	8002b54 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2204      	movs	r2, #4
 8002aae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	88fa      	ldrh	r2, [r7, #6]
 8002ac2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	88fa      	ldrh	r2, [r7, #6]
 8002ac8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4a1e      	ldr	r2, [pc, #120]	; (8002b68 <HAL_SPI_Receive_IT+0x134>)
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40
 8002af0:	e002      	b.n	8002af8 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a1d      	ldr	r2, [pc, #116]	; (8002b6c <HAL_SPI_Receive_IT+0x138>)
 8002af6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b00:	d10f      	bne.n	8002b22 <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002b20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002b30:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b3c:	2b40      	cmp	r3, #64	; 0x40
 8002b3e:	d008      	beq.n	8002b52 <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e000      	b.n	8002b54 <HAL_SPI_Receive_IT+0x120>
  }

error :
 8002b52:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	0800309d 	.word	0x0800309d
 8002b6c:	08003053 	.word	0x08003053

08002b70 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b087      	sub	sp, #28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <HAL_SPI_TransmitReceive_IT+0x20>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e075      	b.n	8002c7c <HAL_SPI_TransmitReceive_IT+0x10c>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b9e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ba6:	7dbb      	ldrb	r3, [r7, #22]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d00d      	beq.n	8002bc8 <HAL_SPI_TransmitReceive_IT+0x58>
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bb2:	d106      	bne.n	8002bc2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d102      	bne.n	8002bc2 <HAL_SPI_TransmitReceive_IT+0x52>
 8002bbc:	7dbb      	ldrb	r3, [r7, #22]
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d002      	beq.n	8002bc8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002bc6:	e054      	b.n	8002c72 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d005      	beq.n	8002bda <HAL_SPI_TransmitReceive_IT+0x6a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <HAL_SPI_TransmitReceive_IT+0x6a>
 8002bd4:	887b      	ldrh	r3, [r7, #2]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002bde:	e048      	b.n	8002c72 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d003      	beq.n	8002bf4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2205      	movs	r2, #5
 8002bf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	887a      	ldrh	r2, [r7, #2]
 8002c0a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	887a      	ldrh	r2, [r7, #2]
 8002c16:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	887a      	ldrh	r2, [r7, #2]
 8002c1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d006      	beq.n	8002c34 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4a17      	ldr	r2, [pc, #92]	; (8002c88 <HAL_SPI_TransmitReceive_IT+0x118>)
 8002c2a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <HAL_SPI_TransmitReceive_IT+0x11c>)
 8002c30:	645a      	str	r2, [r3, #68]	; 0x44
 8002c32:	e005      	b.n	8002c40 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4a16      	ldr	r2, [pc, #88]	; (8002c90 <HAL_SPI_TransmitReceive_IT+0x120>)
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	4a15      	ldr	r2, [pc, #84]	; (8002c94 <HAL_SPI_TransmitReceive_IT+0x124>)
 8002c3e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c5a:	2b40      	cmp	r3, #64	; 0x40
 8002c5c:	d008      	beq.n	8002c70 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	e000      	b.n	8002c72 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8002c70:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	08002f95 	.word	0x08002f95
 8002c8c:	08002ff5 	.word	0x08002ff5
 8002c90:	08002ed1 	.word	0x08002ed1
 8002c94:	08002f35 	.word	0x08002f35

08002c98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10e      	bne.n	8002cd8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d009      	beq.n	8002cd8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	4798      	blx	r3
    return;
 8002cd6:	e0ce      	b.n	8002e76 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_SPI_IRQHandler+0x5e>
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d004      	beq.n	8002cf6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	4798      	blx	r3
    return;
 8002cf4:	e0bf      	b.n	8002e76 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10a      	bne.n	8002d16 <HAL_SPI_IRQHandler+0x7e>
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d105      	bne.n	8002d16 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80b0 	beq.w	8002e76 <HAL_SPI_IRQHandler+0x1de>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	f003 0320 	and.w	r3, r3, #32
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80aa 	beq.w	8002e76 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d023      	beq.n	8002d74 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d011      	beq.n	8002d5c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3c:	f043 0204 	orr.w	r2, r3, #4
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d44:	2300      	movs	r3, #0
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	e00b      	b.n	8002d74 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	613b      	str	r3, [r7, #16]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	613b      	str	r3, [r7, #16]
 8002d70:	693b      	ldr	r3, [r7, #16]
        return;
 8002d72:	e080      	b.n	8002e76 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d014      	beq.n	8002da8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d82:	f043 0201 	orr.w	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db6:	f043 0208 	orr.w	r2, r3, #8
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d04f      	beq.n	8002e74 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002de2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d104      	bne.n	8002e00 <HAL_SPI_IRQHandler+0x168>
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d034      	beq.n	8002e6a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0203 	bic.w	r2, r2, #3
 8002e0e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d011      	beq.n	8002e3c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1c:	4a17      	ldr	r2, [pc, #92]	; (8002e7c <HAL_SPI_IRQHandler+0x1e4>)
 8002e1e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fe fe7e 	bl	8001b26 <HAL_DMA_Abort_IT>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d016      	beq.n	8002e72 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e48:	4a0c      	ldr	r2, [pc, #48]	; (8002e7c <HAL_SPI_IRQHandler+0x1e4>)
 8002e4a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fe fe68 	bl	8001b26 <HAL_DMA_Abort_IT>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00a      	beq.n	8002e72 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002e68:	e003      	b.n	8002e72 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f812 	bl	8002e94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002e70:	e000      	b.n	8002e74 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8002e72:	bf00      	nop
    return;
 8002e74:	bf00      	nop
  }
}
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	08002ea9 	.word	0x08002ea9

08002e80 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f7ff ffe6 	bl	8002e94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f103 020c 	add.w	r2, r3, #12
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee4:	7812      	ldrb	r2, [r2, #0]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10f      	bne.n	8002f2c <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f1a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d102      	bne.n	8002f2c <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 fa50 	bl	80033cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	330c      	adds	r3, #12
 8002f46:	7812      	ldrb	r2, [r2, #0]
 8002f48:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10f      	bne.n	8002f8c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f7a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d102      	bne.n	8002f8c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fa20 	bl	80033cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa6:	b292      	uxth	r2, r2
 8002fa8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fae:	1c9a      	adds	r2, r3, #2
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10f      	bne.n	8002fec <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fda:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f9f0 	bl	80033cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003000:	881a      	ldrh	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	1c9a      	adds	r2, r3, #2
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10f      	bne.n	800304a <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003038:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800303e:	b29b      	uxth	r3, r3
 8003040:	2b00      	cmp	r3, #0
 8003042:	d102      	bne.n	800304a <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 f9c1 	bl	80033cc <SPI_CloseRxTx_ISR>
    }
  }
}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b082      	sub	sp, #8
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f103 020c 	add.w	r2, r3, #12
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003066:	7812      	ldrb	r2, [r2, #0]
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003070:	1c5a      	adds	r2, r3, #1
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800307a:	b29b      	uxth	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	b29a      	uxth	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003088:	b29b      	uxth	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d102      	bne.n	8003094 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 fa10 	bl	80034b4 <SPI_CloseRx_ISR>
  }
}
 8003094:	bf00      	nop
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ae:	b292      	uxth	r2, r2
 80030b0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b6:	1c9a      	adds	r2, r3, #2
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f9ed 	bl	80034b4 <SPI_CloseRx_ISR>
  }
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	330c      	adds	r3, #12
 80030f4:	7812      	ldrb	r2, [r2, #0]
 80030f6:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003106:	b29b      	uxth	r3, r3
 8003108:	3b01      	subs	r3, #1
 800310a:	b29a      	uxth	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003114:	b29b      	uxth	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fa0a 	bl	8003534 <SPI_CloseTx_ISR>
  }
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003134:	881a      	ldrh	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003140:	1c9a      	adds	r2, r3, #2
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800314a:	b29b      	uxth	r3, r3
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003158:	b29b      	uxth	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f9e8 	bl	8003534 <SPI_CloseTx_ISR>
  }
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800317c:	f7fe fb92 	bl	80018a4 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003184:	1a9b      	subs	r3, r3, r2
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	4413      	add	r3, r2
 800318a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800318c:	f7fe fb8a 	bl	80018a4 <HAL_GetTick>
 8003190:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003192:	4b39      	ldr	r3, [pc, #228]	; (8003278 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	015b      	lsls	r3, r3, #5
 8003198:	0d1b      	lsrs	r3, r3, #20
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	fb02 f303 	mul.w	r3, r2, r3
 80031a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031a2:	e054      	b.n	800324e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031aa:	d050      	beq.n	800324e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031ac:	f7fe fb7a 	bl	80018a4 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d902      	bls.n	80031c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d13d      	bne.n	800323e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80031d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031da:	d111      	bne.n	8003200 <SPI_WaitFlagStateUntilTimeout+0x94>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031e4:	d004      	beq.n	80031f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ee:	d107      	bne.n	8003200 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003208:	d10f      	bne.n	800322a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003228:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e017      	b.n	800326e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3b01      	subs	r3, #1
 800324c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	4013      	ands	r3, r2
 8003258:	68ba      	ldr	r2, [r7, #8]
 800325a:	429a      	cmp	r2, r3
 800325c:	bf0c      	ite	eq
 800325e:	2301      	moveq	r3, #1
 8003260:	2300      	movne	r3, #0
 8003262:	b2db      	uxtb	r3, r3
 8003264:	461a      	mov	r2, r3
 8003266:	79fb      	ldrb	r3, [r7, #7]
 8003268:	429a      	cmp	r2, r3
 800326a:	d19b      	bne.n	80031a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3720      	adds	r7, #32
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000000 	.word	0x20000000

0800327c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003290:	d111      	bne.n	80032b6 <SPI_EndRxTransaction+0x3a>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800329a:	d004      	beq.n	80032a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a4:	d107      	bne.n	80032b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032b4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032be:	d12a      	bne.n	8003316 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c8:	d012      	beq.n	80032f0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2200      	movs	r2, #0
 80032d2:	2180      	movs	r1, #128	; 0x80
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f7ff ff49 	bl	800316c <SPI_WaitFlagStateUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d02d      	beq.n	800333c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e4:	f043 0220 	orr.w	r2, r3, #32
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e026      	b.n	800333e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2200      	movs	r2, #0
 80032f8:	2101      	movs	r1, #1
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f7ff ff36 	bl	800316c <SPI_WaitFlagStateUntilTimeout>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d01a      	beq.n	800333c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800330a:	f043 0220 	orr.w	r2, r3, #32
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e013      	b.n	800333e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	2200      	movs	r2, #0
 800331e:	2101      	movs	r1, #1
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff ff23 	bl	800316c <SPI_WaitFlagStateUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d007      	beq.n	800333c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	f043 0220 	orr.w	r2, r3, #32
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e000      	b.n	800333e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <SPI_EndRxTxTransaction+0x7c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a1b      	ldr	r2, [pc, #108]	; (80033c8 <SPI_EndRxTxTransaction+0x80>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	0d5b      	lsrs	r3, r3, #21
 8003360:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003372:	d112      	bne.n	800339a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2200      	movs	r2, #0
 800337c:	2180      	movs	r1, #128	; 0x80
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f7ff fef4 	bl	800316c <SPI_WaitFlagStateUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d016      	beq.n	80033b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	f043 0220 	orr.w	r2, r3, #32
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e00f      	b.n	80033ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00a      	beq.n	80033b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b0:	2b80      	cmp	r3, #128	; 0x80
 80033b2:	d0f2      	beq.n	800339a <SPI_EndRxTxTransaction+0x52>
 80033b4:	e000      	b.n	80033b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80033b6:	bf00      	nop
  }

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000000 	.word	0x20000000
 80033c8:	165e9f81 	.word	0x165e9f81

080033cc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80033d4:	4b35      	ldr	r3, [pc, #212]	; (80034ac <SPI_CloseRxTx_ISR+0xe0>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a35      	ldr	r2, [pc, #212]	; (80034b0 <SPI_CloseRxTx_ISR+0xe4>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0a5b      	lsrs	r3, r3, #9
 80033e0:	2264      	movs	r2, #100	; 0x64
 80033e2:	fb02 f303 	mul.w	r3, r2, r3
 80033e6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033e8:	f7fe fa5c 	bl	80018a4 <HAL_GetTick>
 80033ec:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0220 	bic.w	r2, r2, #32
 80033fc:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d106      	bne.n	8003412 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003408:	f043 0220 	orr.w	r2, r3, #32
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003410:	e009      	b.n	8003426 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	3b01      	subs	r3, #1
 8003416:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0eb      	beq.n	80033fe <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	2164      	movs	r1, #100	; 0x64
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ff8c 	bl	8003348 <SPI_EndRxTxTransaction>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d005      	beq.n	8003442 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343a:	f043 0220 	orr.w	r2, r3, #32
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10a      	bne.n	8003460 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003464:	2b00      	cmp	r3, #0
 8003466:	d115      	bne.n	8003494 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b04      	cmp	r3, #4
 8003472:	d107      	bne.n	8003484 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7fd ff77 	bl	8001370 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003482:	e00e      	b.n	80034a2 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff fcf7 	bl	8002e80 <HAL_SPI_TxRxCpltCallback>
}
 8003492:	e006      	b.n	80034a2 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f7ff fcf9 	bl	8002e94 <HAL_SPI_ErrorCallback>
}
 80034a2:	bf00      	nop
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000000 	.word	0x20000000
 80034b0:	057619f1 	.word	0x057619f1

080034b4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034ca:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80034cc:	f7fe f9ea 	bl	80018a4 <HAL_GetTick>
 80034d0:	4603      	mov	r3, r0
 80034d2:	461a      	mov	r2, r3
 80034d4:	2164      	movs	r1, #100	; 0x64
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7ff fed0 	bl	800327c <SPI_EndRxTransaction>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d005      	beq.n	80034ee <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	f043 0220 	orr.w	r2, r3, #32
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10a      	bne.n	800350c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034f6:	2300      	movs	r3, #0
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	2b00      	cmp	r3, #0
 800351a:	d103      	bne.n	8003524 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f7fd ff27 	bl	8001370 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003522:	e002      	b.n	800352a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff fcb5 	bl	8002e94 <HAL_SPI_ErrorCallback>
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800353c:	4b2c      	ldr	r3, [pc, #176]	; (80035f0 <SPI_CloseTx_ISR+0xbc>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a2c      	ldr	r2, [pc, #176]	; (80035f4 <SPI_CloseTx_ISR+0xc0>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	0a5b      	lsrs	r3, r3, #9
 8003548:	2264      	movs	r2, #100	; 0x64
 800354a:	fb02 f303 	mul.w	r3, r2, r3
 800354e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003550:	f7fe f9a8 	bl	80018a4 <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d106      	bne.n	800356a <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003560:	f043 0220 	orr.w	r2, r3, #32
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003568:	e009      	b.n	800357e <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	3b01      	subs	r3, #1
 800356e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0eb      	beq.n	8003556 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800358c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	2164      	movs	r1, #100	; 0x64
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff fed8 	bl	8003348 <SPI_EndRxTxTransaction>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d005      	beq.n	80035aa <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a2:	f043 0220 	orr.w	r2, r3, #32
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10a      	bne.n	80035c8 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035b2:	2300      	movs	r3, #0
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7ff fc5b 	bl	8002e94 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80035de:	e002      	b.n	80035e6 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fd fea3 	bl	800132c <HAL_SPI_TxCpltCallback>
}
 80035e6:	bf00      	nop
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000000 	.word	0x20000000
 80035f4:	057619f1 	.word	0x057619f1

080035f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e03f      	b.n	800368a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fd ff5c 	bl	80014dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800363a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f929 	bl	8003894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b08a      	sub	sp, #40	; 0x28
 8003696:	af02      	add	r7, sp, #8
 8003698:	60f8      	str	r0, [r7, #12]
 800369a:	60b9      	str	r1, [r7, #8]
 800369c:	603b      	str	r3, [r7, #0]
 800369e:	4613      	mov	r3, r2
 80036a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d17c      	bne.n	80037ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <HAL_UART_Transmit+0x2c>
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e075      	b.n	80037ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_UART_Transmit+0x3e>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e06e      	b.n	80037ae <HAL_UART_Transmit+0x11c>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2221      	movs	r2, #33	; 0x21
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036e6:	f7fe f8dd 	bl	80018a4 <HAL_GetTick>
 80036ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d108      	bne.n	8003714 <HAL_UART_Transmit+0x82>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d104      	bne.n	8003714 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800370a:	2300      	movs	r3, #0
 800370c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e003      	b.n	800371c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003724:	e02a      	b.n	800377c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 f840 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e036      	b.n	80037ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10b      	bne.n	800375e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003754:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3302      	adds	r3, #2
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	3301      	adds	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1cf      	bne.n	8003726 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2200      	movs	r2, #0
 800378e:	2140      	movs	r1, #64	; 0x40
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f810 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e006      	b.n	80037ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	e000      	b.n	80037ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037ac:	2302      	movs	r3, #2
  }
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b090      	sub	sp, #64	; 0x40
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	4613      	mov	r3, r2
 80037c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037c6:	e050      	b.n	800386a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ce:	d04c      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d007      	beq.n	80037e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80037d6:	f7fe f865 	bl	80018a4 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d241      	bcs.n	800386a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	330c      	adds	r3, #12
 80037ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f0:	e853 3f00 	ldrex	r3, [r3]
 80037f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	330c      	adds	r3, #12
 8003804:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003806:	637a      	str	r2, [r7, #52]	; 0x34
 8003808:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800380c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800380e:	e841 2300 	strex	r3, r2, [r1]
 8003812:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1e5      	bne.n	80037e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3314      	adds	r3, #20
 8003820:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	e853 3f00 	ldrex	r3, [r3]
 8003828:	613b      	str	r3, [r7, #16]
   return(result);
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	63bb      	str	r3, [r7, #56]	; 0x38
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	3314      	adds	r3, #20
 8003838:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800383a:	623a      	str	r2, [r7, #32]
 800383c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383e:	69f9      	ldr	r1, [r7, #28]
 8003840:	6a3a      	ldr	r2, [r7, #32]
 8003842:	e841 2300 	strex	r3, r2, [r1]
 8003846:	61bb      	str	r3, [r7, #24]
   return(result);
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1e5      	bne.n	800381a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e00f      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4013      	ands	r3, r2
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	429a      	cmp	r2, r3
 8003886:	d09f      	beq.n	80037c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3740      	adds	r7, #64	; 0x40
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003898:	b0c0      	sub	sp, #256	; 0x100
 800389a:	af00      	add	r7, sp, #0
 800389c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80038ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b0:	68d9      	ldr	r1, [r3, #12]
 80038b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	ea40 0301 	orr.w	r3, r0, r1
 80038bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	431a      	orrs	r2, r3
 80038d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	4313      	orrs	r3, r2
 80038dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80038ec:	f021 010c 	bic.w	r1, r1, #12
 80038f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80038fa:	430b      	orrs	r3, r1
 80038fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800390a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800390e:	6999      	ldr	r1, [r3, #24]
 8003910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	ea40 0301 	orr.w	r3, r0, r1
 800391a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800391c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	4b8f      	ldr	r3, [pc, #572]	; (8003b60 <UART_SetConfig+0x2cc>)
 8003924:	429a      	cmp	r2, r3
 8003926:	d005      	beq.n	8003934 <UART_SetConfig+0xa0>
 8003928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4b8d      	ldr	r3, [pc, #564]	; (8003b64 <UART_SetConfig+0x2d0>)
 8003930:	429a      	cmp	r2, r3
 8003932:	d104      	bne.n	800393e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003934:	f7fe ff56 	bl	80027e4 <HAL_RCC_GetPCLK2Freq>
 8003938:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800393c:	e003      	b.n	8003946 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800393e:	f7fe ff3d 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 8003942:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003950:	f040 810c 	bne.w	8003b6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003958:	2200      	movs	r2, #0
 800395a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800395e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003962:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003966:	4622      	mov	r2, r4
 8003968:	462b      	mov	r3, r5
 800396a:	1891      	adds	r1, r2, r2
 800396c:	65b9      	str	r1, [r7, #88]	; 0x58
 800396e:	415b      	adcs	r3, r3
 8003970:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003972:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003976:	4621      	mov	r1, r4
 8003978:	eb12 0801 	adds.w	r8, r2, r1
 800397c:	4629      	mov	r1, r5
 800397e:	eb43 0901 	adc.w	r9, r3, r1
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800398e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003996:	4690      	mov	r8, r2
 8003998:	4699      	mov	r9, r3
 800399a:	4623      	mov	r3, r4
 800399c:	eb18 0303 	adds.w	r3, r8, r3
 80039a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80039a4:	462b      	mov	r3, r5
 80039a6:	eb49 0303 	adc.w	r3, r9, r3
 80039aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80039ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80039ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80039be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80039c2:	460b      	mov	r3, r1
 80039c4:	18db      	adds	r3, r3, r3
 80039c6:	653b      	str	r3, [r7, #80]	; 0x50
 80039c8:	4613      	mov	r3, r2
 80039ca:	eb42 0303 	adc.w	r3, r2, r3
 80039ce:	657b      	str	r3, [r7, #84]	; 0x54
 80039d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80039d8:	f7fd f8ee 	bl	8000bb8 <__aeabi_uldivmod>
 80039dc:	4602      	mov	r2, r0
 80039de:	460b      	mov	r3, r1
 80039e0:	4b61      	ldr	r3, [pc, #388]	; (8003b68 <UART_SetConfig+0x2d4>)
 80039e2:	fba3 2302 	umull	r2, r3, r3, r2
 80039e6:	095b      	lsrs	r3, r3, #5
 80039e8:	011c      	lsls	r4, r3, #4
 80039ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039ee:	2200      	movs	r2, #0
 80039f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80039f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80039fc:	4642      	mov	r2, r8
 80039fe:	464b      	mov	r3, r9
 8003a00:	1891      	adds	r1, r2, r2
 8003a02:	64b9      	str	r1, [r7, #72]	; 0x48
 8003a04:	415b      	adcs	r3, r3
 8003a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a0c:	4641      	mov	r1, r8
 8003a0e:	eb12 0a01 	adds.w	sl, r2, r1
 8003a12:	4649      	mov	r1, r9
 8003a14:	eb43 0b01 	adc.w	fp, r3, r1
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a2c:	4692      	mov	sl, r2
 8003a2e:	469b      	mov	fp, r3
 8003a30:	4643      	mov	r3, r8
 8003a32:	eb1a 0303 	adds.w	r3, sl, r3
 8003a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a3a:	464b      	mov	r3, r9
 8003a3c:	eb4b 0303 	adc.w	r3, fp, r3
 8003a40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	18db      	adds	r3, r3, r3
 8003a5c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a5e:	4613      	mov	r3, r2
 8003a60:	eb42 0303 	adc.w	r3, r2, r3
 8003a64:	647b      	str	r3, [r7, #68]	; 0x44
 8003a66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003a6e:	f7fd f8a3 	bl	8000bb8 <__aeabi_uldivmod>
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4611      	mov	r1, r2
 8003a78:	4b3b      	ldr	r3, [pc, #236]	; (8003b68 <UART_SetConfig+0x2d4>)
 8003a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a7e:	095b      	lsrs	r3, r3, #5
 8003a80:	2264      	movs	r2, #100	; 0x64
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	1acb      	subs	r3, r1, r3
 8003a88:	00db      	lsls	r3, r3, #3
 8003a8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a8e:	4b36      	ldr	r3, [pc, #216]	; (8003b68 <UART_SetConfig+0x2d4>)
 8003a90:	fba3 2302 	umull	r2, r3, r3, r2
 8003a94:	095b      	lsrs	r3, r3, #5
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a9c:	441c      	add	r4, r3
 8003a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003aa8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003aac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003ab0:	4642      	mov	r2, r8
 8003ab2:	464b      	mov	r3, r9
 8003ab4:	1891      	adds	r1, r2, r2
 8003ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ab8:	415b      	adcs	r3, r3
 8003aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003abc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003ac0:	4641      	mov	r1, r8
 8003ac2:	1851      	adds	r1, r2, r1
 8003ac4:	6339      	str	r1, [r7, #48]	; 0x30
 8003ac6:	4649      	mov	r1, r9
 8003ac8:	414b      	adcs	r3, r1
 8003aca:	637b      	str	r3, [r7, #52]	; 0x34
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ad8:	4659      	mov	r1, fp
 8003ada:	00cb      	lsls	r3, r1, #3
 8003adc:	4651      	mov	r1, sl
 8003ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ae2:	4651      	mov	r1, sl
 8003ae4:	00ca      	lsls	r2, r1, #3
 8003ae6:	4610      	mov	r0, r2
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4603      	mov	r3, r0
 8003aec:	4642      	mov	r2, r8
 8003aee:	189b      	adds	r3, r3, r2
 8003af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003af4:	464b      	mov	r3, r9
 8003af6:	460a      	mov	r2, r1
 8003af8:	eb42 0303 	adc.w	r3, r2, r3
 8003afc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003b0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003b10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003b14:	460b      	mov	r3, r1
 8003b16:	18db      	adds	r3, r3, r3
 8003b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	eb42 0303 	adc.w	r3, r2, r3
 8003b20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003b2a:	f7fd f845 	bl	8000bb8 <__aeabi_uldivmod>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4b0d      	ldr	r3, [pc, #52]	; (8003b68 <UART_SetConfig+0x2d4>)
 8003b34:	fba3 1302 	umull	r1, r3, r3, r2
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	2164      	movs	r1, #100	; 0x64
 8003b3c:	fb01 f303 	mul.w	r3, r1, r3
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	3332      	adds	r3, #50	; 0x32
 8003b46:	4a08      	ldr	r2, [pc, #32]	; (8003b68 <UART_SetConfig+0x2d4>)
 8003b48:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4c:	095b      	lsrs	r3, r3, #5
 8003b4e:	f003 0207 	and.w	r2, r3, #7
 8003b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4422      	add	r2, r4
 8003b5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b5c:	e106      	b.n	8003d6c <UART_SetConfig+0x4d8>
 8003b5e:	bf00      	nop
 8003b60:	40011000 	.word	0x40011000
 8003b64:	40011400 	.word	0x40011400
 8003b68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b70:	2200      	movs	r2, #0
 8003b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003b7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003b7e:	4642      	mov	r2, r8
 8003b80:	464b      	mov	r3, r9
 8003b82:	1891      	adds	r1, r2, r2
 8003b84:	6239      	str	r1, [r7, #32]
 8003b86:	415b      	adcs	r3, r3
 8003b88:	627b      	str	r3, [r7, #36]	; 0x24
 8003b8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b8e:	4641      	mov	r1, r8
 8003b90:	1854      	adds	r4, r2, r1
 8003b92:	4649      	mov	r1, r9
 8003b94:	eb43 0501 	adc.w	r5, r3, r1
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	f04f 0300 	mov.w	r3, #0
 8003ba0:	00eb      	lsls	r3, r5, #3
 8003ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ba6:	00e2      	lsls	r2, r4, #3
 8003ba8:	4614      	mov	r4, r2
 8003baa:	461d      	mov	r5, r3
 8003bac:	4643      	mov	r3, r8
 8003bae:	18e3      	adds	r3, r4, r3
 8003bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003bb4:	464b      	mov	r3, r9
 8003bb6:	eb45 0303 	adc.w	r3, r5, r3
 8003bba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003bda:	4629      	mov	r1, r5
 8003bdc:	008b      	lsls	r3, r1, #2
 8003bde:	4621      	mov	r1, r4
 8003be0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003be4:	4621      	mov	r1, r4
 8003be6:	008a      	lsls	r2, r1, #2
 8003be8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003bec:	f7fc ffe4 	bl	8000bb8 <__aeabi_uldivmod>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	4b60      	ldr	r3, [pc, #384]	; (8003d78 <UART_SetConfig+0x4e4>)
 8003bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8003bfa:	095b      	lsrs	r3, r3, #5
 8003bfc:	011c      	lsls	r4, r3, #4
 8003bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c02:	2200      	movs	r2, #0
 8003c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003c10:	4642      	mov	r2, r8
 8003c12:	464b      	mov	r3, r9
 8003c14:	1891      	adds	r1, r2, r2
 8003c16:	61b9      	str	r1, [r7, #24]
 8003c18:	415b      	adcs	r3, r3
 8003c1a:	61fb      	str	r3, [r7, #28]
 8003c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c20:	4641      	mov	r1, r8
 8003c22:	1851      	adds	r1, r2, r1
 8003c24:	6139      	str	r1, [r7, #16]
 8003c26:	4649      	mov	r1, r9
 8003c28:	414b      	adcs	r3, r1
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	f04f 0200 	mov.w	r2, #0
 8003c30:	f04f 0300 	mov.w	r3, #0
 8003c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c38:	4659      	mov	r1, fp
 8003c3a:	00cb      	lsls	r3, r1, #3
 8003c3c:	4651      	mov	r1, sl
 8003c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c42:	4651      	mov	r1, sl
 8003c44:	00ca      	lsls	r2, r1, #3
 8003c46:	4610      	mov	r0, r2
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	4642      	mov	r2, r8
 8003c4e:	189b      	adds	r3, r3, r2
 8003c50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c54:	464b      	mov	r3, r9
 8003c56:	460a      	mov	r2, r1
 8003c58:	eb42 0303 	adc.w	r3, r2, r3
 8003c5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003c78:	4649      	mov	r1, r9
 8003c7a:	008b      	lsls	r3, r1, #2
 8003c7c:	4641      	mov	r1, r8
 8003c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c82:	4641      	mov	r1, r8
 8003c84:	008a      	lsls	r2, r1, #2
 8003c86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003c8a:	f7fc ff95 	bl	8000bb8 <__aeabi_uldivmod>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	460b      	mov	r3, r1
 8003c92:	4611      	mov	r1, r2
 8003c94:	4b38      	ldr	r3, [pc, #224]	; (8003d78 <UART_SetConfig+0x4e4>)
 8003c96:	fba3 2301 	umull	r2, r3, r3, r1
 8003c9a:	095b      	lsrs	r3, r3, #5
 8003c9c:	2264      	movs	r2, #100	; 0x64
 8003c9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ca2:	1acb      	subs	r3, r1, r3
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	3332      	adds	r3, #50	; 0x32
 8003ca8:	4a33      	ldr	r2, [pc, #204]	; (8003d78 <UART_SetConfig+0x4e4>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cb4:	441c      	add	r4, r3
 8003cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cba:	2200      	movs	r2, #0
 8003cbc:	673b      	str	r3, [r7, #112]	; 0x70
 8003cbe:	677a      	str	r2, [r7, #116]	; 0x74
 8003cc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003cc4:	4642      	mov	r2, r8
 8003cc6:	464b      	mov	r3, r9
 8003cc8:	1891      	adds	r1, r2, r2
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	415b      	adcs	r3, r3
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cd4:	4641      	mov	r1, r8
 8003cd6:	1851      	adds	r1, r2, r1
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	4649      	mov	r1, r9
 8003cdc:	414b      	adcs	r3, r1
 8003cde:	607b      	str	r3, [r7, #4]
 8003ce0:	f04f 0200 	mov.w	r2, #0
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cec:	4659      	mov	r1, fp
 8003cee:	00cb      	lsls	r3, r1, #3
 8003cf0:	4651      	mov	r1, sl
 8003cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cf6:	4651      	mov	r1, sl
 8003cf8:	00ca      	lsls	r2, r1, #3
 8003cfa:	4610      	mov	r0, r2
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4603      	mov	r3, r0
 8003d00:	4642      	mov	r2, r8
 8003d02:	189b      	adds	r3, r3, r2
 8003d04:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d06:	464b      	mov	r3, r9
 8003d08:	460a      	mov	r2, r1
 8003d0a:	eb42 0303 	adc.w	r3, r2, r3
 8003d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	663b      	str	r3, [r7, #96]	; 0x60
 8003d1a:	667a      	str	r2, [r7, #100]	; 0x64
 8003d1c:	f04f 0200 	mov.w	r2, #0
 8003d20:	f04f 0300 	mov.w	r3, #0
 8003d24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003d28:	4649      	mov	r1, r9
 8003d2a:	008b      	lsls	r3, r1, #2
 8003d2c:	4641      	mov	r1, r8
 8003d2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d32:	4641      	mov	r1, r8
 8003d34:	008a      	lsls	r2, r1, #2
 8003d36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003d3a:	f7fc ff3d 	bl	8000bb8 <__aeabi_uldivmod>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <UART_SetConfig+0x4e4>)
 8003d44:	fba3 1302 	umull	r1, r3, r3, r2
 8003d48:	095b      	lsrs	r3, r3, #5
 8003d4a:	2164      	movs	r1, #100	; 0x64
 8003d4c:	fb01 f303 	mul.w	r3, r1, r3
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	3332      	adds	r3, #50	; 0x32
 8003d56:	4a08      	ldr	r2, [pc, #32]	; (8003d78 <UART_SetConfig+0x4e4>)
 8003d58:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5c:	095b      	lsrs	r3, r3, #5
 8003d5e:	f003 020f 	and.w	r2, r3, #15
 8003d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4422      	add	r2, r4
 8003d6a:	609a      	str	r2, [r3, #8]
}
 8003d6c:	bf00      	nop
 8003d6e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d72:	46bd      	mov	sp, r7
 8003d74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d78:	51eb851f 	.word	0x51eb851f

08003d7c <iis3dwb_read_reg>:
  *
  */
int32_t __weak iis3dwb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	607a      	str	r2, [r7, #4]
 8003d86:	461a      	mov	r2, r3
 8003d88:	460b      	mov	r3, r1
 8003d8a:	72fb      	strb	r3, [r7, #11]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	813b      	strh	r3, [r7, #8]
  return ctx->read_reg(ctx->handle, reg, data, len);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	685c      	ldr	r4, [r3, #4]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	68d8      	ldr	r0, [r3, #12]
 8003d98:	893b      	ldrh	r3, [r7, #8]
 8003d9a:	7af9      	ldrb	r1, [r7, #11]
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	47a0      	blx	r4
 8003da0:	4603      	mov	r3, r0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd90      	pop	{r4, r7, pc}
	...

08003dac <iis3dwb_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 0.488f);
}

float_t iis3dwb_from_lsb_to_celsius(int16_t lsb)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8003db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dba:	ee07 3a90 	vmov	s15, r3
 8003dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dc2:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003de0 <iis3dwb_from_lsb_to_celsius+0x34>
 8003dc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003dca:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003dce:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8003dd2:	eeb0 0a67 	vmov.f32	s0, s15
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	43800000 	.word	0x43800000

08003de4 <iis3dwb_temperature_raw_get>:
  * @param  val    Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];

  const int32_t ret = iis3dwb_read_reg(ctx, IIS3DWB_OUT_TEMP_L, buff, 2);
 8003dee:	f107 0208 	add.w	r2, r7, #8
 8003df2:	2302      	movs	r3, #2
 8003df4:	2120      	movs	r1, #32
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f7ff ffc0 	bl	8003d7c <iis3dwb_read_reg>
 8003dfc:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8003dfe:	7a7b      	ldrb	r3, [r7, #9]
 8003e00:	b21a      	sxth	r2, r3
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	7a3b      	ldrb	r3, [r7, #8]
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	4413      	add	r3, r2
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	b21a      	sxth	r2, r3
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	801a      	strh	r2, [r3, #0]

  return ret;
 8003e20:	68fb      	ldr	r3, [r7, #12]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <iis3dwb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	6039      	str	r1, [r7, #0]
  const int32_t ret = iis3dwb_read_reg(ctx, IIS3DWB_WHO_AM_I, buff, 1);
 8003e34:	2301      	movs	r3, #1
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	210f      	movs	r1, #15
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff ff9e 	bl	8003d7c <iis3dwb_read_reg>
 8003e40:	60f8      	str	r0, [r7, #12]

  return ret;
 8003e42:	68fb      	ldr	r3, [r7, #12]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <__cvt>:
 8003e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e50:	ec55 4b10 	vmov	r4, r5, d0
 8003e54:	2d00      	cmp	r5, #0
 8003e56:	460e      	mov	r6, r1
 8003e58:	4619      	mov	r1, r3
 8003e5a:	462b      	mov	r3, r5
 8003e5c:	bfbb      	ittet	lt
 8003e5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003e62:	461d      	movlt	r5, r3
 8003e64:	2300      	movge	r3, #0
 8003e66:	232d      	movlt	r3, #45	; 0x2d
 8003e68:	700b      	strb	r3, [r1, #0]
 8003e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003e70:	4691      	mov	r9, r2
 8003e72:	f023 0820 	bic.w	r8, r3, #32
 8003e76:	bfbc      	itt	lt
 8003e78:	4622      	movlt	r2, r4
 8003e7a:	4614      	movlt	r4, r2
 8003e7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e80:	d005      	beq.n	8003e8e <__cvt+0x42>
 8003e82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e86:	d100      	bne.n	8003e8a <__cvt+0x3e>
 8003e88:	3601      	adds	r6, #1
 8003e8a:	2102      	movs	r1, #2
 8003e8c:	e000      	b.n	8003e90 <__cvt+0x44>
 8003e8e:	2103      	movs	r1, #3
 8003e90:	ab03      	add	r3, sp, #12
 8003e92:	9301      	str	r3, [sp, #4]
 8003e94:	ab02      	add	r3, sp, #8
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	ec45 4b10 	vmov	d0, r4, r5
 8003e9c:	4653      	mov	r3, sl
 8003e9e:	4632      	mov	r2, r6
 8003ea0:	f000 fe56 	bl	8004b50 <_dtoa_r>
 8003ea4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ea8:	4607      	mov	r7, r0
 8003eaa:	d102      	bne.n	8003eb2 <__cvt+0x66>
 8003eac:	f019 0f01 	tst.w	r9, #1
 8003eb0:	d022      	beq.n	8003ef8 <__cvt+0xac>
 8003eb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003eb6:	eb07 0906 	add.w	r9, r7, r6
 8003eba:	d110      	bne.n	8003ede <__cvt+0x92>
 8003ebc:	783b      	ldrb	r3, [r7, #0]
 8003ebe:	2b30      	cmp	r3, #48	; 0x30
 8003ec0:	d10a      	bne.n	8003ed8 <__cvt+0x8c>
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	4629      	mov	r1, r5
 8003eca:	f7fc fe05 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ece:	b918      	cbnz	r0, 8003ed8 <__cvt+0x8c>
 8003ed0:	f1c6 0601 	rsb	r6, r6, #1
 8003ed4:	f8ca 6000 	str.w	r6, [sl]
 8003ed8:	f8da 3000 	ldr.w	r3, [sl]
 8003edc:	4499      	add	r9, r3
 8003ede:	2200      	movs	r2, #0
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	4629      	mov	r1, r5
 8003ee6:	f7fc fdf7 	bl	8000ad8 <__aeabi_dcmpeq>
 8003eea:	b108      	cbz	r0, 8003ef0 <__cvt+0xa4>
 8003eec:	f8cd 900c 	str.w	r9, [sp, #12]
 8003ef0:	2230      	movs	r2, #48	; 0x30
 8003ef2:	9b03      	ldr	r3, [sp, #12]
 8003ef4:	454b      	cmp	r3, r9
 8003ef6:	d307      	bcc.n	8003f08 <__cvt+0xbc>
 8003ef8:	9b03      	ldr	r3, [sp, #12]
 8003efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003efc:	1bdb      	subs	r3, r3, r7
 8003efe:	4638      	mov	r0, r7
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	b004      	add	sp, #16
 8003f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f08:	1c59      	adds	r1, r3, #1
 8003f0a:	9103      	str	r1, [sp, #12]
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e7f0      	b.n	8003ef2 <__cvt+0xa6>

08003f10 <__exponent>:
 8003f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f12:	4603      	mov	r3, r0
 8003f14:	2900      	cmp	r1, #0
 8003f16:	bfb8      	it	lt
 8003f18:	4249      	neglt	r1, r1
 8003f1a:	f803 2b02 	strb.w	r2, [r3], #2
 8003f1e:	bfb4      	ite	lt
 8003f20:	222d      	movlt	r2, #45	; 0x2d
 8003f22:	222b      	movge	r2, #43	; 0x2b
 8003f24:	2909      	cmp	r1, #9
 8003f26:	7042      	strb	r2, [r0, #1]
 8003f28:	dd2a      	ble.n	8003f80 <__exponent+0x70>
 8003f2a:	f10d 0207 	add.w	r2, sp, #7
 8003f2e:	4617      	mov	r7, r2
 8003f30:	260a      	movs	r6, #10
 8003f32:	4694      	mov	ip, r2
 8003f34:	fb91 f5f6 	sdiv	r5, r1, r6
 8003f38:	fb06 1415 	mls	r4, r6, r5, r1
 8003f3c:	3430      	adds	r4, #48	; 0x30
 8003f3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003f42:	460c      	mov	r4, r1
 8003f44:	2c63      	cmp	r4, #99	; 0x63
 8003f46:	f102 32ff 	add.w	r2, r2, #4294967295
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	dcf1      	bgt.n	8003f32 <__exponent+0x22>
 8003f4e:	3130      	adds	r1, #48	; 0x30
 8003f50:	f1ac 0402 	sub.w	r4, ip, #2
 8003f54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003f58:	1c41      	adds	r1, r0, #1
 8003f5a:	4622      	mov	r2, r4
 8003f5c:	42ba      	cmp	r2, r7
 8003f5e:	d30a      	bcc.n	8003f76 <__exponent+0x66>
 8003f60:	f10d 0209 	add.w	r2, sp, #9
 8003f64:	eba2 020c 	sub.w	r2, r2, ip
 8003f68:	42bc      	cmp	r4, r7
 8003f6a:	bf88      	it	hi
 8003f6c:	2200      	movhi	r2, #0
 8003f6e:	4413      	add	r3, r2
 8003f70:	1a18      	subs	r0, r3, r0
 8003f72:	b003      	add	sp, #12
 8003f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003f7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003f7e:	e7ed      	b.n	8003f5c <__exponent+0x4c>
 8003f80:	2330      	movs	r3, #48	; 0x30
 8003f82:	3130      	adds	r1, #48	; 0x30
 8003f84:	7083      	strb	r3, [r0, #2]
 8003f86:	70c1      	strb	r1, [r0, #3]
 8003f88:	1d03      	adds	r3, r0, #4
 8003f8a:	e7f1      	b.n	8003f70 <__exponent+0x60>

08003f8c <_printf_float>:
 8003f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f90:	ed2d 8b02 	vpush	{d8}
 8003f94:	b08d      	sub	sp, #52	; 0x34
 8003f96:	460c      	mov	r4, r1
 8003f98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f9c:	4616      	mov	r6, r2
 8003f9e:	461f      	mov	r7, r3
 8003fa0:	4605      	mov	r5, r0
 8003fa2:	f000 fcc7 	bl	8004934 <_localeconv_r>
 8003fa6:	f8d0 a000 	ldr.w	sl, [r0]
 8003faa:	4650      	mov	r0, sl
 8003fac:	f7fc f968 	bl	8000280 <strlen>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8003fb4:	6823      	ldr	r3, [r4, #0]
 8003fb6:	9305      	str	r3, [sp, #20]
 8003fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8003fbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003fc0:	3307      	adds	r3, #7
 8003fc2:	f023 0307 	bic.w	r3, r3, #7
 8003fc6:	f103 0208 	add.w	r2, r3, #8
 8003fca:	f8c8 2000 	str.w	r2, [r8]
 8003fce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003fd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003fd6:	9307      	str	r3, [sp, #28]
 8003fd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fdc:	ee08 0a10 	vmov	s16, r0
 8003fe0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003fe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fe8:	4b9e      	ldr	r3, [pc, #632]	; (8004264 <_printf_float+0x2d8>)
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295
 8003fee:	f7fc fda5 	bl	8000b3c <__aeabi_dcmpun>
 8003ff2:	bb88      	cbnz	r0, 8004058 <_printf_float+0xcc>
 8003ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ff8:	4b9a      	ldr	r3, [pc, #616]	; (8004264 <_printf_float+0x2d8>)
 8003ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffe:	f7fc fd7f 	bl	8000b00 <__aeabi_dcmple>
 8004002:	bb48      	cbnz	r0, 8004058 <_printf_float+0xcc>
 8004004:	2200      	movs	r2, #0
 8004006:	2300      	movs	r3, #0
 8004008:	4640      	mov	r0, r8
 800400a:	4649      	mov	r1, r9
 800400c:	f7fc fd6e 	bl	8000aec <__aeabi_dcmplt>
 8004010:	b110      	cbz	r0, 8004018 <_printf_float+0x8c>
 8004012:	232d      	movs	r3, #45	; 0x2d
 8004014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004018:	4a93      	ldr	r2, [pc, #588]	; (8004268 <_printf_float+0x2dc>)
 800401a:	4b94      	ldr	r3, [pc, #592]	; (800426c <_printf_float+0x2e0>)
 800401c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004020:	bf94      	ite	ls
 8004022:	4690      	movls	r8, r2
 8004024:	4698      	movhi	r8, r3
 8004026:	2303      	movs	r3, #3
 8004028:	6123      	str	r3, [r4, #16]
 800402a:	9b05      	ldr	r3, [sp, #20]
 800402c:	f023 0304 	bic.w	r3, r3, #4
 8004030:	6023      	str	r3, [r4, #0]
 8004032:	f04f 0900 	mov.w	r9, #0
 8004036:	9700      	str	r7, [sp, #0]
 8004038:	4633      	mov	r3, r6
 800403a:	aa0b      	add	r2, sp, #44	; 0x2c
 800403c:	4621      	mov	r1, r4
 800403e:	4628      	mov	r0, r5
 8004040:	f000 f9da 	bl	80043f8 <_printf_common>
 8004044:	3001      	adds	r0, #1
 8004046:	f040 8090 	bne.w	800416a <_printf_float+0x1de>
 800404a:	f04f 30ff 	mov.w	r0, #4294967295
 800404e:	b00d      	add	sp, #52	; 0x34
 8004050:	ecbd 8b02 	vpop	{d8}
 8004054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	4640      	mov	r0, r8
 800405e:	4649      	mov	r1, r9
 8004060:	f7fc fd6c 	bl	8000b3c <__aeabi_dcmpun>
 8004064:	b140      	cbz	r0, 8004078 <_printf_float+0xec>
 8004066:	464b      	mov	r3, r9
 8004068:	2b00      	cmp	r3, #0
 800406a:	bfbc      	itt	lt
 800406c:	232d      	movlt	r3, #45	; 0x2d
 800406e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004072:	4a7f      	ldr	r2, [pc, #508]	; (8004270 <_printf_float+0x2e4>)
 8004074:	4b7f      	ldr	r3, [pc, #508]	; (8004274 <_printf_float+0x2e8>)
 8004076:	e7d1      	b.n	800401c <_printf_float+0x90>
 8004078:	6863      	ldr	r3, [r4, #4]
 800407a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800407e:	9206      	str	r2, [sp, #24]
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	d13f      	bne.n	8004104 <_printf_float+0x178>
 8004084:	2306      	movs	r3, #6
 8004086:	6063      	str	r3, [r4, #4]
 8004088:	9b05      	ldr	r3, [sp, #20]
 800408a:	6861      	ldr	r1, [r4, #4]
 800408c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004090:	2300      	movs	r3, #0
 8004092:	9303      	str	r3, [sp, #12]
 8004094:	ab0a      	add	r3, sp, #40	; 0x28
 8004096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800409a:	ab09      	add	r3, sp, #36	; 0x24
 800409c:	ec49 8b10 	vmov	d0, r8, r9
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	6022      	str	r2, [r4, #0]
 80040a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80040a8:	4628      	mov	r0, r5
 80040aa:	f7ff fecf 	bl	8003e4c <__cvt>
 80040ae:	9b06      	ldr	r3, [sp, #24]
 80040b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80040b2:	2b47      	cmp	r3, #71	; 0x47
 80040b4:	4680      	mov	r8, r0
 80040b6:	d108      	bne.n	80040ca <_printf_float+0x13e>
 80040b8:	1cc8      	adds	r0, r1, #3
 80040ba:	db02      	blt.n	80040c2 <_printf_float+0x136>
 80040bc:	6863      	ldr	r3, [r4, #4]
 80040be:	4299      	cmp	r1, r3
 80040c0:	dd41      	ble.n	8004146 <_printf_float+0x1ba>
 80040c2:	f1ab 0302 	sub.w	r3, fp, #2
 80040c6:	fa5f fb83 	uxtb.w	fp, r3
 80040ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80040ce:	d820      	bhi.n	8004112 <_printf_float+0x186>
 80040d0:	3901      	subs	r1, #1
 80040d2:	465a      	mov	r2, fp
 80040d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040d8:	9109      	str	r1, [sp, #36]	; 0x24
 80040da:	f7ff ff19 	bl	8003f10 <__exponent>
 80040de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040e0:	1813      	adds	r3, r2, r0
 80040e2:	2a01      	cmp	r2, #1
 80040e4:	4681      	mov	r9, r0
 80040e6:	6123      	str	r3, [r4, #16]
 80040e8:	dc02      	bgt.n	80040f0 <_printf_float+0x164>
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	07d2      	lsls	r2, r2, #31
 80040ee:	d501      	bpl.n	80040f4 <_printf_float+0x168>
 80040f0:	3301      	adds	r3, #1
 80040f2:	6123      	str	r3, [r4, #16]
 80040f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d09c      	beq.n	8004036 <_printf_float+0xaa>
 80040fc:	232d      	movs	r3, #45	; 0x2d
 80040fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004102:	e798      	b.n	8004036 <_printf_float+0xaa>
 8004104:	9a06      	ldr	r2, [sp, #24]
 8004106:	2a47      	cmp	r2, #71	; 0x47
 8004108:	d1be      	bne.n	8004088 <_printf_float+0xfc>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1bc      	bne.n	8004088 <_printf_float+0xfc>
 800410e:	2301      	movs	r3, #1
 8004110:	e7b9      	b.n	8004086 <_printf_float+0xfa>
 8004112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004116:	d118      	bne.n	800414a <_printf_float+0x1be>
 8004118:	2900      	cmp	r1, #0
 800411a:	6863      	ldr	r3, [r4, #4]
 800411c:	dd0b      	ble.n	8004136 <_printf_float+0x1aa>
 800411e:	6121      	str	r1, [r4, #16]
 8004120:	b913      	cbnz	r3, 8004128 <_printf_float+0x19c>
 8004122:	6822      	ldr	r2, [r4, #0]
 8004124:	07d0      	lsls	r0, r2, #31
 8004126:	d502      	bpl.n	800412e <_printf_float+0x1a2>
 8004128:	3301      	adds	r3, #1
 800412a:	440b      	add	r3, r1
 800412c:	6123      	str	r3, [r4, #16]
 800412e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004130:	f04f 0900 	mov.w	r9, #0
 8004134:	e7de      	b.n	80040f4 <_printf_float+0x168>
 8004136:	b913      	cbnz	r3, 800413e <_printf_float+0x1b2>
 8004138:	6822      	ldr	r2, [r4, #0]
 800413a:	07d2      	lsls	r2, r2, #31
 800413c:	d501      	bpl.n	8004142 <_printf_float+0x1b6>
 800413e:	3302      	adds	r3, #2
 8004140:	e7f4      	b.n	800412c <_printf_float+0x1a0>
 8004142:	2301      	movs	r3, #1
 8004144:	e7f2      	b.n	800412c <_printf_float+0x1a0>
 8004146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800414a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800414c:	4299      	cmp	r1, r3
 800414e:	db05      	blt.n	800415c <_printf_float+0x1d0>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	6121      	str	r1, [r4, #16]
 8004154:	07d8      	lsls	r0, r3, #31
 8004156:	d5ea      	bpl.n	800412e <_printf_float+0x1a2>
 8004158:	1c4b      	adds	r3, r1, #1
 800415a:	e7e7      	b.n	800412c <_printf_float+0x1a0>
 800415c:	2900      	cmp	r1, #0
 800415e:	bfd4      	ite	le
 8004160:	f1c1 0202 	rsble	r2, r1, #2
 8004164:	2201      	movgt	r2, #1
 8004166:	4413      	add	r3, r2
 8004168:	e7e0      	b.n	800412c <_printf_float+0x1a0>
 800416a:	6823      	ldr	r3, [r4, #0]
 800416c:	055a      	lsls	r2, r3, #21
 800416e:	d407      	bmi.n	8004180 <_printf_float+0x1f4>
 8004170:	6923      	ldr	r3, [r4, #16]
 8004172:	4642      	mov	r2, r8
 8004174:	4631      	mov	r1, r6
 8004176:	4628      	mov	r0, r5
 8004178:	47b8      	blx	r7
 800417a:	3001      	adds	r0, #1
 800417c:	d12c      	bne.n	80041d8 <_printf_float+0x24c>
 800417e:	e764      	b.n	800404a <_printf_float+0xbe>
 8004180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004184:	f240 80e0 	bls.w	8004348 <_printf_float+0x3bc>
 8004188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800418c:	2200      	movs	r2, #0
 800418e:	2300      	movs	r3, #0
 8004190:	f7fc fca2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004194:	2800      	cmp	r0, #0
 8004196:	d034      	beq.n	8004202 <_printf_float+0x276>
 8004198:	4a37      	ldr	r2, [pc, #220]	; (8004278 <_printf_float+0x2ec>)
 800419a:	2301      	movs	r3, #1
 800419c:	4631      	mov	r1, r6
 800419e:	4628      	mov	r0, r5
 80041a0:	47b8      	blx	r7
 80041a2:	3001      	adds	r0, #1
 80041a4:	f43f af51 	beq.w	800404a <_printf_float+0xbe>
 80041a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041ac:	429a      	cmp	r2, r3
 80041ae:	db02      	blt.n	80041b6 <_printf_float+0x22a>
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	07d8      	lsls	r0, r3, #31
 80041b4:	d510      	bpl.n	80041d8 <_printf_float+0x24c>
 80041b6:	ee18 3a10 	vmov	r3, s16
 80041ba:	4652      	mov	r2, sl
 80041bc:	4631      	mov	r1, r6
 80041be:	4628      	mov	r0, r5
 80041c0:	47b8      	blx	r7
 80041c2:	3001      	adds	r0, #1
 80041c4:	f43f af41 	beq.w	800404a <_printf_float+0xbe>
 80041c8:	f04f 0800 	mov.w	r8, #0
 80041cc:	f104 091a 	add.w	r9, r4, #26
 80041d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041d2:	3b01      	subs	r3, #1
 80041d4:	4543      	cmp	r3, r8
 80041d6:	dc09      	bgt.n	80041ec <_printf_float+0x260>
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	079b      	lsls	r3, r3, #30
 80041dc:	f100 8107 	bmi.w	80043ee <_printf_float+0x462>
 80041e0:	68e0      	ldr	r0, [r4, #12]
 80041e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041e4:	4298      	cmp	r0, r3
 80041e6:	bfb8      	it	lt
 80041e8:	4618      	movlt	r0, r3
 80041ea:	e730      	b.n	800404e <_printf_float+0xc2>
 80041ec:	2301      	movs	r3, #1
 80041ee:	464a      	mov	r2, r9
 80041f0:	4631      	mov	r1, r6
 80041f2:	4628      	mov	r0, r5
 80041f4:	47b8      	blx	r7
 80041f6:	3001      	adds	r0, #1
 80041f8:	f43f af27 	beq.w	800404a <_printf_float+0xbe>
 80041fc:	f108 0801 	add.w	r8, r8, #1
 8004200:	e7e6      	b.n	80041d0 <_printf_float+0x244>
 8004202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004204:	2b00      	cmp	r3, #0
 8004206:	dc39      	bgt.n	800427c <_printf_float+0x2f0>
 8004208:	4a1b      	ldr	r2, [pc, #108]	; (8004278 <_printf_float+0x2ec>)
 800420a:	2301      	movs	r3, #1
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f af19 	beq.w	800404a <_printf_float+0xbe>
 8004218:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800421c:	4313      	orrs	r3, r2
 800421e:	d102      	bne.n	8004226 <_printf_float+0x29a>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	07d9      	lsls	r1, r3, #31
 8004224:	d5d8      	bpl.n	80041d8 <_printf_float+0x24c>
 8004226:	ee18 3a10 	vmov	r3, s16
 800422a:	4652      	mov	r2, sl
 800422c:	4631      	mov	r1, r6
 800422e:	4628      	mov	r0, r5
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	f43f af09 	beq.w	800404a <_printf_float+0xbe>
 8004238:	f04f 0900 	mov.w	r9, #0
 800423c:	f104 0a1a 	add.w	sl, r4, #26
 8004240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004242:	425b      	negs	r3, r3
 8004244:	454b      	cmp	r3, r9
 8004246:	dc01      	bgt.n	800424c <_printf_float+0x2c0>
 8004248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800424a:	e792      	b.n	8004172 <_printf_float+0x1e6>
 800424c:	2301      	movs	r3, #1
 800424e:	4652      	mov	r2, sl
 8004250:	4631      	mov	r1, r6
 8004252:	4628      	mov	r0, r5
 8004254:	47b8      	blx	r7
 8004256:	3001      	adds	r0, #1
 8004258:	f43f aef7 	beq.w	800404a <_printf_float+0xbe>
 800425c:	f109 0901 	add.w	r9, r9, #1
 8004260:	e7ee      	b.n	8004240 <_printf_float+0x2b4>
 8004262:	bf00      	nop
 8004264:	7fefffff 	.word	0x7fefffff
 8004268:	0800687c 	.word	0x0800687c
 800426c:	08006880 	.word	0x08006880
 8004270:	08006884 	.word	0x08006884
 8004274:	08006888 	.word	0x08006888
 8004278:	0800688c 	.word	0x0800688c
 800427c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800427e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004280:	429a      	cmp	r2, r3
 8004282:	bfa8      	it	ge
 8004284:	461a      	movge	r2, r3
 8004286:	2a00      	cmp	r2, #0
 8004288:	4691      	mov	r9, r2
 800428a:	dc37      	bgt.n	80042fc <_printf_float+0x370>
 800428c:	f04f 0b00 	mov.w	fp, #0
 8004290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004294:	f104 021a 	add.w	r2, r4, #26
 8004298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800429a:	9305      	str	r3, [sp, #20]
 800429c:	eba3 0309 	sub.w	r3, r3, r9
 80042a0:	455b      	cmp	r3, fp
 80042a2:	dc33      	bgt.n	800430c <_printf_float+0x380>
 80042a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042a8:	429a      	cmp	r2, r3
 80042aa:	db3b      	blt.n	8004324 <_printf_float+0x398>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	07da      	lsls	r2, r3, #31
 80042b0:	d438      	bmi.n	8004324 <_printf_float+0x398>
 80042b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80042b6:	eba2 0903 	sub.w	r9, r2, r3
 80042ba:	9b05      	ldr	r3, [sp, #20]
 80042bc:	1ad2      	subs	r2, r2, r3
 80042be:	4591      	cmp	r9, r2
 80042c0:	bfa8      	it	ge
 80042c2:	4691      	movge	r9, r2
 80042c4:	f1b9 0f00 	cmp.w	r9, #0
 80042c8:	dc35      	bgt.n	8004336 <_printf_float+0x3aa>
 80042ca:	f04f 0800 	mov.w	r8, #0
 80042ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042d2:	f104 0a1a 	add.w	sl, r4, #26
 80042d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	eba3 0309 	sub.w	r3, r3, r9
 80042e0:	4543      	cmp	r3, r8
 80042e2:	f77f af79 	ble.w	80041d8 <_printf_float+0x24c>
 80042e6:	2301      	movs	r3, #1
 80042e8:	4652      	mov	r2, sl
 80042ea:	4631      	mov	r1, r6
 80042ec:	4628      	mov	r0, r5
 80042ee:	47b8      	blx	r7
 80042f0:	3001      	adds	r0, #1
 80042f2:	f43f aeaa 	beq.w	800404a <_printf_float+0xbe>
 80042f6:	f108 0801 	add.w	r8, r8, #1
 80042fa:	e7ec      	b.n	80042d6 <_printf_float+0x34a>
 80042fc:	4613      	mov	r3, r2
 80042fe:	4631      	mov	r1, r6
 8004300:	4642      	mov	r2, r8
 8004302:	4628      	mov	r0, r5
 8004304:	47b8      	blx	r7
 8004306:	3001      	adds	r0, #1
 8004308:	d1c0      	bne.n	800428c <_printf_float+0x300>
 800430a:	e69e      	b.n	800404a <_printf_float+0xbe>
 800430c:	2301      	movs	r3, #1
 800430e:	4631      	mov	r1, r6
 8004310:	4628      	mov	r0, r5
 8004312:	9205      	str	r2, [sp, #20]
 8004314:	47b8      	blx	r7
 8004316:	3001      	adds	r0, #1
 8004318:	f43f ae97 	beq.w	800404a <_printf_float+0xbe>
 800431c:	9a05      	ldr	r2, [sp, #20]
 800431e:	f10b 0b01 	add.w	fp, fp, #1
 8004322:	e7b9      	b.n	8004298 <_printf_float+0x30c>
 8004324:	ee18 3a10 	vmov	r3, s16
 8004328:	4652      	mov	r2, sl
 800432a:	4631      	mov	r1, r6
 800432c:	4628      	mov	r0, r5
 800432e:	47b8      	blx	r7
 8004330:	3001      	adds	r0, #1
 8004332:	d1be      	bne.n	80042b2 <_printf_float+0x326>
 8004334:	e689      	b.n	800404a <_printf_float+0xbe>
 8004336:	9a05      	ldr	r2, [sp, #20]
 8004338:	464b      	mov	r3, r9
 800433a:	4442      	add	r2, r8
 800433c:	4631      	mov	r1, r6
 800433e:	4628      	mov	r0, r5
 8004340:	47b8      	blx	r7
 8004342:	3001      	adds	r0, #1
 8004344:	d1c1      	bne.n	80042ca <_printf_float+0x33e>
 8004346:	e680      	b.n	800404a <_printf_float+0xbe>
 8004348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800434a:	2a01      	cmp	r2, #1
 800434c:	dc01      	bgt.n	8004352 <_printf_float+0x3c6>
 800434e:	07db      	lsls	r3, r3, #31
 8004350:	d53a      	bpl.n	80043c8 <_printf_float+0x43c>
 8004352:	2301      	movs	r3, #1
 8004354:	4642      	mov	r2, r8
 8004356:	4631      	mov	r1, r6
 8004358:	4628      	mov	r0, r5
 800435a:	47b8      	blx	r7
 800435c:	3001      	adds	r0, #1
 800435e:	f43f ae74 	beq.w	800404a <_printf_float+0xbe>
 8004362:	ee18 3a10 	vmov	r3, s16
 8004366:	4652      	mov	r2, sl
 8004368:	4631      	mov	r1, r6
 800436a:	4628      	mov	r0, r5
 800436c:	47b8      	blx	r7
 800436e:	3001      	adds	r0, #1
 8004370:	f43f ae6b 	beq.w	800404a <_printf_float+0xbe>
 8004374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004378:	2200      	movs	r2, #0
 800437a:	2300      	movs	r3, #0
 800437c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004380:	f7fc fbaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8004384:	b9d8      	cbnz	r0, 80043be <_printf_float+0x432>
 8004386:	f10a 33ff 	add.w	r3, sl, #4294967295
 800438a:	f108 0201 	add.w	r2, r8, #1
 800438e:	4631      	mov	r1, r6
 8004390:	4628      	mov	r0, r5
 8004392:	47b8      	blx	r7
 8004394:	3001      	adds	r0, #1
 8004396:	d10e      	bne.n	80043b6 <_printf_float+0x42a>
 8004398:	e657      	b.n	800404a <_printf_float+0xbe>
 800439a:	2301      	movs	r3, #1
 800439c:	4652      	mov	r2, sl
 800439e:	4631      	mov	r1, r6
 80043a0:	4628      	mov	r0, r5
 80043a2:	47b8      	blx	r7
 80043a4:	3001      	adds	r0, #1
 80043a6:	f43f ae50 	beq.w	800404a <_printf_float+0xbe>
 80043aa:	f108 0801 	add.w	r8, r8, #1
 80043ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043b0:	3b01      	subs	r3, #1
 80043b2:	4543      	cmp	r3, r8
 80043b4:	dcf1      	bgt.n	800439a <_printf_float+0x40e>
 80043b6:	464b      	mov	r3, r9
 80043b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043bc:	e6da      	b.n	8004174 <_printf_float+0x1e8>
 80043be:	f04f 0800 	mov.w	r8, #0
 80043c2:	f104 0a1a 	add.w	sl, r4, #26
 80043c6:	e7f2      	b.n	80043ae <_printf_float+0x422>
 80043c8:	2301      	movs	r3, #1
 80043ca:	4642      	mov	r2, r8
 80043cc:	e7df      	b.n	800438e <_printf_float+0x402>
 80043ce:	2301      	movs	r3, #1
 80043d0:	464a      	mov	r2, r9
 80043d2:	4631      	mov	r1, r6
 80043d4:	4628      	mov	r0, r5
 80043d6:	47b8      	blx	r7
 80043d8:	3001      	adds	r0, #1
 80043da:	f43f ae36 	beq.w	800404a <_printf_float+0xbe>
 80043de:	f108 0801 	add.w	r8, r8, #1
 80043e2:	68e3      	ldr	r3, [r4, #12]
 80043e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043e6:	1a5b      	subs	r3, r3, r1
 80043e8:	4543      	cmp	r3, r8
 80043ea:	dcf0      	bgt.n	80043ce <_printf_float+0x442>
 80043ec:	e6f8      	b.n	80041e0 <_printf_float+0x254>
 80043ee:	f04f 0800 	mov.w	r8, #0
 80043f2:	f104 0919 	add.w	r9, r4, #25
 80043f6:	e7f4      	b.n	80043e2 <_printf_float+0x456>

080043f8 <_printf_common>:
 80043f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043fc:	4616      	mov	r6, r2
 80043fe:	4699      	mov	r9, r3
 8004400:	688a      	ldr	r2, [r1, #8]
 8004402:	690b      	ldr	r3, [r1, #16]
 8004404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004408:	4293      	cmp	r3, r2
 800440a:	bfb8      	it	lt
 800440c:	4613      	movlt	r3, r2
 800440e:	6033      	str	r3, [r6, #0]
 8004410:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004414:	4607      	mov	r7, r0
 8004416:	460c      	mov	r4, r1
 8004418:	b10a      	cbz	r2, 800441e <_printf_common+0x26>
 800441a:	3301      	adds	r3, #1
 800441c:	6033      	str	r3, [r6, #0]
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	0699      	lsls	r1, r3, #26
 8004422:	bf42      	ittt	mi
 8004424:	6833      	ldrmi	r3, [r6, #0]
 8004426:	3302      	addmi	r3, #2
 8004428:	6033      	strmi	r3, [r6, #0]
 800442a:	6825      	ldr	r5, [r4, #0]
 800442c:	f015 0506 	ands.w	r5, r5, #6
 8004430:	d106      	bne.n	8004440 <_printf_common+0x48>
 8004432:	f104 0a19 	add.w	sl, r4, #25
 8004436:	68e3      	ldr	r3, [r4, #12]
 8004438:	6832      	ldr	r2, [r6, #0]
 800443a:	1a9b      	subs	r3, r3, r2
 800443c:	42ab      	cmp	r3, r5
 800443e:	dc26      	bgt.n	800448e <_printf_common+0x96>
 8004440:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004444:	1e13      	subs	r3, r2, #0
 8004446:	6822      	ldr	r2, [r4, #0]
 8004448:	bf18      	it	ne
 800444a:	2301      	movne	r3, #1
 800444c:	0692      	lsls	r2, r2, #26
 800444e:	d42b      	bmi.n	80044a8 <_printf_common+0xb0>
 8004450:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004454:	4649      	mov	r1, r9
 8004456:	4638      	mov	r0, r7
 8004458:	47c0      	blx	r8
 800445a:	3001      	adds	r0, #1
 800445c:	d01e      	beq.n	800449c <_printf_common+0xa4>
 800445e:	6823      	ldr	r3, [r4, #0]
 8004460:	6922      	ldr	r2, [r4, #16]
 8004462:	f003 0306 	and.w	r3, r3, #6
 8004466:	2b04      	cmp	r3, #4
 8004468:	bf02      	ittt	eq
 800446a:	68e5      	ldreq	r5, [r4, #12]
 800446c:	6833      	ldreq	r3, [r6, #0]
 800446e:	1aed      	subeq	r5, r5, r3
 8004470:	68a3      	ldr	r3, [r4, #8]
 8004472:	bf0c      	ite	eq
 8004474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004478:	2500      	movne	r5, #0
 800447a:	4293      	cmp	r3, r2
 800447c:	bfc4      	itt	gt
 800447e:	1a9b      	subgt	r3, r3, r2
 8004480:	18ed      	addgt	r5, r5, r3
 8004482:	2600      	movs	r6, #0
 8004484:	341a      	adds	r4, #26
 8004486:	42b5      	cmp	r5, r6
 8004488:	d11a      	bne.n	80044c0 <_printf_common+0xc8>
 800448a:	2000      	movs	r0, #0
 800448c:	e008      	b.n	80044a0 <_printf_common+0xa8>
 800448e:	2301      	movs	r3, #1
 8004490:	4652      	mov	r2, sl
 8004492:	4649      	mov	r1, r9
 8004494:	4638      	mov	r0, r7
 8004496:	47c0      	blx	r8
 8004498:	3001      	adds	r0, #1
 800449a:	d103      	bne.n	80044a4 <_printf_common+0xac>
 800449c:	f04f 30ff 	mov.w	r0, #4294967295
 80044a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a4:	3501      	adds	r5, #1
 80044a6:	e7c6      	b.n	8004436 <_printf_common+0x3e>
 80044a8:	18e1      	adds	r1, r4, r3
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	2030      	movs	r0, #48	; 0x30
 80044ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044b2:	4422      	add	r2, r4
 80044b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044bc:	3302      	adds	r3, #2
 80044be:	e7c7      	b.n	8004450 <_printf_common+0x58>
 80044c0:	2301      	movs	r3, #1
 80044c2:	4622      	mov	r2, r4
 80044c4:	4649      	mov	r1, r9
 80044c6:	4638      	mov	r0, r7
 80044c8:	47c0      	blx	r8
 80044ca:	3001      	adds	r0, #1
 80044cc:	d0e6      	beq.n	800449c <_printf_common+0xa4>
 80044ce:	3601      	adds	r6, #1
 80044d0:	e7d9      	b.n	8004486 <_printf_common+0x8e>
	...

080044d4 <_printf_i>:
 80044d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044d8:	7e0f      	ldrb	r7, [r1, #24]
 80044da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044dc:	2f78      	cmp	r7, #120	; 0x78
 80044de:	4691      	mov	r9, r2
 80044e0:	4680      	mov	r8, r0
 80044e2:	460c      	mov	r4, r1
 80044e4:	469a      	mov	sl, r3
 80044e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044ea:	d807      	bhi.n	80044fc <_printf_i+0x28>
 80044ec:	2f62      	cmp	r7, #98	; 0x62
 80044ee:	d80a      	bhi.n	8004506 <_printf_i+0x32>
 80044f0:	2f00      	cmp	r7, #0
 80044f2:	f000 80d4 	beq.w	800469e <_printf_i+0x1ca>
 80044f6:	2f58      	cmp	r7, #88	; 0x58
 80044f8:	f000 80c0 	beq.w	800467c <_printf_i+0x1a8>
 80044fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004500:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004504:	e03a      	b.n	800457c <_printf_i+0xa8>
 8004506:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800450a:	2b15      	cmp	r3, #21
 800450c:	d8f6      	bhi.n	80044fc <_printf_i+0x28>
 800450e:	a101      	add	r1, pc, #4	; (adr r1, 8004514 <_printf_i+0x40>)
 8004510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004514:	0800456d 	.word	0x0800456d
 8004518:	08004581 	.word	0x08004581
 800451c:	080044fd 	.word	0x080044fd
 8004520:	080044fd 	.word	0x080044fd
 8004524:	080044fd 	.word	0x080044fd
 8004528:	080044fd 	.word	0x080044fd
 800452c:	08004581 	.word	0x08004581
 8004530:	080044fd 	.word	0x080044fd
 8004534:	080044fd 	.word	0x080044fd
 8004538:	080044fd 	.word	0x080044fd
 800453c:	080044fd 	.word	0x080044fd
 8004540:	08004685 	.word	0x08004685
 8004544:	080045ad 	.word	0x080045ad
 8004548:	0800463f 	.word	0x0800463f
 800454c:	080044fd 	.word	0x080044fd
 8004550:	080044fd 	.word	0x080044fd
 8004554:	080046a7 	.word	0x080046a7
 8004558:	080044fd 	.word	0x080044fd
 800455c:	080045ad 	.word	0x080045ad
 8004560:	080044fd 	.word	0x080044fd
 8004564:	080044fd 	.word	0x080044fd
 8004568:	08004647 	.word	0x08004647
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	1d1a      	adds	r2, r3, #4
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	602a      	str	r2, [r5, #0]
 8004574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800457c:	2301      	movs	r3, #1
 800457e:	e09f      	b.n	80046c0 <_printf_i+0x1ec>
 8004580:	6820      	ldr	r0, [r4, #0]
 8004582:	682b      	ldr	r3, [r5, #0]
 8004584:	0607      	lsls	r7, r0, #24
 8004586:	f103 0104 	add.w	r1, r3, #4
 800458a:	6029      	str	r1, [r5, #0]
 800458c:	d501      	bpl.n	8004592 <_printf_i+0xbe>
 800458e:	681e      	ldr	r6, [r3, #0]
 8004590:	e003      	b.n	800459a <_printf_i+0xc6>
 8004592:	0646      	lsls	r6, r0, #25
 8004594:	d5fb      	bpl.n	800458e <_printf_i+0xba>
 8004596:	f9b3 6000 	ldrsh.w	r6, [r3]
 800459a:	2e00      	cmp	r6, #0
 800459c:	da03      	bge.n	80045a6 <_printf_i+0xd2>
 800459e:	232d      	movs	r3, #45	; 0x2d
 80045a0:	4276      	negs	r6, r6
 80045a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045a6:	485a      	ldr	r0, [pc, #360]	; (8004710 <_printf_i+0x23c>)
 80045a8:	230a      	movs	r3, #10
 80045aa:	e012      	b.n	80045d2 <_printf_i+0xfe>
 80045ac:	682b      	ldr	r3, [r5, #0]
 80045ae:	6820      	ldr	r0, [r4, #0]
 80045b0:	1d19      	adds	r1, r3, #4
 80045b2:	6029      	str	r1, [r5, #0]
 80045b4:	0605      	lsls	r5, r0, #24
 80045b6:	d501      	bpl.n	80045bc <_printf_i+0xe8>
 80045b8:	681e      	ldr	r6, [r3, #0]
 80045ba:	e002      	b.n	80045c2 <_printf_i+0xee>
 80045bc:	0641      	lsls	r1, r0, #25
 80045be:	d5fb      	bpl.n	80045b8 <_printf_i+0xe4>
 80045c0:	881e      	ldrh	r6, [r3, #0]
 80045c2:	4853      	ldr	r0, [pc, #332]	; (8004710 <_printf_i+0x23c>)
 80045c4:	2f6f      	cmp	r7, #111	; 0x6f
 80045c6:	bf0c      	ite	eq
 80045c8:	2308      	moveq	r3, #8
 80045ca:	230a      	movne	r3, #10
 80045cc:	2100      	movs	r1, #0
 80045ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045d2:	6865      	ldr	r5, [r4, #4]
 80045d4:	60a5      	str	r5, [r4, #8]
 80045d6:	2d00      	cmp	r5, #0
 80045d8:	bfa2      	ittt	ge
 80045da:	6821      	ldrge	r1, [r4, #0]
 80045dc:	f021 0104 	bicge.w	r1, r1, #4
 80045e0:	6021      	strge	r1, [r4, #0]
 80045e2:	b90e      	cbnz	r6, 80045e8 <_printf_i+0x114>
 80045e4:	2d00      	cmp	r5, #0
 80045e6:	d04b      	beq.n	8004680 <_printf_i+0x1ac>
 80045e8:	4615      	mov	r5, r2
 80045ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80045ee:	fb03 6711 	mls	r7, r3, r1, r6
 80045f2:	5dc7      	ldrb	r7, [r0, r7]
 80045f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045f8:	4637      	mov	r7, r6
 80045fa:	42bb      	cmp	r3, r7
 80045fc:	460e      	mov	r6, r1
 80045fe:	d9f4      	bls.n	80045ea <_printf_i+0x116>
 8004600:	2b08      	cmp	r3, #8
 8004602:	d10b      	bne.n	800461c <_printf_i+0x148>
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	07de      	lsls	r6, r3, #31
 8004608:	d508      	bpl.n	800461c <_printf_i+0x148>
 800460a:	6923      	ldr	r3, [r4, #16]
 800460c:	6861      	ldr	r1, [r4, #4]
 800460e:	4299      	cmp	r1, r3
 8004610:	bfde      	ittt	le
 8004612:	2330      	movle	r3, #48	; 0x30
 8004614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004618:	f105 35ff 	addle.w	r5, r5, #4294967295
 800461c:	1b52      	subs	r2, r2, r5
 800461e:	6122      	str	r2, [r4, #16]
 8004620:	f8cd a000 	str.w	sl, [sp]
 8004624:	464b      	mov	r3, r9
 8004626:	aa03      	add	r2, sp, #12
 8004628:	4621      	mov	r1, r4
 800462a:	4640      	mov	r0, r8
 800462c:	f7ff fee4 	bl	80043f8 <_printf_common>
 8004630:	3001      	adds	r0, #1
 8004632:	d14a      	bne.n	80046ca <_printf_i+0x1f6>
 8004634:	f04f 30ff 	mov.w	r0, #4294967295
 8004638:	b004      	add	sp, #16
 800463a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463e:	6823      	ldr	r3, [r4, #0]
 8004640:	f043 0320 	orr.w	r3, r3, #32
 8004644:	6023      	str	r3, [r4, #0]
 8004646:	4833      	ldr	r0, [pc, #204]	; (8004714 <_printf_i+0x240>)
 8004648:	2778      	movs	r7, #120	; 0x78
 800464a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	6829      	ldr	r1, [r5, #0]
 8004652:	061f      	lsls	r7, r3, #24
 8004654:	f851 6b04 	ldr.w	r6, [r1], #4
 8004658:	d402      	bmi.n	8004660 <_printf_i+0x18c>
 800465a:	065f      	lsls	r7, r3, #25
 800465c:	bf48      	it	mi
 800465e:	b2b6      	uxthmi	r6, r6
 8004660:	07df      	lsls	r7, r3, #31
 8004662:	bf48      	it	mi
 8004664:	f043 0320 	orrmi.w	r3, r3, #32
 8004668:	6029      	str	r1, [r5, #0]
 800466a:	bf48      	it	mi
 800466c:	6023      	strmi	r3, [r4, #0]
 800466e:	b91e      	cbnz	r6, 8004678 <_printf_i+0x1a4>
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	f023 0320 	bic.w	r3, r3, #32
 8004676:	6023      	str	r3, [r4, #0]
 8004678:	2310      	movs	r3, #16
 800467a:	e7a7      	b.n	80045cc <_printf_i+0xf8>
 800467c:	4824      	ldr	r0, [pc, #144]	; (8004710 <_printf_i+0x23c>)
 800467e:	e7e4      	b.n	800464a <_printf_i+0x176>
 8004680:	4615      	mov	r5, r2
 8004682:	e7bd      	b.n	8004600 <_printf_i+0x12c>
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	6826      	ldr	r6, [r4, #0]
 8004688:	6961      	ldr	r1, [r4, #20]
 800468a:	1d18      	adds	r0, r3, #4
 800468c:	6028      	str	r0, [r5, #0]
 800468e:	0635      	lsls	r5, r6, #24
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	d501      	bpl.n	8004698 <_printf_i+0x1c4>
 8004694:	6019      	str	r1, [r3, #0]
 8004696:	e002      	b.n	800469e <_printf_i+0x1ca>
 8004698:	0670      	lsls	r0, r6, #25
 800469a:	d5fb      	bpl.n	8004694 <_printf_i+0x1c0>
 800469c:	8019      	strh	r1, [r3, #0]
 800469e:	2300      	movs	r3, #0
 80046a0:	6123      	str	r3, [r4, #16]
 80046a2:	4615      	mov	r5, r2
 80046a4:	e7bc      	b.n	8004620 <_printf_i+0x14c>
 80046a6:	682b      	ldr	r3, [r5, #0]
 80046a8:	1d1a      	adds	r2, r3, #4
 80046aa:	602a      	str	r2, [r5, #0]
 80046ac:	681d      	ldr	r5, [r3, #0]
 80046ae:	6862      	ldr	r2, [r4, #4]
 80046b0:	2100      	movs	r1, #0
 80046b2:	4628      	mov	r0, r5
 80046b4:	f7fb fd94 	bl	80001e0 <memchr>
 80046b8:	b108      	cbz	r0, 80046be <_printf_i+0x1ea>
 80046ba:	1b40      	subs	r0, r0, r5
 80046bc:	6060      	str	r0, [r4, #4]
 80046be:	6863      	ldr	r3, [r4, #4]
 80046c0:	6123      	str	r3, [r4, #16]
 80046c2:	2300      	movs	r3, #0
 80046c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046c8:	e7aa      	b.n	8004620 <_printf_i+0x14c>
 80046ca:	6923      	ldr	r3, [r4, #16]
 80046cc:	462a      	mov	r2, r5
 80046ce:	4649      	mov	r1, r9
 80046d0:	4640      	mov	r0, r8
 80046d2:	47d0      	blx	sl
 80046d4:	3001      	adds	r0, #1
 80046d6:	d0ad      	beq.n	8004634 <_printf_i+0x160>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	079b      	lsls	r3, r3, #30
 80046dc:	d413      	bmi.n	8004706 <_printf_i+0x232>
 80046de:	68e0      	ldr	r0, [r4, #12]
 80046e0:	9b03      	ldr	r3, [sp, #12]
 80046e2:	4298      	cmp	r0, r3
 80046e4:	bfb8      	it	lt
 80046e6:	4618      	movlt	r0, r3
 80046e8:	e7a6      	b.n	8004638 <_printf_i+0x164>
 80046ea:	2301      	movs	r3, #1
 80046ec:	4632      	mov	r2, r6
 80046ee:	4649      	mov	r1, r9
 80046f0:	4640      	mov	r0, r8
 80046f2:	47d0      	blx	sl
 80046f4:	3001      	adds	r0, #1
 80046f6:	d09d      	beq.n	8004634 <_printf_i+0x160>
 80046f8:	3501      	adds	r5, #1
 80046fa:	68e3      	ldr	r3, [r4, #12]
 80046fc:	9903      	ldr	r1, [sp, #12]
 80046fe:	1a5b      	subs	r3, r3, r1
 8004700:	42ab      	cmp	r3, r5
 8004702:	dcf2      	bgt.n	80046ea <_printf_i+0x216>
 8004704:	e7eb      	b.n	80046de <_printf_i+0x20a>
 8004706:	2500      	movs	r5, #0
 8004708:	f104 0619 	add.w	r6, r4, #25
 800470c:	e7f5      	b.n	80046fa <_printf_i+0x226>
 800470e:	bf00      	nop
 8004710:	0800688e 	.word	0x0800688e
 8004714:	0800689f 	.word	0x0800689f

08004718 <std>:
 8004718:	2300      	movs	r3, #0
 800471a:	b510      	push	{r4, lr}
 800471c:	4604      	mov	r4, r0
 800471e:	e9c0 3300 	strd	r3, r3, [r0]
 8004722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004726:	6083      	str	r3, [r0, #8]
 8004728:	8181      	strh	r1, [r0, #12]
 800472a:	6643      	str	r3, [r0, #100]	; 0x64
 800472c:	81c2      	strh	r2, [r0, #14]
 800472e:	6183      	str	r3, [r0, #24]
 8004730:	4619      	mov	r1, r3
 8004732:	2208      	movs	r2, #8
 8004734:	305c      	adds	r0, #92	; 0x5c
 8004736:	f000 f8f4 	bl	8004922 <memset>
 800473a:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <std+0x58>)
 800473c:	6263      	str	r3, [r4, #36]	; 0x24
 800473e:	4b0d      	ldr	r3, [pc, #52]	; (8004774 <std+0x5c>)
 8004740:	62a3      	str	r3, [r4, #40]	; 0x28
 8004742:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <std+0x60>)
 8004744:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004746:	4b0d      	ldr	r3, [pc, #52]	; (800477c <std+0x64>)
 8004748:	6323      	str	r3, [r4, #48]	; 0x30
 800474a:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <std+0x68>)
 800474c:	6224      	str	r4, [r4, #32]
 800474e:	429c      	cmp	r4, r3
 8004750:	d006      	beq.n	8004760 <std+0x48>
 8004752:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004756:	4294      	cmp	r4, r2
 8004758:	d002      	beq.n	8004760 <std+0x48>
 800475a:	33d0      	adds	r3, #208	; 0xd0
 800475c:	429c      	cmp	r4, r3
 800475e:	d105      	bne.n	800476c <std+0x54>
 8004760:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004768:	f000 b958 	b.w	8004a1c <__retarget_lock_init_recursive>
 800476c:	bd10      	pop	{r4, pc}
 800476e:	bf00      	nop
 8004770:	0800489d 	.word	0x0800489d
 8004774:	080048bf 	.word	0x080048bf
 8004778:	080048f7 	.word	0x080048f7
 800477c:	0800491b 	.word	0x0800491b
 8004780:	200006a4 	.word	0x200006a4

08004784 <stdio_exit_handler>:
 8004784:	4a02      	ldr	r2, [pc, #8]	; (8004790 <stdio_exit_handler+0xc>)
 8004786:	4903      	ldr	r1, [pc, #12]	; (8004794 <stdio_exit_handler+0x10>)
 8004788:	4803      	ldr	r0, [pc, #12]	; (8004798 <stdio_exit_handler+0x14>)
 800478a:	f000 b869 	b.w	8004860 <_fwalk_sglue>
 800478e:	bf00      	nop
 8004790:	2000000c 	.word	0x2000000c
 8004794:	08006139 	.word	0x08006139
 8004798:	20000018 	.word	0x20000018

0800479c <cleanup_stdio>:
 800479c:	6841      	ldr	r1, [r0, #4]
 800479e:	4b0c      	ldr	r3, [pc, #48]	; (80047d0 <cleanup_stdio+0x34>)
 80047a0:	4299      	cmp	r1, r3
 80047a2:	b510      	push	{r4, lr}
 80047a4:	4604      	mov	r4, r0
 80047a6:	d001      	beq.n	80047ac <cleanup_stdio+0x10>
 80047a8:	f001 fcc6 	bl	8006138 <_fflush_r>
 80047ac:	68a1      	ldr	r1, [r4, #8]
 80047ae:	4b09      	ldr	r3, [pc, #36]	; (80047d4 <cleanup_stdio+0x38>)
 80047b0:	4299      	cmp	r1, r3
 80047b2:	d002      	beq.n	80047ba <cleanup_stdio+0x1e>
 80047b4:	4620      	mov	r0, r4
 80047b6:	f001 fcbf 	bl	8006138 <_fflush_r>
 80047ba:	68e1      	ldr	r1, [r4, #12]
 80047bc:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <cleanup_stdio+0x3c>)
 80047be:	4299      	cmp	r1, r3
 80047c0:	d004      	beq.n	80047cc <cleanup_stdio+0x30>
 80047c2:	4620      	mov	r0, r4
 80047c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047c8:	f001 bcb6 	b.w	8006138 <_fflush_r>
 80047cc:	bd10      	pop	{r4, pc}
 80047ce:	bf00      	nop
 80047d0:	200006a4 	.word	0x200006a4
 80047d4:	2000070c 	.word	0x2000070c
 80047d8:	20000774 	.word	0x20000774

080047dc <global_stdio_init.part.0>:
 80047dc:	b510      	push	{r4, lr}
 80047de:	4b0b      	ldr	r3, [pc, #44]	; (800480c <global_stdio_init.part.0+0x30>)
 80047e0:	4c0b      	ldr	r4, [pc, #44]	; (8004810 <global_stdio_init.part.0+0x34>)
 80047e2:	4a0c      	ldr	r2, [pc, #48]	; (8004814 <global_stdio_init.part.0+0x38>)
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	4620      	mov	r0, r4
 80047e8:	2200      	movs	r2, #0
 80047ea:	2104      	movs	r1, #4
 80047ec:	f7ff ff94 	bl	8004718 <std>
 80047f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80047f4:	2201      	movs	r2, #1
 80047f6:	2109      	movs	r1, #9
 80047f8:	f7ff ff8e 	bl	8004718 <std>
 80047fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004800:	2202      	movs	r2, #2
 8004802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004806:	2112      	movs	r1, #18
 8004808:	f7ff bf86 	b.w	8004718 <std>
 800480c:	200007dc 	.word	0x200007dc
 8004810:	200006a4 	.word	0x200006a4
 8004814:	08004785 	.word	0x08004785

08004818 <__sfp_lock_acquire>:
 8004818:	4801      	ldr	r0, [pc, #4]	; (8004820 <__sfp_lock_acquire+0x8>)
 800481a:	f000 b900 	b.w	8004a1e <__retarget_lock_acquire_recursive>
 800481e:	bf00      	nop
 8004820:	200007e5 	.word	0x200007e5

08004824 <__sfp_lock_release>:
 8004824:	4801      	ldr	r0, [pc, #4]	; (800482c <__sfp_lock_release+0x8>)
 8004826:	f000 b8fb 	b.w	8004a20 <__retarget_lock_release_recursive>
 800482a:	bf00      	nop
 800482c:	200007e5 	.word	0x200007e5

08004830 <__sinit>:
 8004830:	b510      	push	{r4, lr}
 8004832:	4604      	mov	r4, r0
 8004834:	f7ff fff0 	bl	8004818 <__sfp_lock_acquire>
 8004838:	6a23      	ldr	r3, [r4, #32]
 800483a:	b11b      	cbz	r3, 8004844 <__sinit+0x14>
 800483c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004840:	f7ff bff0 	b.w	8004824 <__sfp_lock_release>
 8004844:	4b04      	ldr	r3, [pc, #16]	; (8004858 <__sinit+0x28>)
 8004846:	6223      	str	r3, [r4, #32]
 8004848:	4b04      	ldr	r3, [pc, #16]	; (800485c <__sinit+0x2c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f5      	bne.n	800483c <__sinit+0xc>
 8004850:	f7ff ffc4 	bl	80047dc <global_stdio_init.part.0>
 8004854:	e7f2      	b.n	800483c <__sinit+0xc>
 8004856:	bf00      	nop
 8004858:	0800479d 	.word	0x0800479d
 800485c:	200007dc 	.word	0x200007dc

08004860 <_fwalk_sglue>:
 8004860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004864:	4607      	mov	r7, r0
 8004866:	4688      	mov	r8, r1
 8004868:	4614      	mov	r4, r2
 800486a:	2600      	movs	r6, #0
 800486c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004870:	f1b9 0901 	subs.w	r9, r9, #1
 8004874:	d505      	bpl.n	8004882 <_fwalk_sglue+0x22>
 8004876:	6824      	ldr	r4, [r4, #0]
 8004878:	2c00      	cmp	r4, #0
 800487a:	d1f7      	bne.n	800486c <_fwalk_sglue+0xc>
 800487c:	4630      	mov	r0, r6
 800487e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004882:	89ab      	ldrh	r3, [r5, #12]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d907      	bls.n	8004898 <_fwalk_sglue+0x38>
 8004888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800488c:	3301      	adds	r3, #1
 800488e:	d003      	beq.n	8004898 <_fwalk_sglue+0x38>
 8004890:	4629      	mov	r1, r5
 8004892:	4638      	mov	r0, r7
 8004894:	47c0      	blx	r8
 8004896:	4306      	orrs	r6, r0
 8004898:	3568      	adds	r5, #104	; 0x68
 800489a:	e7e9      	b.n	8004870 <_fwalk_sglue+0x10>

0800489c <__sread>:
 800489c:	b510      	push	{r4, lr}
 800489e:	460c      	mov	r4, r1
 80048a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a4:	f000 f86c 	bl	8004980 <_read_r>
 80048a8:	2800      	cmp	r0, #0
 80048aa:	bfab      	itete	ge
 80048ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048ae:	89a3      	ldrhlt	r3, [r4, #12]
 80048b0:	181b      	addge	r3, r3, r0
 80048b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048b6:	bfac      	ite	ge
 80048b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80048ba:	81a3      	strhlt	r3, [r4, #12]
 80048bc:	bd10      	pop	{r4, pc}

080048be <__swrite>:
 80048be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048c2:	461f      	mov	r7, r3
 80048c4:	898b      	ldrh	r3, [r1, #12]
 80048c6:	05db      	lsls	r3, r3, #23
 80048c8:	4605      	mov	r5, r0
 80048ca:	460c      	mov	r4, r1
 80048cc:	4616      	mov	r6, r2
 80048ce:	d505      	bpl.n	80048dc <__swrite+0x1e>
 80048d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d4:	2302      	movs	r3, #2
 80048d6:	2200      	movs	r2, #0
 80048d8:	f000 f840 	bl	800495c <_lseek_r>
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048e6:	81a3      	strh	r3, [r4, #12]
 80048e8:	4632      	mov	r2, r6
 80048ea:	463b      	mov	r3, r7
 80048ec:	4628      	mov	r0, r5
 80048ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048f2:	f000 b857 	b.w	80049a4 <_write_r>

080048f6 <__sseek>:
 80048f6:	b510      	push	{r4, lr}
 80048f8:	460c      	mov	r4, r1
 80048fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048fe:	f000 f82d 	bl	800495c <_lseek_r>
 8004902:	1c43      	adds	r3, r0, #1
 8004904:	89a3      	ldrh	r3, [r4, #12]
 8004906:	bf15      	itete	ne
 8004908:	6560      	strne	r0, [r4, #84]	; 0x54
 800490a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800490e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004912:	81a3      	strheq	r3, [r4, #12]
 8004914:	bf18      	it	ne
 8004916:	81a3      	strhne	r3, [r4, #12]
 8004918:	bd10      	pop	{r4, pc}

0800491a <__sclose>:
 800491a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800491e:	f000 b80d 	b.w	800493c <_close_r>

08004922 <memset>:
 8004922:	4402      	add	r2, r0
 8004924:	4603      	mov	r3, r0
 8004926:	4293      	cmp	r3, r2
 8004928:	d100      	bne.n	800492c <memset+0xa>
 800492a:	4770      	bx	lr
 800492c:	f803 1b01 	strb.w	r1, [r3], #1
 8004930:	e7f9      	b.n	8004926 <memset+0x4>
	...

08004934 <_localeconv_r>:
 8004934:	4800      	ldr	r0, [pc, #0]	; (8004938 <_localeconv_r+0x4>)
 8004936:	4770      	bx	lr
 8004938:	20000158 	.word	0x20000158

0800493c <_close_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	4d06      	ldr	r5, [pc, #24]	; (8004958 <_close_r+0x1c>)
 8004940:	2300      	movs	r3, #0
 8004942:	4604      	mov	r4, r0
 8004944:	4608      	mov	r0, r1
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	f7fc fe9f 	bl	800168a <_close>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d102      	bne.n	8004956 <_close_r+0x1a>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	b103      	cbz	r3, 8004956 <_close_r+0x1a>
 8004954:	6023      	str	r3, [r4, #0]
 8004956:	bd38      	pop	{r3, r4, r5, pc}
 8004958:	200007e0 	.word	0x200007e0

0800495c <_lseek_r>:
 800495c:	b538      	push	{r3, r4, r5, lr}
 800495e:	4d07      	ldr	r5, [pc, #28]	; (800497c <_lseek_r+0x20>)
 8004960:	4604      	mov	r4, r0
 8004962:	4608      	mov	r0, r1
 8004964:	4611      	mov	r1, r2
 8004966:	2200      	movs	r2, #0
 8004968:	602a      	str	r2, [r5, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	f7fc feb4 	bl	80016d8 <_lseek>
 8004970:	1c43      	adds	r3, r0, #1
 8004972:	d102      	bne.n	800497a <_lseek_r+0x1e>
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	b103      	cbz	r3, 800497a <_lseek_r+0x1e>
 8004978:	6023      	str	r3, [r4, #0]
 800497a:	bd38      	pop	{r3, r4, r5, pc}
 800497c:	200007e0 	.word	0x200007e0

08004980 <_read_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	4d07      	ldr	r5, [pc, #28]	; (80049a0 <_read_r+0x20>)
 8004984:	4604      	mov	r4, r0
 8004986:	4608      	mov	r0, r1
 8004988:	4611      	mov	r1, r2
 800498a:	2200      	movs	r2, #0
 800498c:	602a      	str	r2, [r5, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	f7fc fe42 	bl	8001618 <_read>
 8004994:	1c43      	adds	r3, r0, #1
 8004996:	d102      	bne.n	800499e <_read_r+0x1e>
 8004998:	682b      	ldr	r3, [r5, #0]
 800499a:	b103      	cbz	r3, 800499e <_read_r+0x1e>
 800499c:	6023      	str	r3, [r4, #0]
 800499e:	bd38      	pop	{r3, r4, r5, pc}
 80049a0:	200007e0 	.word	0x200007e0

080049a4 <_write_r>:
 80049a4:	b538      	push	{r3, r4, r5, lr}
 80049a6:	4d07      	ldr	r5, [pc, #28]	; (80049c4 <_write_r+0x20>)
 80049a8:	4604      	mov	r4, r0
 80049aa:	4608      	mov	r0, r1
 80049ac:	4611      	mov	r1, r2
 80049ae:	2200      	movs	r2, #0
 80049b0:	602a      	str	r2, [r5, #0]
 80049b2:	461a      	mov	r2, r3
 80049b4:	f7fc fe4d 	bl	8001652 <_write>
 80049b8:	1c43      	adds	r3, r0, #1
 80049ba:	d102      	bne.n	80049c2 <_write_r+0x1e>
 80049bc:	682b      	ldr	r3, [r5, #0]
 80049be:	b103      	cbz	r3, 80049c2 <_write_r+0x1e>
 80049c0:	6023      	str	r3, [r4, #0]
 80049c2:	bd38      	pop	{r3, r4, r5, pc}
 80049c4:	200007e0 	.word	0x200007e0

080049c8 <__errno>:
 80049c8:	4b01      	ldr	r3, [pc, #4]	; (80049d0 <__errno+0x8>)
 80049ca:	6818      	ldr	r0, [r3, #0]
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000064 	.word	0x20000064

080049d4 <__libc_init_array>:
 80049d4:	b570      	push	{r4, r5, r6, lr}
 80049d6:	4d0d      	ldr	r5, [pc, #52]	; (8004a0c <__libc_init_array+0x38>)
 80049d8:	4c0d      	ldr	r4, [pc, #52]	; (8004a10 <__libc_init_array+0x3c>)
 80049da:	1b64      	subs	r4, r4, r5
 80049dc:	10a4      	asrs	r4, r4, #2
 80049de:	2600      	movs	r6, #0
 80049e0:	42a6      	cmp	r6, r4
 80049e2:	d109      	bne.n	80049f8 <__libc_init_array+0x24>
 80049e4:	4d0b      	ldr	r5, [pc, #44]	; (8004a14 <__libc_init_array+0x40>)
 80049e6:	4c0c      	ldr	r4, [pc, #48]	; (8004a18 <__libc_init_array+0x44>)
 80049e8:	f001 feec 	bl	80067c4 <_init>
 80049ec:	1b64      	subs	r4, r4, r5
 80049ee:	10a4      	asrs	r4, r4, #2
 80049f0:	2600      	movs	r6, #0
 80049f2:	42a6      	cmp	r6, r4
 80049f4:	d105      	bne.n	8004a02 <__libc_init_array+0x2e>
 80049f6:	bd70      	pop	{r4, r5, r6, pc}
 80049f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80049fc:	4798      	blx	r3
 80049fe:	3601      	adds	r6, #1
 8004a00:	e7ee      	b.n	80049e0 <__libc_init_array+0xc>
 8004a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a06:	4798      	blx	r3
 8004a08:	3601      	adds	r6, #1
 8004a0a:	e7f2      	b.n	80049f2 <__libc_init_array+0x1e>
 8004a0c:	08006bf4 	.word	0x08006bf4
 8004a10:	08006bf4 	.word	0x08006bf4
 8004a14:	08006bf4 	.word	0x08006bf4
 8004a18:	08006bf8 	.word	0x08006bf8

08004a1c <__retarget_lock_init_recursive>:
 8004a1c:	4770      	bx	lr

08004a1e <__retarget_lock_acquire_recursive>:
 8004a1e:	4770      	bx	lr

08004a20 <__retarget_lock_release_recursive>:
 8004a20:	4770      	bx	lr

08004a22 <memcpy>:
 8004a22:	440a      	add	r2, r1
 8004a24:	4291      	cmp	r1, r2
 8004a26:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a2a:	d100      	bne.n	8004a2e <memcpy+0xc>
 8004a2c:	4770      	bx	lr
 8004a2e:	b510      	push	{r4, lr}
 8004a30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a38:	4291      	cmp	r1, r2
 8004a3a:	d1f9      	bne.n	8004a30 <memcpy+0xe>
 8004a3c:	bd10      	pop	{r4, pc}

08004a3e <quorem>:
 8004a3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a42:	6903      	ldr	r3, [r0, #16]
 8004a44:	690c      	ldr	r4, [r1, #16]
 8004a46:	42a3      	cmp	r3, r4
 8004a48:	4607      	mov	r7, r0
 8004a4a:	db7e      	blt.n	8004b4a <quorem+0x10c>
 8004a4c:	3c01      	subs	r4, #1
 8004a4e:	f101 0814 	add.w	r8, r1, #20
 8004a52:	f100 0514 	add.w	r5, r0, #20
 8004a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a5a:	9301      	str	r3, [sp, #4]
 8004a5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a64:	3301      	adds	r3, #1
 8004a66:	429a      	cmp	r2, r3
 8004a68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004a6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a70:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a74:	d331      	bcc.n	8004ada <quorem+0x9c>
 8004a76:	f04f 0e00 	mov.w	lr, #0
 8004a7a:	4640      	mov	r0, r8
 8004a7c:	46ac      	mov	ip, r5
 8004a7e:	46f2      	mov	sl, lr
 8004a80:	f850 2b04 	ldr.w	r2, [r0], #4
 8004a84:	b293      	uxth	r3, r2
 8004a86:	fb06 e303 	mla	r3, r6, r3, lr
 8004a8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004a8e:	0c1a      	lsrs	r2, r3, #16
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	ebaa 0303 	sub.w	r3, sl, r3
 8004a96:	f8dc a000 	ldr.w	sl, [ip]
 8004a9a:	fa13 f38a 	uxtah	r3, r3, sl
 8004a9e:	fb06 220e 	mla	r2, r6, lr, r2
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	9b00      	ldr	r3, [sp, #0]
 8004aa6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004aaa:	b292      	uxth	r2, r2
 8004aac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004ab0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ab4:	f8bd 3000 	ldrh.w	r3, [sp]
 8004ab8:	4581      	cmp	r9, r0
 8004aba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004abe:	f84c 3b04 	str.w	r3, [ip], #4
 8004ac2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ac6:	d2db      	bcs.n	8004a80 <quorem+0x42>
 8004ac8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004acc:	b92b      	cbnz	r3, 8004ada <quorem+0x9c>
 8004ace:	9b01      	ldr	r3, [sp, #4]
 8004ad0:	3b04      	subs	r3, #4
 8004ad2:	429d      	cmp	r5, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	d32c      	bcc.n	8004b32 <quorem+0xf4>
 8004ad8:	613c      	str	r4, [r7, #16]
 8004ada:	4638      	mov	r0, r7
 8004adc:	f001 f9a6 	bl	8005e2c <__mcmp>
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	db22      	blt.n	8004b2a <quorem+0xec>
 8004ae4:	3601      	adds	r6, #1
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	2000      	movs	r0, #0
 8004aea:	f858 2b04 	ldr.w	r2, [r8], #4
 8004aee:	f8d1 c000 	ldr.w	ip, [r1]
 8004af2:	b293      	uxth	r3, r2
 8004af4:	1ac3      	subs	r3, r0, r3
 8004af6:	0c12      	lsrs	r2, r2, #16
 8004af8:	fa13 f38c 	uxtah	r3, r3, ip
 8004afc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004b00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b0a:	45c1      	cmp	r9, r8
 8004b0c:	f841 3b04 	str.w	r3, [r1], #4
 8004b10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b14:	d2e9      	bcs.n	8004aea <quorem+0xac>
 8004b16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b1e:	b922      	cbnz	r2, 8004b2a <quorem+0xec>
 8004b20:	3b04      	subs	r3, #4
 8004b22:	429d      	cmp	r5, r3
 8004b24:	461a      	mov	r2, r3
 8004b26:	d30a      	bcc.n	8004b3e <quorem+0x100>
 8004b28:	613c      	str	r4, [r7, #16]
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	b003      	add	sp, #12
 8004b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	3b04      	subs	r3, #4
 8004b36:	2a00      	cmp	r2, #0
 8004b38:	d1ce      	bne.n	8004ad8 <quorem+0x9a>
 8004b3a:	3c01      	subs	r4, #1
 8004b3c:	e7c9      	b.n	8004ad2 <quorem+0x94>
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	3b04      	subs	r3, #4
 8004b42:	2a00      	cmp	r2, #0
 8004b44:	d1f0      	bne.n	8004b28 <quorem+0xea>
 8004b46:	3c01      	subs	r4, #1
 8004b48:	e7eb      	b.n	8004b22 <quorem+0xe4>
 8004b4a:	2000      	movs	r0, #0
 8004b4c:	e7ee      	b.n	8004b2c <quorem+0xee>
	...

08004b50 <_dtoa_r>:
 8004b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b54:	ed2d 8b04 	vpush	{d8-d9}
 8004b58:	69c5      	ldr	r5, [r0, #28]
 8004b5a:	b093      	sub	sp, #76	; 0x4c
 8004b5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004b60:	ec57 6b10 	vmov	r6, r7, d0
 8004b64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004b68:	9107      	str	r1, [sp, #28]
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	920a      	str	r2, [sp, #40]	; 0x28
 8004b6e:	930d      	str	r3, [sp, #52]	; 0x34
 8004b70:	b975      	cbnz	r5, 8004b90 <_dtoa_r+0x40>
 8004b72:	2010      	movs	r0, #16
 8004b74:	f000 fe2a 	bl	80057cc <malloc>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	61e0      	str	r0, [r4, #28]
 8004b7c:	b920      	cbnz	r0, 8004b88 <_dtoa_r+0x38>
 8004b7e:	4bae      	ldr	r3, [pc, #696]	; (8004e38 <_dtoa_r+0x2e8>)
 8004b80:	21ef      	movs	r1, #239	; 0xef
 8004b82:	48ae      	ldr	r0, [pc, #696]	; (8004e3c <_dtoa_r+0x2ec>)
 8004b84:	f001 fb10 	bl	80061a8 <__assert_func>
 8004b88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004b8c:	6005      	str	r5, [r0, #0]
 8004b8e:	60c5      	str	r5, [r0, #12]
 8004b90:	69e3      	ldr	r3, [r4, #28]
 8004b92:	6819      	ldr	r1, [r3, #0]
 8004b94:	b151      	cbz	r1, 8004bac <_dtoa_r+0x5c>
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	604a      	str	r2, [r1, #4]
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	4093      	lsls	r3, r2
 8004b9e:	608b      	str	r3, [r1, #8]
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	f000 ff07 	bl	80059b4 <_Bfree>
 8004ba6:	69e3      	ldr	r3, [r4, #28]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	1e3b      	subs	r3, r7, #0
 8004bae:	bfbb      	ittet	lt
 8004bb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004bb4:	9303      	strlt	r3, [sp, #12]
 8004bb6:	2300      	movge	r3, #0
 8004bb8:	2201      	movlt	r2, #1
 8004bba:	bfac      	ite	ge
 8004bbc:	f8c8 3000 	strge.w	r3, [r8]
 8004bc0:	f8c8 2000 	strlt.w	r2, [r8]
 8004bc4:	4b9e      	ldr	r3, [pc, #632]	; (8004e40 <_dtoa_r+0x2f0>)
 8004bc6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004bca:	ea33 0308 	bics.w	r3, r3, r8
 8004bce:	d11b      	bne.n	8004c08 <_dtoa_r+0xb8>
 8004bd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004bd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004bd6:	6013      	str	r3, [r2, #0]
 8004bd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004bdc:	4333      	orrs	r3, r6
 8004bde:	f000 8593 	beq.w	8005708 <_dtoa_r+0xbb8>
 8004be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004be4:	b963      	cbnz	r3, 8004c00 <_dtoa_r+0xb0>
 8004be6:	4b97      	ldr	r3, [pc, #604]	; (8004e44 <_dtoa_r+0x2f4>)
 8004be8:	e027      	b.n	8004c3a <_dtoa_r+0xea>
 8004bea:	4b97      	ldr	r3, [pc, #604]	; (8004e48 <_dtoa_r+0x2f8>)
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	3308      	adds	r3, #8
 8004bf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004bf2:	6013      	str	r3, [r2, #0]
 8004bf4:	9800      	ldr	r0, [sp, #0]
 8004bf6:	b013      	add	sp, #76	; 0x4c
 8004bf8:	ecbd 8b04 	vpop	{d8-d9}
 8004bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c00:	4b90      	ldr	r3, [pc, #576]	; (8004e44 <_dtoa_r+0x2f4>)
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	3303      	adds	r3, #3
 8004c06:	e7f3      	b.n	8004bf0 <_dtoa_r+0xa0>
 8004c08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	ec51 0b17 	vmov	r0, r1, d7
 8004c12:	eeb0 8a47 	vmov.f32	s16, s14
 8004c16:	eef0 8a67 	vmov.f32	s17, s15
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f7fb ff5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c20:	4681      	mov	r9, r0
 8004c22:	b160      	cbz	r0, 8004c3e <_dtoa_r+0xee>
 8004c24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004c26:	2301      	movs	r3, #1
 8004c28:	6013      	str	r3, [r2, #0]
 8004c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8568 	beq.w	8005702 <_dtoa_r+0xbb2>
 8004c32:	4b86      	ldr	r3, [pc, #536]	; (8004e4c <_dtoa_r+0x2fc>)
 8004c34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c36:	6013      	str	r3, [r2, #0]
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	e7da      	b.n	8004bf4 <_dtoa_r+0xa4>
 8004c3e:	aa10      	add	r2, sp, #64	; 0x40
 8004c40:	a911      	add	r1, sp, #68	; 0x44
 8004c42:	4620      	mov	r0, r4
 8004c44:	eeb0 0a48 	vmov.f32	s0, s16
 8004c48:	eef0 0a68 	vmov.f32	s1, s17
 8004c4c:	f001 f994 	bl	8005f78 <__d2b>
 8004c50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004c54:	4682      	mov	sl, r0
 8004c56:	2d00      	cmp	r5, #0
 8004c58:	d07f      	beq.n	8004d5a <_dtoa_r+0x20a>
 8004c5a:	ee18 3a90 	vmov	r3, s17
 8004c5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004c66:	ec51 0b18 	vmov	r0, r1, d8
 8004c6a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004c6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c72:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004c76:	4619      	mov	r1, r3
 8004c78:	2200      	movs	r2, #0
 8004c7a:	4b75      	ldr	r3, [pc, #468]	; (8004e50 <_dtoa_r+0x300>)
 8004c7c:	f7fb fb0c 	bl	8000298 <__aeabi_dsub>
 8004c80:	a367      	add	r3, pc, #412	; (adr r3, 8004e20 <_dtoa_r+0x2d0>)
 8004c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c86:	f7fb fcbf 	bl	8000608 <__aeabi_dmul>
 8004c8a:	a367      	add	r3, pc, #412	; (adr r3, 8004e28 <_dtoa_r+0x2d8>)
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f7fb fb04 	bl	800029c <__adddf3>
 8004c94:	4606      	mov	r6, r0
 8004c96:	4628      	mov	r0, r5
 8004c98:	460f      	mov	r7, r1
 8004c9a:	f7fb fc4b 	bl	8000534 <__aeabi_i2d>
 8004c9e:	a364      	add	r3, pc, #400	; (adr r3, 8004e30 <_dtoa_r+0x2e0>)
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	f7fb fcb0 	bl	8000608 <__aeabi_dmul>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4630      	mov	r0, r6
 8004cae:	4639      	mov	r1, r7
 8004cb0:	f7fb faf4 	bl	800029c <__adddf3>
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	460f      	mov	r7, r1
 8004cb8:	f7fb ff56 	bl	8000b68 <__aeabi_d2iz>
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	4683      	mov	fp, r0
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	4630      	mov	r0, r6
 8004cc4:	4639      	mov	r1, r7
 8004cc6:	f7fb ff11 	bl	8000aec <__aeabi_dcmplt>
 8004cca:	b148      	cbz	r0, 8004ce0 <_dtoa_r+0x190>
 8004ccc:	4658      	mov	r0, fp
 8004cce:	f7fb fc31 	bl	8000534 <__aeabi_i2d>
 8004cd2:	4632      	mov	r2, r6
 8004cd4:	463b      	mov	r3, r7
 8004cd6:	f7fb feff 	bl	8000ad8 <__aeabi_dcmpeq>
 8004cda:	b908      	cbnz	r0, 8004ce0 <_dtoa_r+0x190>
 8004cdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ce0:	f1bb 0f16 	cmp.w	fp, #22
 8004ce4:	d857      	bhi.n	8004d96 <_dtoa_r+0x246>
 8004ce6:	4b5b      	ldr	r3, [pc, #364]	; (8004e54 <_dtoa_r+0x304>)
 8004ce8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	ec51 0b18 	vmov	r0, r1, d8
 8004cf4:	f7fb fefa 	bl	8000aec <__aeabi_dcmplt>
 8004cf8:	2800      	cmp	r0, #0
 8004cfa:	d04e      	beq.n	8004d9a <_dtoa_r+0x24a>
 8004cfc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d00:	2300      	movs	r3, #0
 8004d02:	930c      	str	r3, [sp, #48]	; 0x30
 8004d04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d06:	1b5b      	subs	r3, r3, r5
 8004d08:	1e5a      	subs	r2, r3, #1
 8004d0a:	bf45      	ittet	mi
 8004d0c:	f1c3 0301 	rsbmi	r3, r3, #1
 8004d10:	9305      	strmi	r3, [sp, #20]
 8004d12:	2300      	movpl	r3, #0
 8004d14:	2300      	movmi	r3, #0
 8004d16:	9206      	str	r2, [sp, #24]
 8004d18:	bf54      	ite	pl
 8004d1a:	9305      	strpl	r3, [sp, #20]
 8004d1c:	9306      	strmi	r3, [sp, #24]
 8004d1e:	f1bb 0f00 	cmp.w	fp, #0
 8004d22:	db3c      	blt.n	8004d9e <_dtoa_r+0x24e>
 8004d24:	9b06      	ldr	r3, [sp, #24]
 8004d26:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004d2a:	445b      	add	r3, fp
 8004d2c:	9306      	str	r3, [sp, #24]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	9308      	str	r3, [sp, #32]
 8004d32:	9b07      	ldr	r3, [sp, #28]
 8004d34:	2b09      	cmp	r3, #9
 8004d36:	d868      	bhi.n	8004e0a <_dtoa_r+0x2ba>
 8004d38:	2b05      	cmp	r3, #5
 8004d3a:	bfc4      	itt	gt
 8004d3c:	3b04      	subgt	r3, #4
 8004d3e:	9307      	strgt	r3, [sp, #28]
 8004d40:	9b07      	ldr	r3, [sp, #28]
 8004d42:	f1a3 0302 	sub.w	r3, r3, #2
 8004d46:	bfcc      	ite	gt
 8004d48:	2500      	movgt	r5, #0
 8004d4a:	2501      	movle	r5, #1
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	f200 8085 	bhi.w	8004e5c <_dtoa_r+0x30c>
 8004d52:	e8df f003 	tbb	[pc, r3]
 8004d56:	3b2e      	.short	0x3b2e
 8004d58:	5839      	.short	0x5839
 8004d5a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004d5e:	441d      	add	r5, r3
 8004d60:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	bfc1      	itttt	gt
 8004d68:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d6c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004d70:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004d74:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004d78:	bfd6      	itet	le
 8004d7a:	f1c3 0320 	rsble	r3, r3, #32
 8004d7e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004d82:	fa06 f003 	lslle.w	r0, r6, r3
 8004d86:	f7fb fbc5 	bl	8000514 <__aeabi_ui2d>
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004d90:	3d01      	subs	r5, #1
 8004d92:	920e      	str	r2, [sp, #56]	; 0x38
 8004d94:	e76f      	b.n	8004c76 <_dtoa_r+0x126>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e7b3      	b.n	8004d02 <_dtoa_r+0x1b2>
 8004d9a:	900c      	str	r0, [sp, #48]	; 0x30
 8004d9c:	e7b2      	b.n	8004d04 <_dtoa_r+0x1b4>
 8004d9e:	9b05      	ldr	r3, [sp, #20]
 8004da0:	eba3 030b 	sub.w	r3, r3, fp
 8004da4:	9305      	str	r3, [sp, #20]
 8004da6:	f1cb 0300 	rsb	r3, fp, #0
 8004daa:	9308      	str	r3, [sp, #32]
 8004dac:	2300      	movs	r3, #0
 8004dae:	930b      	str	r3, [sp, #44]	; 0x2c
 8004db0:	e7bf      	b.n	8004d32 <_dtoa_r+0x1e2>
 8004db2:	2300      	movs	r3, #0
 8004db4:	9309      	str	r3, [sp, #36]	; 0x24
 8004db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	dc52      	bgt.n	8004e62 <_dtoa_r+0x312>
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	9301      	str	r3, [sp, #4]
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	920a      	str	r2, [sp, #40]	; 0x28
 8004dc6:	e00b      	b.n	8004de0 <_dtoa_r+0x290>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e7f3      	b.n	8004db4 <_dtoa_r+0x264>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	9309      	str	r3, [sp, #36]	; 0x24
 8004dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dd2:	445b      	add	r3, fp
 8004dd4:	9301      	str	r3, [sp, #4]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	9304      	str	r3, [sp, #16]
 8004ddc:	bfb8      	it	lt
 8004dde:	2301      	movlt	r3, #1
 8004de0:	69e0      	ldr	r0, [r4, #28]
 8004de2:	2100      	movs	r1, #0
 8004de4:	2204      	movs	r2, #4
 8004de6:	f102 0614 	add.w	r6, r2, #20
 8004dea:	429e      	cmp	r6, r3
 8004dec:	d93d      	bls.n	8004e6a <_dtoa_r+0x31a>
 8004dee:	6041      	str	r1, [r0, #4]
 8004df0:	4620      	mov	r0, r4
 8004df2:	f000 fd9f 	bl	8005934 <_Balloc>
 8004df6:	9000      	str	r0, [sp, #0]
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	d139      	bne.n	8004e70 <_dtoa_r+0x320>
 8004dfc:	4b16      	ldr	r3, [pc, #88]	; (8004e58 <_dtoa_r+0x308>)
 8004dfe:	4602      	mov	r2, r0
 8004e00:	f240 11af 	movw	r1, #431	; 0x1af
 8004e04:	e6bd      	b.n	8004b82 <_dtoa_r+0x32>
 8004e06:	2301      	movs	r3, #1
 8004e08:	e7e1      	b.n	8004dce <_dtoa_r+0x27e>
 8004e0a:	2501      	movs	r5, #1
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	9307      	str	r3, [sp, #28]
 8004e10:	9509      	str	r5, [sp, #36]	; 0x24
 8004e12:	f04f 33ff 	mov.w	r3, #4294967295
 8004e16:	9301      	str	r3, [sp, #4]
 8004e18:	9304      	str	r3, [sp, #16]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2312      	movs	r3, #18
 8004e1e:	e7d1      	b.n	8004dc4 <_dtoa_r+0x274>
 8004e20:	636f4361 	.word	0x636f4361
 8004e24:	3fd287a7 	.word	0x3fd287a7
 8004e28:	8b60c8b3 	.word	0x8b60c8b3
 8004e2c:	3fc68a28 	.word	0x3fc68a28
 8004e30:	509f79fb 	.word	0x509f79fb
 8004e34:	3fd34413 	.word	0x3fd34413
 8004e38:	080068bd 	.word	0x080068bd
 8004e3c:	080068d4 	.word	0x080068d4
 8004e40:	7ff00000 	.word	0x7ff00000
 8004e44:	080068b9 	.word	0x080068b9
 8004e48:	080068b0 	.word	0x080068b0
 8004e4c:	0800688d 	.word	0x0800688d
 8004e50:	3ff80000 	.word	0x3ff80000
 8004e54:	080069c0 	.word	0x080069c0
 8004e58:	0800692c 	.word	0x0800692c
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e60:	e7d7      	b.n	8004e12 <_dtoa_r+0x2c2>
 8004e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e64:	9301      	str	r3, [sp, #4]
 8004e66:	9304      	str	r3, [sp, #16]
 8004e68:	e7ba      	b.n	8004de0 <_dtoa_r+0x290>
 8004e6a:	3101      	adds	r1, #1
 8004e6c:	0052      	lsls	r2, r2, #1
 8004e6e:	e7ba      	b.n	8004de6 <_dtoa_r+0x296>
 8004e70:	69e3      	ldr	r3, [r4, #28]
 8004e72:	9a00      	ldr	r2, [sp, #0]
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	9b04      	ldr	r3, [sp, #16]
 8004e78:	2b0e      	cmp	r3, #14
 8004e7a:	f200 80a8 	bhi.w	8004fce <_dtoa_r+0x47e>
 8004e7e:	2d00      	cmp	r5, #0
 8004e80:	f000 80a5 	beq.w	8004fce <_dtoa_r+0x47e>
 8004e84:	f1bb 0f00 	cmp.w	fp, #0
 8004e88:	dd38      	ble.n	8004efc <_dtoa_r+0x3ac>
 8004e8a:	4bc0      	ldr	r3, [pc, #768]	; (800518c <_dtoa_r+0x63c>)
 8004e8c:	f00b 020f 	and.w	r2, fp, #15
 8004e90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e94:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004e98:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004e9c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004ea0:	d019      	beq.n	8004ed6 <_dtoa_r+0x386>
 8004ea2:	4bbb      	ldr	r3, [pc, #748]	; (8005190 <_dtoa_r+0x640>)
 8004ea4:	ec51 0b18 	vmov	r0, r1, d8
 8004ea8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004eac:	f7fb fcd6 	bl	800085c <__aeabi_ddiv>
 8004eb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eb4:	f008 080f 	and.w	r8, r8, #15
 8004eb8:	2503      	movs	r5, #3
 8004eba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005190 <_dtoa_r+0x640>
 8004ebe:	f1b8 0f00 	cmp.w	r8, #0
 8004ec2:	d10a      	bne.n	8004eda <_dtoa_r+0x38a>
 8004ec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ec8:	4632      	mov	r2, r6
 8004eca:	463b      	mov	r3, r7
 8004ecc:	f7fb fcc6 	bl	800085c <__aeabi_ddiv>
 8004ed0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ed4:	e02b      	b.n	8004f2e <_dtoa_r+0x3de>
 8004ed6:	2502      	movs	r5, #2
 8004ed8:	e7ef      	b.n	8004eba <_dtoa_r+0x36a>
 8004eda:	f018 0f01 	tst.w	r8, #1
 8004ede:	d008      	beq.n	8004ef2 <_dtoa_r+0x3a2>
 8004ee0:	4630      	mov	r0, r6
 8004ee2:	4639      	mov	r1, r7
 8004ee4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004ee8:	f7fb fb8e 	bl	8000608 <__aeabi_dmul>
 8004eec:	3501      	adds	r5, #1
 8004eee:	4606      	mov	r6, r0
 8004ef0:	460f      	mov	r7, r1
 8004ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004ef6:	f109 0908 	add.w	r9, r9, #8
 8004efa:	e7e0      	b.n	8004ebe <_dtoa_r+0x36e>
 8004efc:	f000 809f 	beq.w	800503e <_dtoa_r+0x4ee>
 8004f00:	f1cb 0600 	rsb	r6, fp, #0
 8004f04:	4ba1      	ldr	r3, [pc, #644]	; (800518c <_dtoa_r+0x63c>)
 8004f06:	4fa2      	ldr	r7, [pc, #648]	; (8005190 <_dtoa_r+0x640>)
 8004f08:	f006 020f 	and.w	r2, r6, #15
 8004f0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f14:	ec51 0b18 	vmov	r0, r1, d8
 8004f18:	f7fb fb76 	bl	8000608 <__aeabi_dmul>
 8004f1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f20:	1136      	asrs	r6, r6, #4
 8004f22:	2300      	movs	r3, #0
 8004f24:	2502      	movs	r5, #2
 8004f26:	2e00      	cmp	r6, #0
 8004f28:	d17e      	bne.n	8005028 <_dtoa_r+0x4d8>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1d0      	bne.n	8004ed0 <_dtoa_r+0x380>
 8004f2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f30:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 8084 	beq.w	8005042 <_dtoa_r+0x4f2>
 8004f3a:	4b96      	ldr	r3, [pc, #600]	; (8005194 <_dtoa_r+0x644>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	4640      	mov	r0, r8
 8004f40:	4649      	mov	r1, r9
 8004f42:	f7fb fdd3 	bl	8000aec <__aeabi_dcmplt>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d07b      	beq.n	8005042 <_dtoa_r+0x4f2>
 8004f4a:	9b04      	ldr	r3, [sp, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d078      	beq.n	8005042 <_dtoa_r+0x4f2>
 8004f50:	9b01      	ldr	r3, [sp, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	dd39      	ble.n	8004fca <_dtoa_r+0x47a>
 8004f56:	4b90      	ldr	r3, [pc, #576]	; (8005198 <_dtoa_r+0x648>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	4640      	mov	r0, r8
 8004f5c:	4649      	mov	r1, r9
 8004f5e:	f7fb fb53 	bl	8000608 <__aeabi_dmul>
 8004f62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f66:	9e01      	ldr	r6, [sp, #4]
 8004f68:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004f6c:	3501      	adds	r5, #1
 8004f6e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004f72:	4628      	mov	r0, r5
 8004f74:	f7fb fade 	bl	8000534 <__aeabi_i2d>
 8004f78:	4642      	mov	r2, r8
 8004f7a:	464b      	mov	r3, r9
 8004f7c:	f7fb fb44 	bl	8000608 <__aeabi_dmul>
 8004f80:	4b86      	ldr	r3, [pc, #536]	; (800519c <_dtoa_r+0x64c>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	f7fb f98a 	bl	800029c <__adddf3>
 8004f88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f90:	9303      	str	r3, [sp, #12]
 8004f92:	2e00      	cmp	r6, #0
 8004f94:	d158      	bne.n	8005048 <_dtoa_r+0x4f8>
 8004f96:	4b82      	ldr	r3, [pc, #520]	; (80051a0 <_dtoa_r+0x650>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	4649      	mov	r1, r9
 8004f9e:	f7fb f97b 	bl	8000298 <__aeabi_dsub>
 8004fa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fa6:	4680      	mov	r8, r0
 8004fa8:	4689      	mov	r9, r1
 8004faa:	f7fb fdbd 	bl	8000b28 <__aeabi_dcmpgt>
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	f040 8296 	bne.w	80054e0 <_dtoa_r+0x990>
 8004fb4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004fb8:	4640      	mov	r0, r8
 8004fba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fbe:	4649      	mov	r1, r9
 8004fc0:	f7fb fd94 	bl	8000aec <__aeabi_dcmplt>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	f040 8289 	bne.w	80054dc <_dtoa_r+0x98c>
 8004fca:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004fce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f2c0 814e 	blt.w	8005272 <_dtoa_r+0x722>
 8004fd6:	f1bb 0f0e 	cmp.w	fp, #14
 8004fda:	f300 814a 	bgt.w	8005272 <_dtoa_r+0x722>
 8004fde:	4b6b      	ldr	r3, [pc, #428]	; (800518c <_dtoa_r+0x63c>)
 8004fe0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004fe4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f280 80dc 	bge.w	80051a8 <_dtoa_r+0x658>
 8004ff0:	9b04      	ldr	r3, [sp, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f300 80d8 	bgt.w	80051a8 <_dtoa_r+0x658>
 8004ff8:	f040 826f 	bne.w	80054da <_dtoa_r+0x98a>
 8004ffc:	4b68      	ldr	r3, [pc, #416]	; (80051a0 <_dtoa_r+0x650>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	4640      	mov	r0, r8
 8005002:	4649      	mov	r1, r9
 8005004:	f7fb fb00 	bl	8000608 <__aeabi_dmul>
 8005008:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800500c:	f7fb fd82 	bl	8000b14 <__aeabi_dcmpge>
 8005010:	9e04      	ldr	r6, [sp, #16]
 8005012:	4637      	mov	r7, r6
 8005014:	2800      	cmp	r0, #0
 8005016:	f040 8245 	bne.w	80054a4 <_dtoa_r+0x954>
 800501a:	9d00      	ldr	r5, [sp, #0]
 800501c:	2331      	movs	r3, #49	; 0x31
 800501e:	f805 3b01 	strb.w	r3, [r5], #1
 8005022:	f10b 0b01 	add.w	fp, fp, #1
 8005026:	e241      	b.n	80054ac <_dtoa_r+0x95c>
 8005028:	07f2      	lsls	r2, r6, #31
 800502a:	d505      	bpl.n	8005038 <_dtoa_r+0x4e8>
 800502c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005030:	f7fb faea 	bl	8000608 <__aeabi_dmul>
 8005034:	3501      	adds	r5, #1
 8005036:	2301      	movs	r3, #1
 8005038:	1076      	asrs	r6, r6, #1
 800503a:	3708      	adds	r7, #8
 800503c:	e773      	b.n	8004f26 <_dtoa_r+0x3d6>
 800503e:	2502      	movs	r5, #2
 8005040:	e775      	b.n	8004f2e <_dtoa_r+0x3de>
 8005042:	9e04      	ldr	r6, [sp, #16]
 8005044:	465f      	mov	r7, fp
 8005046:	e792      	b.n	8004f6e <_dtoa_r+0x41e>
 8005048:	9900      	ldr	r1, [sp, #0]
 800504a:	4b50      	ldr	r3, [pc, #320]	; (800518c <_dtoa_r+0x63c>)
 800504c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005050:	4431      	add	r1, r6
 8005052:	9102      	str	r1, [sp, #8]
 8005054:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005056:	eeb0 9a47 	vmov.f32	s18, s14
 800505a:	eef0 9a67 	vmov.f32	s19, s15
 800505e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005062:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005066:	2900      	cmp	r1, #0
 8005068:	d044      	beq.n	80050f4 <_dtoa_r+0x5a4>
 800506a:	494e      	ldr	r1, [pc, #312]	; (80051a4 <_dtoa_r+0x654>)
 800506c:	2000      	movs	r0, #0
 800506e:	f7fb fbf5 	bl	800085c <__aeabi_ddiv>
 8005072:	ec53 2b19 	vmov	r2, r3, d9
 8005076:	f7fb f90f 	bl	8000298 <__aeabi_dsub>
 800507a:	9d00      	ldr	r5, [sp, #0]
 800507c:	ec41 0b19 	vmov	d9, r0, r1
 8005080:	4649      	mov	r1, r9
 8005082:	4640      	mov	r0, r8
 8005084:	f7fb fd70 	bl	8000b68 <__aeabi_d2iz>
 8005088:	4606      	mov	r6, r0
 800508a:	f7fb fa53 	bl	8000534 <__aeabi_i2d>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4640      	mov	r0, r8
 8005094:	4649      	mov	r1, r9
 8005096:	f7fb f8ff 	bl	8000298 <__aeabi_dsub>
 800509a:	3630      	adds	r6, #48	; 0x30
 800509c:	f805 6b01 	strb.w	r6, [r5], #1
 80050a0:	ec53 2b19 	vmov	r2, r3, d9
 80050a4:	4680      	mov	r8, r0
 80050a6:	4689      	mov	r9, r1
 80050a8:	f7fb fd20 	bl	8000aec <__aeabi_dcmplt>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d164      	bne.n	800517a <_dtoa_r+0x62a>
 80050b0:	4642      	mov	r2, r8
 80050b2:	464b      	mov	r3, r9
 80050b4:	4937      	ldr	r1, [pc, #220]	; (8005194 <_dtoa_r+0x644>)
 80050b6:	2000      	movs	r0, #0
 80050b8:	f7fb f8ee 	bl	8000298 <__aeabi_dsub>
 80050bc:	ec53 2b19 	vmov	r2, r3, d9
 80050c0:	f7fb fd14 	bl	8000aec <__aeabi_dcmplt>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	f040 80b6 	bne.w	8005236 <_dtoa_r+0x6e6>
 80050ca:	9b02      	ldr	r3, [sp, #8]
 80050cc:	429d      	cmp	r5, r3
 80050ce:	f43f af7c 	beq.w	8004fca <_dtoa_r+0x47a>
 80050d2:	4b31      	ldr	r3, [pc, #196]	; (8005198 <_dtoa_r+0x648>)
 80050d4:	ec51 0b19 	vmov	r0, r1, d9
 80050d8:	2200      	movs	r2, #0
 80050da:	f7fb fa95 	bl	8000608 <__aeabi_dmul>
 80050de:	4b2e      	ldr	r3, [pc, #184]	; (8005198 <_dtoa_r+0x648>)
 80050e0:	ec41 0b19 	vmov	d9, r0, r1
 80050e4:	2200      	movs	r2, #0
 80050e6:	4640      	mov	r0, r8
 80050e8:	4649      	mov	r1, r9
 80050ea:	f7fb fa8d 	bl	8000608 <__aeabi_dmul>
 80050ee:	4680      	mov	r8, r0
 80050f0:	4689      	mov	r9, r1
 80050f2:	e7c5      	b.n	8005080 <_dtoa_r+0x530>
 80050f4:	ec51 0b17 	vmov	r0, r1, d7
 80050f8:	f7fb fa86 	bl	8000608 <__aeabi_dmul>
 80050fc:	9b02      	ldr	r3, [sp, #8]
 80050fe:	9d00      	ldr	r5, [sp, #0]
 8005100:	930f      	str	r3, [sp, #60]	; 0x3c
 8005102:	ec41 0b19 	vmov	d9, r0, r1
 8005106:	4649      	mov	r1, r9
 8005108:	4640      	mov	r0, r8
 800510a:	f7fb fd2d 	bl	8000b68 <__aeabi_d2iz>
 800510e:	4606      	mov	r6, r0
 8005110:	f7fb fa10 	bl	8000534 <__aeabi_i2d>
 8005114:	3630      	adds	r6, #48	; 0x30
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4640      	mov	r0, r8
 800511c:	4649      	mov	r1, r9
 800511e:	f7fb f8bb 	bl	8000298 <__aeabi_dsub>
 8005122:	f805 6b01 	strb.w	r6, [r5], #1
 8005126:	9b02      	ldr	r3, [sp, #8]
 8005128:	429d      	cmp	r5, r3
 800512a:	4680      	mov	r8, r0
 800512c:	4689      	mov	r9, r1
 800512e:	f04f 0200 	mov.w	r2, #0
 8005132:	d124      	bne.n	800517e <_dtoa_r+0x62e>
 8005134:	4b1b      	ldr	r3, [pc, #108]	; (80051a4 <_dtoa_r+0x654>)
 8005136:	ec51 0b19 	vmov	r0, r1, d9
 800513a:	f7fb f8af 	bl	800029c <__adddf3>
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	4640      	mov	r0, r8
 8005144:	4649      	mov	r1, r9
 8005146:	f7fb fcef 	bl	8000b28 <__aeabi_dcmpgt>
 800514a:	2800      	cmp	r0, #0
 800514c:	d173      	bne.n	8005236 <_dtoa_r+0x6e6>
 800514e:	ec53 2b19 	vmov	r2, r3, d9
 8005152:	4914      	ldr	r1, [pc, #80]	; (80051a4 <_dtoa_r+0x654>)
 8005154:	2000      	movs	r0, #0
 8005156:	f7fb f89f 	bl	8000298 <__aeabi_dsub>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4640      	mov	r0, r8
 8005160:	4649      	mov	r1, r9
 8005162:	f7fb fcc3 	bl	8000aec <__aeabi_dcmplt>
 8005166:	2800      	cmp	r0, #0
 8005168:	f43f af2f 	beq.w	8004fca <_dtoa_r+0x47a>
 800516c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800516e:	1e6b      	subs	r3, r5, #1
 8005170:	930f      	str	r3, [sp, #60]	; 0x3c
 8005172:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005176:	2b30      	cmp	r3, #48	; 0x30
 8005178:	d0f8      	beq.n	800516c <_dtoa_r+0x61c>
 800517a:	46bb      	mov	fp, r7
 800517c:	e04a      	b.n	8005214 <_dtoa_r+0x6c4>
 800517e:	4b06      	ldr	r3, [pc, #24]	; (8005198 <_dtoa_r+0x648>)
 8005180:	f7fb fa42 	bl	8000608 <__aeabi_dmul>
 8005184:	4680      	mov	r8, r0
 8005186:	4689      	mov	r9, r1
 8005188:	e7bd      	b.n	8005106 <_dtoa_r+0x5b6>
 800518a:	bf00      	nop
 800518c:	080069c0 	.word	0x080069c0
 8005190:	08006998 	.word	0x08006998
 8005194:	3ff00000 	.word	0x3ff00000
 8005198:	40240000 	.word	0x40240000
 800519c:	401c0000 	.word	0x401c0000
 80051a0:	40140000 	.word	0x40140000
 80051a4:	3fe00000 	.word	0x3fe00000
 80051a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80051ac:	9d00      	ldr	r5, [sp, #0]
 80051ae:	4642      	mov	r2, r8
 80051b0:	464b      	mov	r3, r9
 80051b2:	4630      	mov	r0, r6
 80051b4:	4639      	mov	r1, r7
 80051b6:	f7fb fb51 	bl	800085c <__aeabi_ddiv>
 80051ba:	f7fb fcd5 	bl	8000b68 <__aeabi_d2iz>
 80051be:	9001      	str	r0, [sp, #4]
 80051c0:	f7fb f9b8 	bl	8000534 <__aeabi_i2d>
 80051c4:	4642      	mov	r2, r8
 80051c6:	464b      	mov	r3, r9
 80051c8:	f7fb fa1e 	bl	8000608 <__aeabi_dmul>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4630      	mov	r0, r6
 80051d2:	4639      	mov	r1, r7
 80051d4:	f7fb f860 	bl	8000298 <__aeabi_dsub>
 80051d8:	9e01      	ldr	r6, [sp, #4]
 80051da:	9f04      	ldr	r7, [sp, #16]
 80051dc:	3630      	adds	r6, #48	; 0x30
 80051de:	f805 6b01 	strb.w	r6, [r5], #1
 80051e2:	9e00      	ldr	r6, [sp, #0]
 80051e4:	1bae      	subs	r6, r5, r6
 80051e6:	42b7      	cmp	r7, r6
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	d134      	bne.n	8005258 <_dtoa_r+0x708>
 80051ee:	f7fb f855 	bl	800029c <__adddf3>
 80051f2:	4642      	mov	r2, r8
 80051f4:	464b      	mov	r3, r9
 80051f6:	4606      	mov	r6, r0
 80051f8:	460f      	mov	r7, r1
 80051fa:	f7fb fc95 	bl	8000b28 <__aeabi_dcmpgt>
 80051fe:	b9c8      	cbnz	r0, 8005234 <_dtoa_r+0x6e4>
 8005200:	4642      	mov	r2, r8
 8005202:	464b      	mov	r3, r9
 8005204:	4630      	mov	r0, r6
 8005206:	4639      	mov	r1, r7
 8005208:	f7fb fc66 	bl	8000ad8 <__aeabi_dcmpeq>
 800520c:	b110      	cbz	r0, 8005214 <_dtoa_r+0x6c4>
 800520e:	9b01      	ldr	r3, [sp, #4]
 8005210:	07db      	lsls	r3, r3, #31
 8005212:	d40f      	bmi.n	8005234 <_dtoa_r+0x6e4>
 8005214:	4651      	mov	r1, sl
 8005216:	4620      	mov	r0, r4
 8005218:	f000 fbcc 	bl	80059b4 <_Bfree>
 800521c:	2300      	movs	r3, #0
 800521e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005220:	702b      	strb	r3, [r5, #0]
 8005222:	f10b 0301 	add.w	r3, fp, #1
 8005226:	6013      	str	r3, [r2, #0]
 8005228:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800522a:	2b00      	cmp	r3, #0
 800522c:	f43f ace2 	beq.w	8004bf4 <_dtoa_r+0xa4>
 8005230:	601d      	str	r5, [r3, #0]
 8005232:	e4df      	b.n	8004bf4 <_dtoa_r+0xa4>
 8005234:	465f      	mov	r7, fp
 8005236:	462b      	mov	r3, r5
 8005238:	461d      	mov	r5, r3
 800523a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800523e:	2a39      	cmp	r2, #57	; 0x39
 8005240:	d106      	bne.n	8005250 <_dtoa_r+0x700>
 8005242:	9a00      	ldr	r2, [sp, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d1f7      	bne.n	8005238 <_dtoa_r+0x6e8>
 8005248:	9900      	ldr	r1, [sp, #0]
 800524a:	2230      	movs	r2, #48	; 0x30
 800524c:	3701      	adds	r7, #1
 800524e:	700a      	strb	r2, [r1, #0]
 8005250:	781a      	ldrb	r2, [r3, #0]
 8005252:	3201      	adds	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]
 8005256:	e790      	b.n	800517a <_dtoa_r+0x62a>
 8005258:	4ba3      	ldr	r3, [pc, #652]	; (80054e8 <_dtoa_r+0x998>)
 800525a:	2200      	movs	r2, #0
 800525c:	f7fb f9d4 	bl	8000608 <__aeabi_dmul>
 8005260:	2200      	movs	r2, #0
 8005262:	2300      	movs	r3, #0
 8005264:	4606      	mov	r6, r0
 8005266:	460f      	mov	r7, r1
 8005268:	f7fb fc36 	bl	8000ad8 <__aeabi_dcmpeq>
 800526c:	2800      	cmp	r0, #0
 800526e:	d09e      	beq.n	80051ae <_dtoa_r+0x65e>
 8005270:	e7d0      	b.n	8005214 <_dtoa_r+0x6c4>
 8005272:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005274:	2a00      	cmp	r2, #0
 8005276:	f000 80ca 	beq.w	800540e <_dtoa_r+0x8be>
 800527a:	9a07      	ldr	r2, [sp, #28]
 800527c:	2a01      	cmp	r2, #1
 800527e:	f300 80ad 	bgt.w	80053dc <_dtoa_r+0x88c>
 8005282:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005284:	2a00      	cmp	r2, #0
 8005286:	f000 80a5 	beq.w	80053d4 <_dtoa_r+0x884>
 800528a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800528e:	9e08      	ldr	r6, [sp, #32]
 8005290:	9d05      	ldr	r5, [sp, #20]
 8005292:	9a05      	ldr	r2, [sp, #20]
 8005294:	441a      	add	r2, r3
 8005296:	9205      	str	r2, [sp, #20]
 8005298:	9a06      	ldr	r2, [sp, #24]
 800529a:	2101      	movs	r1, #1
 800529c:	441a      	add	r2, r3
 800529e:	4620      	mov	r0, r4
 80052a0:	9206      	str	r2, [sp, #24]
 80052a2:	f000 fc3d 	bl	8005b20 <__i2b>
 80052a6:	4607      	mov	r7, r0
 80052a8:	b165      	cbz	r5, 80052c4 <_dtoa_r+0x774>
 80052aa:	9b06      	ldr	r3, [sp, #24]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	dd09      	ble.n	80052c4 <_dtoa_r+0x774>
 80052b0:	42ab      	cmp	r3, r5
 80052b2:	9a05      	ldr	r2, [sp, #20]
 80052b4:	bfa8      	it	ge
 80052b6:	462b      	movge	r3, r5
 80052b8:	1ad2      	subs	r2, r2, r3
 80052ba:	9205      	str	r2, [sp, #20]
 80052bc:	9a06      	ldr	r2, [sp, #24]
 80052be:	1aed      	subs	r5, r5, r3
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	9306      	str	r3, [sp, #24]
 80052c4:	9b08      	ldr	r3, [sp, #32]
 80052c6:	b1f3      	cbz	r3, 8005306 <_dtoa_r+0x7b6>
 80052c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 80a3 	beq.w	8005416 <_dtoa_r+0x8c6>
 80052d0:	2e00      	cmp	r6, #0
 80052d2:	dd10      	ble.n	80052f6 <_dtoa_r+0x7a6>
 80052d4:	4639      	mov	r1, r7
 80052d6:	4632      	mov	r2, r6
 80052d8:	4620      	mov	r0, r4
 80052da:	f000 fce1 	bl	8005ca0 <__pow5mult>
 80052de:	4652      	mov	r2, sl
 80052e0:	4601      	mov	r1, r0
 80052e2:	4607      	mov	r7, r0
 80052e4:	4620      	mov	r0, r4
 80052e6:	f000 fc31 	bl	8005b4c <__multiply>
 80052ea:	4651      	mov	r1, sl
 80052ec:	4680      	mov	r8, r0
 80052ee:	4620      	mov	r0, r4
 80052f0:	f000 fb60 	bl	80059b4 <_Bfree>
 80052f4:	46c2      	mov	sl, r8
 80052f6:	9b08      	ldr	r3, [sp, #32]
 80052f8:	1b9a      	subs	r2, r3, r6
 80052fa:	d004      	beq.n	8005306 <_dtoa_r+0x7b6>
 80052fc:	4651      	mov	r1, sl
 80052fe:	4620      	mov	r0, r4
 8005300:	f000 fcce 	bl	8005ca0 <__pow5mult>
 8005304:	4682      	mov	sl, r0
 8005306:	2101      	movs	r1, #1
 8005308:	4620      	mov	r0, r4
 800530a:	f000 fc09 	bl	8005b20 <__i2b>
 800530e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005310:	2b00      	cmp	r3, #0
 8005312:	4606      	mov	r6, r0
 8005314:	f340 8081 	ble.w	800541a <_dtoa_r+0x8ca>
 8005318:	461a      	mov	r2, r3
 800531a:	4601      	mov	r1, r0
 800531c:	4620      	mov	r0, r4
 800531e:	f000 fcbf 	bl	8005ca0 <__pow5mult>
 8005322:	9b07      	ldr	r3, [sp, #28]
 8005324:	2b01      	cmp	r3, #1
 8005326:	4606      	mov	r6, r0
 8005328:	dd7a      	ble.n	8005420 <_dtoa_r+0x8d0>
 800532a:	f04f 0800 	mov.w	r8, #0
 800532e:	6933      	ldr	r3, [r6, #16]
 8005330:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005334:	6918      	ldr	r0, [r3, #16]
 8005336:	f000 fba5 	bl	8005a84 <__hi0bits>
 800533a:	f1c0 0020 	rsb	r0, r0, #32
 800533e:	9b06      	ldr	r3, [sp, #24]
 8005340:	4418      	add	r0, r3
 8005342:	f010 001f 	ands.w	r0, r0, #31
 8005346:	f000 8094 	beq.w	8005472 <_dtoa_r+0x922>
 800534a:	f1c0 0320 	rsb	r3, r0, #32
 800534e:	2b04      	cmp	r3, #4
 8005350:	f340 8085 	ble.w	800545e <_dtoa_r+0x90e>
 8005354:	9b05      	ldr	r3, [sp, #20]
 8005356:	f1c0 001c 	rsb	r0, r0, #28
 800535a:	4403      	add	r3, r0
 800535c:	9305      	str	r3, [sp, #20]
 800535e:	9b06      	ldr	r3, [sp, #24]
 8005360:	4403      	add	r3, r0
 8005362:	4405      	add	r5, r0
 8005364:	9306      	str	r3, [sp, #24]
 8005366:	9b05      	ldr	r3, [sp, #20]
 8005368:	2b00      	cmp	r3, #0
 800536a:	dd05      	ble.n	8005378 <_dtoa_r+0x828>
 800536c:	4651      	mov	r1, sl
 800536e:	461a      	mov	r2, r3
 8005370:	4620      	mov	r0, r4
 8005372:	f000 fcef 	bl	8005d54 <__lshift>
 8005376:	4682      	mov	sl, r0
 8005378:	9b06      	ldr	r3, [sp, #24]
 800537a:	2b00      	cmp	r3, #0
 800537c:	dd05      	ble.n	800538a <_dtoa_r+0x83a>
 800537e:	4631      	mov	r1, r6
 8005380:	461a      	mov	r2, r3
 8005382:	4620      	mov	r0, r4
 8005384:	f000 fce6 	bl	8005d54 <__lshift>
 8005388:	4606      	mov	r6, r0
 800538a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800538c:	2b00      	cmp	r3, #0
 800538e:	d072      	beq.n	8005476 <_dtoa_r+0x926>
 8005390:	4631      	mov	r1, r6
 8005392:	4650      	mov	r0, sl
 8005394:	f000 fd4a 	bl	8005e2c <__mcmp>
 8005398:	2800      	cmp	r0, #0
 800539a:	da6c      	bge.n	8005476 <_dtoa_r+0x926>
 800539c:	2300      	movs	r3, #0
 800539e:	4651      	mov	r1, sl
 80053a0:	220a      	movs	r2, #10
 80053a2:	4620      	mov	r0, r4
 80053a4:	f000 fb28 	bl	80059f8 <__multadd>
 80053a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053ae:	4682      	mov	sl, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	f000 81b0 	beq.w	8005716 <_dtoa_r+0xbc6>
 80053b6:	2300      	movs	r3, #0
 80053b8:	4639      	mov	r1, r7
 80053ba:	220a      	movs	r2, #10
 80053bc:	4620      	mov	r0, r4
 80053be:	f000 fb1b 	bl	80059f8 <__multadd>
 80053c2:	9b01      	ldr	r3, [sp, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	4607      	mov	r7, r0
 80053c8:	f300 8096 	bgt.w	80054f8 <_dtoa_r+0x9a8>
 80053cc:	9b07      	ldr	r3, [sp, #28]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	dc59      	bgt.n	8005486 <_dtoa_r+0x936>
 80053d2:	e091      	b.n	80054f8 <_dtoa_r+0x9a8>
 80053d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80053da:	e758      	b.n	800528e <_dtoa_r+0x73e>
 80053dc:	9b04      	ldr	r3, [sp, #16]
 80053de:	1e5e      	subs	r6, r3, #1
 80053e0:	9b08      	ldr	r3, [sp, #32]
 80053e2:	42b3      	cmp	r3, r6
 80053e4:	bfbf      	itttt	lt
 80053e6:	9b08      	ldrlt	r3, [sp, #32]
 80053e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80053ea:	9608      	strlt	r6, [sp, #32]
 80053ec:	1af3      	sublt	r3, r6, r3
 80053ee:	bfb4      	ite	lt
 80053f0:	18d2      	addlt	r2, r2, r3
 80053f2:	1b9e      	subge	r6, r3, r6
 80053f4:	9b04      	ldr	r3, [sp, #16]
 80053f6:	bfbc      	itt	lt
 80053f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80053fa:	2600      	movlt	r6, #0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	bfb7      	itett	lt
 8005400:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005404:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005408:	1a9d      	sublt	r5, r3, r2
 800540a:	2300      	movlt	r3, #0
 800540c:	e741      	b.n	8005292 <_dtoa_r+0x742>
 800540e:	9e08      	ldr	r6, [sp, #32]
 8005410:	9d05      	ldr	r5, [sp, #20]
 8005412:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005414:	e748      	b.n	80052a8 <_dtoa_r+0x758>
 8005416:	9a08      	ldr	r2, [sp, #32]
 8005418:	e770      	b.n	80052fc <_dtoa_r+0x7ac>
 800541a:	9b07      	ldr	r3, [sp, #28]
 800541c:	2b01      	cmp	r3, #1
 800541e:	dc19      	bgt.n	8005454 <_dtoa_r+0x904>
 8005420:	9b02      	ldr	r3, [sp, #8]
 8005422:	b9bb      	cbnz	r3, 8005454 <_dtoa_r+0x904>
 8005424:	9b03      	ldr	r3, [sp, #12]
 8005426:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800542a:	b99b      	cbnz	r3, 8005454 <_dtoa_r+0x904>
 800542c:	9b03      	ldr	r3, [sp, #12]
 800542e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005432:	0d1b      	lsrs	r3, r3, #20
 8005434:	051b      	lsls	r3, r3, #20
 8005436:	b183      	cbz	r3, 800545a <_dtoa_r+0x90a>
 8005438:	9b05      	ldr	r3, [sp, #20]
 800543a:	3301      	adds	r3, #1
 800543c:	9305      	str	r3, [sp, #20]
 800543e:	9b06      	ldr	r3, [sp, #24]
 8005440:	3301      	adds	r3, #1
 8005442:	9306      	str	r3, [sp, #24]
 8005444:	f04f 0801 	mov.w	r8, #1
 8005448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800544a:	2b00      	cmp	r3, #0
 800544c:	f47f af6f 	bne.w	800532e <_dtoa_r+0x7de>
 8005450:	2001      	movs	r0, #1
 8005452:	e774      	b.n	800533e <_dtoa_r+0x7ee>
 8005454:	f04f 0800 	mov.w	r8, #0
 8005458:	e7f6      	b.n	8005448 <_dtoa_r+0x8f8>
 800545a:	4698      	mov	r8, r3
 800545c:	e7f4      	b.n	8005448 <_dtoa_r+0x8f8>
 800545e:	d082      	beq.n	8005366 <_dtoa_r+0x816>
 8005460:	9a05      	ldr	r2, [sp, #20]
 8005462:	331c      	adds	r3, #28
 8005464:	441a      	add	r2, r3
 8005466:	9205      	str	r2, [sp, #20]
 8005468:	9a06      	ldr	r2, [sp, #24]
 800546a:	441a      	add	r2, r3
 800546c:	441d      	add	r5, r3
 800546e:	9206      	str	r2, [sp, #24]
 8005470:	e779      	b.n	8005366 <_dtoa_r+0x816>
 8005472:	4603      	mov	r3, r0
 8005474:	e7f4      	b.n	8005460 <_dtoa_r+0x910>
 8005476:	9b04      	ldr	r3, [sp, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	dc37      	bgt.n	80054ec <_dtoa_r+0x99c>
 800547c:	9b07      	ldr	r3, [sp, #28]
 800547e:	2b02      	cmp	r3, #2
 8005480:	dd34      	ble.n	80054ec <_dtoa_r+0x99c>
 8005482:	9b04      	ldr	r3, [sp, #16]
 8005484:	9301      	str	r3, [sp, #4]
 8005486:	9b01      	ldr	r3, [sp, #4]
 8005488:	b963      	cbnz	r3, 80054a4 <_dtoa_r+0x954>
 800548a:	4631      	mov	r1, r6
 800548c:	2205      	movs	r2, #5
 800548e:	4620      	mov	r0, r4
 8005490:	f000 fab2 	bl	80059f8 <__multadd>
 8005494:	4601      	mov	r1, r0
 8005496:	4606      	mov	r6, r0
 8005498:	4650      	mov	r0, sl
 800549a:	f000 fcc7 	bl	8005e2c <__mcmp>
 800549e:	2800      	cmp	r0, #0
 80054a0:	f73f adbb 	bgt.w	800501a <_dtoa_r+0x4ca>
 80054a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054a6:	9d00      	ldr	r5, [sp, #0]
 80054a8:	ea6f 0b03 	mvn.w	fp, r3
 80054ac:	f04f 0800 	mov.w	r8, #0
 80054b0:	4631      	mov	r1, r6
 80054b2:	4620      	mov	r0, r4
 80054b4:	f000 fa7e 	bl	80059b4 <_Bfree>
 80054b8:	2f00      	cmp	r7, #0
 80054ba:	f43f aeab 	beq.w	8005214 <_dtoa_r+0x6c4>
 80054be:	f1b8 0f00 	cmp.w	r8, #0
 80054c2:	d005      	beq.n	80054d0 <_dtoa_r+0x980>
 80054c4:	45b8      	cmp	r8, r7
 80054c6:	d003      	beq.n	80054d0 <_dtoa_r+0x980>
 80054c8:	4641      	mov	r1, r8
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 fa72 	bl	80059b4 <_Bfree>
 80054d0:	4639      	mov	r1, r7
 80054d2:	4620      	mov	r0, r4
 80054d4:	f000 fa6e 	bl	80059b4 <_Bfree>
 80054d8:	e69c      	b.n	8005214 <_dtoa_r+0x6c4>
 80054da:	2600      	movs	r6, #0
 80054dc:	4637      	mov	r7, r6
 80054de:	e7e1      	b.n	80054a4 <_dtoa_r+0x954>
 80054e0:	46bb      	mov	fp, r7
 80054e2:	4637      	mov	r7, r6
 80054e4:	e599      	b.n	800501a <_dtoa_r+0x4ca>
 80054e6:	bf00      	nop
 80054e8:	40240000 	.word	0x40240000
 80054ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 80c8 	beq.w	8005684 <_dtoa_r+0xb34>
 80054f4:	9b04      	ldr	r3, [sp, #16]
 80054f6:	9301      	str	r3, [sp, #4]
 80054f8:	2d00      	cmp	r5, #0
 80054fa:	dd05      	ble.n	8005508 <_dtoa_r+0x9b8>
 80054fc:	4639      	mov	r1, r7
 80054fe:	462a      	mov	r2, r5
 8005500:	4620      	mov	r0, r4
 8005502:	f000 fc27 	bl	8005d54 <__lshift>
 8005506:	4607      	mov	r7, r0
 8005508:	f1b8 0f00 	cmp.w	r8, #0
 800550c:	d05b      	beq.n	80055c6 <_dtoa_r+0xa76>
 800550e:	6879      	ldr	r1, [r7, #4]
 8005510:	4620      	mov	r0, r4
 8005512:	f000 fa0f 	bl	8005934 <_Balloc>
 8005516:	4605      	mov	r5, r0
 8005518:	b928      	cbnz	r0, 8005526 <_dtoa_r+0x9d6>
 800551a:	4b83      	ldr	r3, [pc, #524]	; (8005728 <_dtoa_r+0xbd8>)
 800551c:	4602      	mov	r2, r0
 800551e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005522:	f7ff bb2e 	b.w	8004b82 <_dtoa_r+0x32>
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	3202      	adds	r2, #2
 800552a:	0092      	lsls	r2, r2, #2
 800552c:	f107 010c 	add.w	r1, r7, #12
 8005530:	300c      	adds	r0, #12
 8005532:	f7ff fa76 	bl	8004a22 <memcpy>
 8005536:	2201      	movs	r2, #1
 8005538:	4629      	mov	r1, r5
 800553a:	4620      	mov	r0, r4
 800553c:	f000 fc0a 	bl	8005d54 <__lshift>
 8005540:	9b00      	ldr	r3, [sp, #0]
 8005542:	3301      	adds	r3, #1
 8005544:	9304      	str	r3, [sp, #16]
 8005546:	e9dd 2300 	ldrd	r2, r3, [sp]
 800554a:	4413      	add	r3, r2
 800554c:	9308      	str	r3, [sp, #32]
 800554e:	9b02      	ldr	r3, [sp, #8]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	46b8      	mov	r8, r7
 8005556:	9306      	str	r3, [sp, #24]
 8005558:	4607      	mov	r7, r0
 800555a:	9b04      	ldr	r3, [sp, #16]
 800555c:	4631      	mov	r1, r6
 800555e:	3b01      	subs	r3, #1
 8005560:	4650      	mov	r0, sl
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	f7ff fa6b 	bl	8004a3e <quorem>
 8005568:	4641      	mov	r1, r8
 800556a:	9002      	str	r0, [sp, #8]
 800556c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005570:	4650      	mov	r0, sl
 8005572:	f000 fc5b 	bl	8005e2c <__mcmp>
 8005576:	463a      	mov	r2, r7
 8005578:	9005      	str	r0, [sp, #20]
 800557a:	4631      	mov	r1, r6
 800557c:	4620      	mov	r0, r4
 800557e:	f000 fc71 	bl	8005e64 <__mdiff>
 8005582:	68c2      	ldr	r2, [r0, #12]
 8005584:	4605      	mov	r5, r0
 8005586:	bb02      	cbnz	r2, 80055ca <_dtoa_r+0xa7a>
 8005588:	4601      	mov	r1, r0
 800558a:	4650      	mov	r0, sl
 800558c:	f000 fc4e 	bl	8005e2c <__mcmp>
 8005590:	4602      	mov	r2, r0
 8005592:	4629      	mov	r1, r5
 8005594:	4620      	mov	r0, r4
 8005596:	9209      	str	r2, [sp, #36]	; 0x24
 8005598:	f000 fa0c 	bl	80059b4 <_Bfree>
 800559c:	9b07      	ldr	r3, [sp, #28]
 800559e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055a0:	9d04      	ldr	r5, [sp, #16]
 80055a2:	ea43 0102 	orr.w	r1, r3, r2
 80055a6:	9b06      	ldr	r3, [sp, #24]
 80055a8:	4319      	orrs	r1, r3
 80055aa:	d110      	bne.n	80055ce <_dtoa_r+0xa7e>
 80055ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80055b0:	d029      	beq.n	8005606 <_dtoa_r+0xab6>
 80055b2:	9b05      	ldr	r3, [sp, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	dd02      	ble.n	80055be <_dtoa_r+0xa6e>
 80055b8:	9b02      	ldr	r3, [sp, #8]
 80055ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80055be:	9b01      	ldr	r3, [sp, #4]
 80055c0:	f883 9000 	strb.w	r9, [r3]
 80055c4:	e774      	b.n	80054b0 <_dtoa_r+0x960>
 80055c6:	4638      	mov	r0, r7
 80055c8:	e7ba      	b.n	8005540 <_dtoa_r+0x9f0>
 80055ca:	2201      	movs	r2, #1
 80055cc:	e7e1      	b.n	8005592 <_dtoa_r+0xa42>
 80055ce:	9b05      	ldr	r3, [sp, #20]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	db04      	blt.n	80055de <_dtoa_r+0xa8e>
 80055d4:	9907      	ldr	r1, [sp, #28]
 80055d6:	430b      	orrs	r3, r1
 80055d8:	9906      	ldr	r1, [sp, #24]
 80055da:	430b      	orrs	r3, r1
 80055dc:	d120      	bne.n	8005620 <_dtoa_r+0xad0>
 80055de:	2a00      	cmp	r2, #0
 80055e0:	dded      	ble.n	80055be <_dtoa_r+0xa6e>
 80055e2:	4651      	mov	r1, sl
 80055e4:	2201      	movs	r2, #1
 80055e6:	4620      	mov	r0, r4
 80055e8:	f000 fbb4 	bl	8005d54 <__lshift>
 80055ec:	4631      	mov	r1, r6
 80055ee:	4682      	mov	sl, r0
 80055f0:	f000 fc1c 	bl	8005e2c <__mcmp>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	dc03      	bgt.n	8005600 <_dtoa_r+0xab0>
 80055f8:	d1e1      	bne.n	80055be <_dtoa_r+0xa6e>
 80055fa:	f019 0f01 	tst.w	r9, #1
 80055fe:	d0de      	beq.n	80055be <_dtoa_r+0xa6e>
 8005600:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005604:	d1d8      	bne.n	80055b8 <_dtoa_r+0xa68>
 8005606:	9a01      	ldr	r2, [sp, #4]
 8005608:	2339      	movs	r3, #57	; 0x39
 800560a:	7013      	strb	r3, [r2, #0]
 800560c:	462b      	mov	r3, r5
 800560e:	461d      	mov	r5, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005616:	2a39      	cmp	r2, #57	; 0x39
 8005618:	d06c      	beq.n	80056f4 <_dtoa_r+0xba4>
 800561a:	3201      	adds	r2, #1
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	e747      	b.n	80054b0 <_dtoa_r+0x960>
 8005620:	2a00      	cmp	r2, #0
 8005622:	dd07      	ble.n	8005634 <_dtoa_r+0xae4>
 8005624:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005628:	d0ed      	beq.n	8005606 <_dtoa_r+0xab6>
 800562a:	9a01      	ldr	r2, [sp, #4]
 800562c:	f109 0301 	add.w	r3, r9, #1
 8005630:	7013      	strb	r3, [r2, #0]
 8005632:	e73d      	b.n	80054b0 <_dtoa_r+0x960>
 8005634:	9b04      	ldr	r3, [sp, #16]
 8005636:	9a08      	ldr	r2, [sp, #32]
 8005638:	f803 9c01 	strb.w	r9, [r3, #-1]
 800563c:	4293      	cmp	r3, r2
 800563e:	d043      	beq.n	80056c8 <_dtoa_r+0xb78>
 8005640:	4651      	mov	r1, sl
 8005642:	2300      	movs	r3, #0
 8005644:	220a      	movs	r2, #10
 8005646:	4620      	mov	r0, r4
 8005648:	f000 f9d6 	bl	80059f8 <__multadd>
 800564c:	45b8      	cmp	r8, r7
 800564e:	4682      	mov	sl, r0
 8005650:	f04f 0300 	mov.w	r3, #0
 8005654:	f04f 020a 	mov.w	r2, #10
 8005658:	4641      	mov	r1, r8
 800565a:	4620      	mov	r0, r4
 800565c:	d107      	bne.n	800566e <_dtoa_r+0xb1e>
 800565e:	f000 f9cb 	bl	80059f8 <__multadd>
 8005662:	4680      	mov	r8, r0
 8005664:	4607      	mov	r7, r0
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	3301      	adds	r3, #1
 800566a:	9304      	str	r3, [sp, #16]
 800566c:	e775      	b.n	800555a <_dtoa_r+0xa0a>
 800566e:	f000 f9c3 	bl	80059f8 <__multadd>
 8005672:	4639      	mov	r1, r7
 8005674:	4680      	mov	r8, r0
 8005676:	2300      	movs	r3, #0
 8005678:	220a      	movs	r2, #10
 800567a:	4620      	mov	r0, r4
 800567c:	f000 f9bc 	bl	80059f8 <__multadd>
 8005680:	4607      	mov	r7, r0
 8005682:	e7f0      	b.n	8005666 <_dtoa_r+0xb16>
 8005684:	9b04      	ldr	r3, [sp, #16]
 8005686:	9301      	str	r3, [sp, #4]
 8005688:	9d00      	ldr	r5, [sp, #0]
 800568a:	4631      	mov	r1, r6
 800568c:	4650      	mov	r0, sl
 800568e:	f7ff f9d6 	bl	8004a3e <quorem>
 8005692:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005696:	9b00      	ldr	r3, [sp, #0]
 8005698:	f805 9b01 	strb.w	r9, [r5], #1
 800569c:	1aea      	subs	r2, r5, r3
 800569e:	9b01      	ldr	r3, [sp, #4]
 80056a0:	4293      	cmp	r3, r2
 80056a2:	dd07      	ble.n	80056b4 <_dtoa_r+0xb64>
 80056a4:	4651      	mov	r1, sl
 80056a6:	2300      	movs	r3, #0
 80056a8:	220a      	movs	r2, #10
 80056aa:	4620      	mov	r0, r4
 80056ac:	f000 f9a4 	bl	80059f8 <__multadd>
 80056b0:	4682      	mov	sl, r0
 80056b2:	e7ea      	b.n	800568a <_dtoa_r+0xb3a>
 80056b4:	9b01      	ldr	r3, [sp, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	bfc8      	it	gt
 80056ba:	461d      	movgt	r5, r3
 80056bc:	9b00      	ldr	r3, [sp, #0]
 80056be:	bfd8      	it	le
 80056c0:	2501      	movle	r5, #1
 80056c2:	441d      	add	r5, r3
 80056c4:	f04f 0800 	mov.w	r8, #0
 80056c8:	4651      	mov	r1, sl
 80056ca:	2201      	movs	r2, #1
 80056cc:	4620      	mov	r0, r4
 80056ce:	f000 fb41 	bl	8005d54 <__lshift>
 80056d2:	4631      	mov	r1, r6
 80056d4:	4682      	mov	sl, r0
 80056d6:	f000 fba9 	bl	8005e2c <__mcmp>
 80056da:	2800      	cmp	r0, #0
 80056dc:	dc96      	bgt.n	800560c <_dtoa_r+0xabc>
 80056de:	d102      	bne.n	80056e6 <_dtoa_r+0xb96>
 80056e0:	f019 0f01 	tst.w	r9, #1
 80056e4:	d192      	bne.n	800560c <_dtoa_r+0xabc>
 80056e6:	462b      	mov	r3, r5
 80056e8:	461d      	mov	r5, r3
 80056ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056ee:	2a30      	cmp	r2, #48	; 0x30
 80056f0:	d0fa      	beq.n	80056e8 <_dtoa_r+0xb98>
 80056f2:	e6dd      	b.n	80054b0 <_dtoa_r+0x960>
 80056f4:	9a00      	ldr	r2, [sp, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d189      	bne.n	800560e <_dtoa_r+0xabe>
 80056fa:	f10b 0b01 	add.w	fp, fp, #1
 80056fe:	2331      	movs	r3, #49	; 0x31
 8005700:	e796      	b.n	8005630 <_dtoa_r+0xae0>
 8005702:	4b0a      	ldr	r3, [pc, #40]	; (800572c <_dtoa_r+0xbdc>)
 8005704:	f7ff ba99 	b.w	8004c3a <_dtoa_r+0xea>
 8005708:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800570a:	2b00      	cmp	r3, #0
 800570c:	f47f aa6d 	bne.w	8004bea <_dtoa_r+0x9a>
 8005710:	4b07      	ldr	r3, [pc, #28]	; (8005730 <_dtoa_r+0xbe0>)
 8005712:	f7ff ba92 	b.w	8004c3a <_dtoa_r+0xea>
 8005716:	9b01      	ldr	r3, [sp, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	dcb5      	bgt.n	8005688 <_dtoa_r+0xb38>
 800571c:	9b07      	ldr	r3, [sp, #28]
 800571e:	2b02      	cmp	r3, #2
 8005720:	f73f aeb1 	bgt.w	8005486 <_dtoa_r+0x936>
 8005724:	e7b0      	b.n	8005688 <_dtoa_r+0xb38>
 8005726:	bf00      	nop
 8005728:	0800692c 	.word	0x0800692c
 800572c:	0800688c 	.word	0x0800688c
 8005730:	080068b0 	.word	0x080068b0

08005734 <_free_r>:
 8005734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005736:	2900      	cmp	r1, #0
 8005738:	d044      	beq.n	80057c4 <_free_r+0x90>
 800573a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800573e:	9001      	str	r0, [sp, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	f1a1 0404 	sub.w	r4, r1, #4
 8005746:	bfb8      	it	lt
 8005748:	18e4      	addlt	r4, r4, r3
 800574a:	f000 f8e7 	bl	800591c <__malloc_lock>
 800574e:	4a1e      	ldr	r2, [pc, #120]	; (80057c8 <_free_r+0x94>)
 8005750:	9801      	ldr	r0, [sp, #4]
 8005752:	6813      	ldr	r3, [r2, #0]
 8005754:	b933      	cbnz	r3, 8005764 <_free_r+0x30>
 8005756:	6063      	str	r3, [r4, #4]
 8005758:	6014      	str	r4, [r2, #0]
 800575a:	b003      	add	sp, #12
 800575c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005760:	f000 b8e2 	b.w	8005928 <__malloc_unlock>
 8005764:	42a3      	cmp	r3, r4
 8005766:	d908      	bls.n	800577a <_free_r+0x46>
 8005768:	6825      	ldr	r5, [r4, #0]
 800576a:	1961      	adds	r1, r4, r5
 800576c:	428b      	cmp	r3, r1
 800576e:	bf01      	itttt	eq
 8005770:	6819      	ldreq	r1, [r3, #0]
 8005772:	685b      	ldreq	r3, [r3, #4]
 8005774:	1949      	addeq	r1, r1, r5
 8005776:	6021      	streq	r1, [r4, #0]
 8005778:	e7ed      	b.n	8005756 <_free_r+0x22>
 800577a:	461a      	mov	r2, r3
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	b10b      	cbz	r3, 8005784 <_free_r+0x50>
 8005780:	42a3      	cmp	r3, r4
 8005782:	d9fa      	bls.n	800577a <_free_r+0x46>
 8005784:	6811      	ldr	r1, [r2, #0]
 8005786:	1855      	adds	r5, r2, r1
 8005788:	42a5      	cmp	r5, r4
 800578a:	d10b      	bne.n	80057a4 <_free_r+0x70>
 800578c:	6824      	ldr	r4, [r4, #0]
 800578e:	4421      	add	r1, r4
 8005790:	1854      	adds	r4, r2, r1
 8005792:	42a3      	cmp	r3, r4
 8005794:	6011      	str	r1, [r2, #0]
 8005796:	d1e0      	bne.n	800575a <_free_r+0x26>
 8005798:	681c      	ldr	r4, [r3, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	6053      	str	r3, [r2, #4]
 800579e:	440c      	add	r4, r1
 80057a0:	6014      	str	r4, [r2, #0]
 80057a2:	e7da      	b.n	800575a <_free_r+0x26>
 80057a4:	d902      	bls.n	80057ac <_free_r+0x78>
 80057a6:	230c      	movs	r3, #12
 80057a8:	6003      	str	r3, [r0, #0]
 80057aa:	e7d6      	b.n	800575a <_free_r+0x26>
 80057ac:	6825      	ldr	r5, [r4, #0]
 80057ae:	1961      	adds	r1, r4, r5
 80057b0:	428b      	cmp	r3, r1
 80057b2:	bf04      	itt	eq
 80057b4:	6819      	ldreq	r1, [r3, #0]
 80057b6:	685b      	ldreq	r3, [r3, #4]
 80057b8:	6063      	str	r3, [r4, #4]
 80057ba:	bf04      	itt	eq
 80057bc:	1949      	addeq	r1, r1, r5
 80057be:	6021      	streq	r1, [r4, #0]
 80057c0:	6054      	str	r4, [r2, #4]
 80057c2:	e7ca      	b.n	800575a <_free_r+0x26>
 80057c4:	b003      	add	sp, #12
 80057c6:	bd30      	pop	{r4, r5, pc}
 80057c8:	200007e8 	.word	0x200007e8

080057cc <malloc>:
 80057cc:	4b02      	ldr	r3, [pc, #8]	; (80057d8 <malloc+0xc>)
 80057ce:	4601      	mov	r1, r0
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	f000 b823 	b.w	800581c <_malloc_r>
 80057d6:	bf00      	nop
 80057d8:	20000064 	.word	0x20000064

080057dc <sbrk_aligned>:
 80057dc:	b570      	push	{r4, r5, r6, lr}
 80057de:	4e0e      	ldr	r6, [pc, #56]	; (8005818 <sbrk_aligned+0x3c>)
 80057e0:	460c      	mov	r4, r1
 80057e2:	6831      	ldr	r1, [r6, #0]
 80057e4:	4605      	mov	r5, r0
 80057e6:	b911      	cbnz	r1, 80057ee <sbrk_aligned+0x12>
 80057e8:	f000 fcce 	bl	8006188 <_sbrk_r>
 80057ec:	6030      	str	r0, [r6, #0]
 80057ee:	4621      	mov	r1, r4
 80057f0:	4628      	mov	r0, r5
 80057f2:	f000 fcc9 	bl	8006188 <_sbrk_r>
 80057f6:	1c43      	adds	r3, r0, #1
 80057f8:	d00a      	beq.n	8005810 <sbrk_aligned+0x34>
 80057fa:	1cc4      	adds	r4, r0, #3
 80057fc:	f024 0403 	bic.w	r4, r4, #3
 8005800:	42a0      	cmp	r0, r4
 8005802:	d007      	beq.n	8005814 <sbrk_aligned+0x38>
 8005804:	1a21      	subs	r1, r4, r0
 8005806:	4628      	mov	r0, r5
 8005808:	f000 fcbe 	bl	8006188 <_sbrk_r>
 800580c:	3001      	adds	r0, #1
 800580e:	d101      	bne.n	8005814 <sbrk_aligned+0x38>
 8005810:	f04f 34ff 	mov.w	r4, #4294967295
 8005814:	4620      	mov	r0, r4
 8005816:	bd70      	pop	{r4, r5, r6, pc}
 8005818:	200007ec 	.word	0x200007ec

0800581c <_malloc_r>:
 800581c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005820:	1ccd      	adds	r5, r1, #3
 8005822:	f025 0503 	bic.w	r5, r5, #3
 8005826:	3508      	adds	r5, #8
 8005828:	2d0c      	cmp	r5, #12
 800582a:	bf38      	it	cc
 800582c:	250c      	movcc	r5, #12
 800582e:	2d00      	cmp	r5, #0
 8005830:	4607      	mov	r7, r0
 8005832:	db01      	blt.n	8005838 <_malloc_r+0x1c>
 8005834:	42a9      	cmp	r1, r5
 8005836:	d905      	bls.n	8005844 <_malloc_r+0x28>
 8005838:	230c      	movs	r3, #12
 800583a:	603b      	str	r3, [r7, #0]
 800583c:	2600      	movs	r6, #0
 800583e:	4630      	mov	r0, r6
 8005840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005844:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005918 <_malloc_r+0xfc>
 8005848:	f000 f868 	bl	800591c <__malloc_lock>
 800584c:	f8d8 3000 	ldr.w	r3, [r8]
 8005850:	461c      	mov	r4, r3
 8005852:	bb5c      	cbnz	r4, 80058ac <_malloc_r+0x90>
 8005854:	4629      	mov	r1, r5
 8005856:	4638      	mov	r0, r7
 8005858:	f7ff ffc0 	bl	80057dc <sbrk_aligned>
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	4604      	mov	r4, r0
 8005860:	d155      	bne.n	800590e <_malloc_r+0xf2>
 8005862:	f8d8 4000 	ldr.w	r4, [r8]
 8005866:	4626      	mov	r6, r4
 8005868:	2e00      	cmp	r6, #0
 800586a:	d145      	bne.n	80058f8 <_malloc_r+0xdc>
 800586c:	2c00      	cmp	r4, #0
 800586e:	d048      	beq.n	8005902 <_malloc_r+0xe6>
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	4631      	mov	r1, r6
 8005874:	4638      	mov	r0, r7
 8005876:	eb04 0903 	add.w	r9, r4, r3
 800587a:	f000 fc85 	bl	8006188 <_sbrk_r>
 800587e:	4581      	cmp	r9, r0
 8005880:	d13f      	bne.n	8005902 <_malloc_r+0xe6>
 8005882:	6821      	ldr	r1, [r4, #0]
 8005884:	1a6d      	subs	r5, r5, r1
 8005886:	4629      	mov	r1, r5
 8005888:	4638      	mov	r0, r7
 800588a:	f7ff ffa7 	bl	80057dc <sbrk_aligned>
 800588e:	3001      	adds	r0, #1
 8005890:	d037      	beq.n	8005902 <_malloc_r+0xe6>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	442b      	add	r3, r5
 8005896:	6023      	str	r3, [r4, #0]
 8005898:	f8d8 3000 	ldr.w	r3, [r8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d038      	beq.n	8005912 <_malloc_r+0xf6>
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	42a2      	cmp	r2, r4
 80058a4:	d12b      	bne.n	80058fe <_malloc_r+0xe2>
 80058a6:	2200      	movs	r2, #0
 80058a8:	605a      	str	r2, [r3, #4]
 80058aa:	e00f      	b.n	80058cc <_malloc_r+0xb0>
 80058ac:	6822      	ldr	r2, [r4, #0]
 80058ae:	1b52      	subs	r2, r2, r5
 80058b0:	d41f      	bmi.n	80058f2 <_malloc_r+0xd6>
 80058b2:	2a0b      	cmp	r2, #11
 80058b4:	d917      	bls.n	80058e6 <_malloc_r+0xca>
 80058b6:	1961      	adds	r1, r4, r5
 80058b8:	42a3      	cmp	r3, r4
 80058ba:	6025      	str	r5, [r4, #0]
 80058bc:	bf18      	it	ne
 80058be:	6059      	strne	r1, [r3, #4]
 80058c0:	6863      	ldr	r3, [r4, #4]
 80058c2:	bf08      	it	eq
 80058c4:	f8c8 1000 	streq.w	r1, [r8]
 80058c8:	5162      	str	r2, [r4, r5]
 80058ca:	604b      	str	r3, [r1, #4]
 80058cc:	4638      	mov	r0, r7
 80058ce:	f104 060b 	add.w	r6, r4, #11
 80058d2:	f000 f829 	bl	8005928 <__malloc_unlock>
 80058d6:	f026 0607 	bic.w	r6, r6, #7
 80058da:	1d23      	adds	r3, r4, #4
 80058dc:	1af2      	subs	r2, r6, r3
 80058de:	d0ae      	beq.n	800583e <_malloc_r+0x22>
 80058e0:	1b9b      	subs	r3, r3, r6
 80058e2:	50a3      	str	r3, [r4, r2]
 80058e4:	e7ab      	b.n	800583e <_malloc_r+0x22>
 80058e6:	42a3      	cmp	r3, r4
 80058e8:	6862      	ldr	r2, [r4, #4]
 80058ea:	d1dd      	bne.n	80058a8 <_malloc_r+0x8c>
 80058ec:	f8c8 2000 	str.w	r2, [r8]
 80058f0:	e7ec      	b.n	80058cc <_malloc_r+0xb0>
 80058f2:	4623      	mov	r3, r4
 80058f4:	6864      	ldr	r4, [r4, #4]
 80058f6:	e7ac      	b.n	8005852 <_malloc_r+0x36>
 80058f8:	4634      	mov	r4, r6
 80058fa:	6876      	ldr	r6, [r6, #4]
 80058fc:	e7b4      	b.n	8005868 <_malloc_r+0x4c>
 80058fe:	4613      	mov	r3, r2
 8005900:	e7cc      	b.n	800589c <_malloc_r+0x80>
 8005902:	230c      	movs	r3, #12
 8005904:	603b      	str	r3, [r7, #0]
 8005906:	4638      	mov	r0, r7
 8005908:	f000 f80e 	bl	8005928 <__malloc_unlock>
 800590c:	e797      	b.n	800583e <_malloc_r+0x22>
 800590e:	6025      	str	r5, [r4, #0]
 8005910:	e7dc      	b.n	80058cc <_malloc_r+0xb0>
 8005912:	605b      	str	r3, [r3, #4]
 8005914:	deff      	udf	#255	; 0xff
 8005916:	bf00      	nop
 8005918:	200007e8 	.word	0x200007e8

0800591c <__malloc_lock>:
 800591c:	4801      	ldr	r0, [pc, #4]	; (8005924 <__malloc_lock+0x8>)
 800591e:	f7ff b87e 	b.w	8004a1e <__retarget_lock_acquire_recursive>
 8005922:	bf00      	nop
 8005924:	200007e4 	.word	0x200007e4

08005928 <__malloc_unlock>:
 8005928:	4801      	ldr	r0, [pc, #4]	; (8005930 <__malloc_unlock+0x8>)
 800592a:	f7ff b879 	b.w	8004a20 <__retarget_lock_release_recursive>
 800592e:	bf00      	nop
 8005930:	200007e4 	.word	0x200007e4

08005934 <_Balloc>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	69c6      	ldr	r6, [r0, #28]
 8005938:	4604      	mov	r4, r0
 800593a:	460d      	mov	r5, r1
 800593c:	b976      	cbnz	r6, 800595c <_Balloc+0x28>
 800593e:	2010      	movs	r0, #16
 8005940:	f7ff ff44 	bl	80057cc <malloc>
 8005944:	4602      	mov	r2, r0
 8005946:	61e0      	str	r0, [r4, #28]
 8005948:	b920      	cbnz	r0, 8005954 <_Balloc+0x20>
 800594a:	4b18      	ldr	r3, [pc, #96]	; (80059ac <_Balloc+0x78>)
 800594c:	4818      	ldr	r0, [pc, #96]	; (80059b0 <_Balloc+0x7c>)
 800594e:	216b      	movs	r1, #107	; 0x6b
 8005950:	f000 fc2a 	bl	80061a8 <__assert_func>
 8005954:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005958:	6006      	str	r6, [r0, #0]
 800595a:	60c6      	str	r6, [r0, #12]
 800595c:	69e6      	ldr	r6, [r4, #28]
 800595e:	68f3      	ldr	r3, [r6, #12]
 8005960:	b183      	cbz	r3, 8005984 <_Balloc+0x50>
 8005962:	69e3      	ldr	r3, [r4, #28]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800596a:	b9b8      	cbnz	r0, 800599c <_Balloc+0x68>
 800596c:	2101      	movs	r1, #1
 800596e:	fa01 f605 	lsl.w	r6, r1, r5
 8005972:	1d72      	adds	r2, r6, #5
 8005974:	0092      	lsls	r2, r2, #2
 8005976:	4620      	mov	r0, r4
 8005978:	f000 fc34 	bl	80061e4 <_calloc_r>
 800597c:	b160      	cbz	r0, 8005998 <_Balloc+0x64>
 800597e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005982:	e00e      	b.n	80059a2 <_Balloc+0x6e>
 8005984:	2221      	movs	r2, #33	; 0x21
 8005986:	2104      	movs	r1, #4
 8005988:	4620      	mov	r0, r4
 800598a:	f000 fc2b 	bl	80061e4 <_calloc_r>
 800598e:	69e3      	ldr	r3, [r4, #28]
 8005990:	60f0      	str	r0, [r6, #12]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d1e4      	bne.n	8005962 <_Balloc+0x2e>
 8005998:	2000      	movs	r0, #0
 800599a:	bd70      	pop	{r4, r5, r6, pc}
 800599c:	6802      	ldr	r2, [r0, #0]
 800599e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059a2:	2300      	movs	r3, #0
 80059a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059a8:	e7f7      	b.n	800599a <_Balloc+0x66>
 80059aa:	bf00      	nop
 80059ac:	080068bd 	.word	0x080068bd
 80059b0:	0800693d 	.word	0x0800693d

080059b4 <_Bfree>:
 80059b4:	b570      	push	{r4, r5, r6, lr}
 80059b6:	69c6      	ldr	r6, [r0, #28]
 80059b8:	4605      	mov	r5, r0
 80059ba:	460c      	mov	r4, r1
 80059bc:	b976      	cbnz	r6, 80059dc <_Bfree+0x28>
 80059be:	2010      	movs	r0, #16
 80059c0:	f7ff ff04 	bl	80057cc <malloc>
 80059c4:	4602      	mov	r2, r0
 80059c6:	61e8      	str	r0, [r5, #28]
 80059c8:	b920      	cbnz	r0, 80059d4 <_Bfree+0x20>
 80059ca:	4b09      	ldr	r3, [pc, #36]	; (80059f0 <_Bfree+0x3c>)
 80059cc:	4809      	ldr	r0, [pc, #36]	; (80059f4 <_Bfree+0x40>)
 80059ce:	218f      	movs	r1, #143	; 0x8f
 80059d0:	f000 fbea 	bl	80061a8 <__assert_func>
 80059d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059d8:	6006      	str	r6, [r0, #0]
 80059da:	60c6      	str	r6, [r0, #12]
 80059dc:	b13c      	cbz	r4, 80059ee <_Bfree+0x3a>
 80059de:	69eb      	ldr	r3, [r5, #28]
 80059e0:	6862      	ldr	r2, [r4, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059e8:	6021      	str	r1, [r4, #0]
 80059ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80059ee:	bd70      	pop	{r4, r5, r6, pc}
 80059f0:	080068bd 	.word	0x080068bd
 80059f4:	0800693d 	.word	0x0800693d

080059f8 <__multadd>:
 80059f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fc:	690d      	ldr	r5, [r1, #16]
 80059fe:	4607      	mov	r7, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	461e      	mov	r6, r3
 8005a04:	f101 0c14 	add.w	ip, r1, #20
 8005a08:	2000      	movs	r0, #0
 8005a0a:	f8dc 3000 	ldr.w	r3, [ip]
 8005a0e:	b299      	uxth	r1, r3
 8005a10:	fb02 6101 	mla	r1, r2, r1, r6
 8005a14:	0c1e      	lsrs	r6, r3, #16
 8005a16:	0c0b      	lsrs	r3, r1, #16
 8005a18:	fb02 3306 	mla	r3, r2, r6, r3
 8005a1c:	b289      	uxth	r1, r1
 8005a1e:	3001      	adds	r0, #1
 8005a20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a24:	4285      	cmp	r5, r0
 8005a26:	f84c 1b04 	str.w	r1, [ip], #4
 8005a2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a2e:	dcec      	bgt.n	8005a0a <__multadd+0x12>
 8005a30:	b30e      	cbz	r6, 8005a76 <__multadd+0x7e>
 8005a32:	68a3      	ldr	r3, [r4, #8]
 8005a34:	42ab      	cmp	r3, r5
 8005a36:	dc19      	bgt.n	8005a6c <__multadd+0x74>
 8005a38:	6861      	ldr	r1, [r4, #4]
 8005a3a:	4638      	mov	r0, r7
 8005a3c:	3101      	adds	r1, #1
 8005a3e:	f7ff ff79 	bl	8005934 <_Balloc>
 8005a42:	4680      	mov	r8, r0
 8005a44:	b928      	cbnz	r0, 8005a52 <__multadd+0x5a>
 8005a46:	4602      	mov	r2, r0
 8005a48:	4b0c      	ldr	r3, [pc, #48]	; (8005a7c <__multadd+0x84>)
 8005a4a:	480d      	ldr	r0, [pc, #52]	; (8005a80 <__multadd+0x88>)
 8005a4c:	21ba      	movs	r1, #186	; 0xba
 8005a4e:	f000 fbab 	bl	80061a8 <__assert_func>
 8005a52:	6922      	ldr	r2, [r4, #16]
 8005a54:	3202      	adds	r2, #2
 8005a56:	f104 010c 	add.w	r1, r4, #12
 8005a5a:	0092      	lsls	r2, r2, #2
 8005a5c:	300c      	adds	r0, #12
 8005a5e:	f7fe ffe0 	bl	8004a22 <memcpy>
 8005a62:	4621      	mov	r1, r4
 8005a64:	4638      	mov	r0, r7
 8005a66:	f7ff ffa5 	bl	80059b4 <_Bfree>
 8005a6a:	4644      	mov	r4, r8
 8005a6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a70:	3501      	adds	r5, #1
 8005a72:	615e      	str	r6, [r3, #20]
 8005a74:	6125      	str	r5, [r4, #16]
 8005a76:	4620      	mov	r0, r4
 8005a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a7c:	0800692c 	.word	0x0800692c
 8005a80:	0800693d 	.word	0x0800693d

08005a84 <__hi0bits>:
 8005a84:	0c03      	lsrs	r3, r0, #16
 8005a86:	041b      	lsls	r3, r3, #16
 8005a88:	b9d3      	cbnz	r3, 8005ac0 <__hi0bits+0x3c>
 8005a8a:	0400      	lsls	r0, r0, #16
 8005a8c:	2310      	movs	r3, #16
 8005a8e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005a92:	bf04      	itt	eq
 8005a94:	0200      	lsleq	r0, r0, #8
 8005a96:	3308      	addeq	r3, #8
 8005a98:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005a9c:	bf04      	itt	eq
 8005a9e:	0100      	lsleq	r0, r0, #4
 8005aa0:	3304      	addeq	r3, #4
 8005aa2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005aa6:	bf04      	itt	eq
 8005aa8:	0080      	lsleq	r0, r0, #2
 8005aaa:	3302      	addeq	r3, #2
 8005aac:	2800      	cmp	r0, #0
 8005aae:	db05      	blt.n	8005abc <__hi0bits+0x38>
 8005ab0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005ab4:	f103 0301 	add.w	r3, r3, #1
 8005ab8:	bf08      	it	eq
 8005aba:	2320      	moveq	r3, #32
 8005abc:	4618      	mov	r0, r3
 8005abe:	4770      	bx	lr
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e7e4      	b.n	8005a8e <__hi0bits+0xa>

08005ac4 <__lo0bits>:
 8005ac4:	6803      	ldr	r3, [r0, #0]
 8005ac6:	f013 0207 	ands.w	r2, r3, #7
 8005aca:	d00c      	beq.n	8005ae6 <__lo0bits+0x22>
 8005acc:	07d9      	lsls	r1, r3, #31
 8005ace:	d422      	bmi.n	8005b16 <__lo0bits+0x52>
 8005ad0:	079a      	lsls	r2, r3, #30
 8005ad2:	bf49      	itett	mi
 8005ad4:	085b      	lsrmi	r3, r3, #1
 8005ad6:	089b      	lsrpl	r3, r3, #2
 8005ad8:	6003      	strmi	r3, [r0, #0]
 8005ada:	2201      	movmi	r2, #1
 8005adc:	bf5c      	itt	pl
 8005ade:	6003      	strpl	r3, [r0, #0]
 8005ae0:	2202      	movpl	r2, #2
 8005ae2:	4610      	mov	r0, r2
 8005ae4:	4770      	bx	lr
 8005ae6:	b299      	uxth	r1, r3
 8005ae8:	b909      	cbnz	r1, 8005aee <__lo0bits+0x2a>
 8005aea:	0c1b      	lsrs	r3, r3, #16
 8005aec:	2210      	movs	r2, #16
 8005aee:	b2d9      	uxtb	r1, r3
 8005af0:	b909      	cbnz	r1, 8005af6 <__lo0bits+0x32>
 8005af2:	3208      	adds	r2, #8
 8005af4:	0a1b      	lsrs	r3, r3, #8
 8005af6:	0719      	lsls	r1, r3, #28
 8005af8:	bf04      	itt	eq
 8005afa:	091b      	lsreq	r3, r3, #4
 8005afc:	3204      	addeq	r2, #4
 8005afe:	0799      	lsls	r1, r3, #30
 8005b00:	bf04      	itt	eq
 8005b02:	089b      	lsreq	r3, r3, #2
 8005b04:	3202      	addeq	r2, #2
 8005b06:	07d9      	lsls	r1, r3, #31
 8005b08:	d403      	bmi.n	8005b12 <__lo0bits+0x4e>
 8005b0a:	085b      	lsrs	r3, r3, #1
 8005b0c:	f102 0201 	add.w	r2, r2, #1
 8005b10:	d003      	beq.n	8005b1a <__lo0bits+0x56>
 8005b12:	6003      	str	r3, [r0, #0]
 8005b14:	e7e5      	b.n	8005ae2 <__lo0bits+0x1e>
 8005b16:	2200      	movs	r2, #0
 8005b18:	e7e3      	b.n	8005ae2 <__lo0bits+0x1e>
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	e7e1      	b.n	8005ae2 <__lo0bits+0x1e>
	...

08005b20 <__i2b>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	460c      	mov	r4, r1
 8005b24:	2101      	movs	r1, #1
 8005b26:	f7ff ff05 	bl	8005934 <_Balloc>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	b928      	cbnz	r0, 8005b3a <__i2b+0x1a>
 8005b2e:	4b05      	ldr	r3, [pc, #20]	; (8005b44 <__i2b+0x24>)
 8005b30:	4805      	ldr	r0, [pc, #20]	; (8005b48 <__i2b+0x28>)
 8005b32:	f240 1145 	movw	r1, #325	; 0x145
 8005b36:	f000 fb37 	bl	80061a8 <__assert_func>
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	6144      	str	r4, [r0, #20]
 8005b3e:	6103      	str	r3, [r0, #16]
 8005b40:	bd10      	pop	{r4, pc}
 8005b42:	bf00      	nop
 8005b44:	0800692c 	.word	0x0800692c
 8005b48:	0800693d 	.word	0x0800693d

08005b4c <__multiply>:
 8005b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b50:	4691      	mov	r9, r2
 8005b52:	690a      	ldr	r2, [r1, #16]
 8005b54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	bfb8      	it	lt
 8005b5c:	460b      	movlt	r3, r1
 8005b5e:	460c      	mov	r4, r1
 8005b60:	bfbc      	itt	lt
 8005b62:	464c      	movlt	r4, r9
 8005b64:	4699      	movlt	r9, r3
 8005b66:	6927      	ldr	r7, [r4, #16]
 8005b68:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b6c:	68a3      	ldr	r3, [r4, #8]
 8005b6e:	6861      	ldr	r1, [r4, #4]
 8005b70:	eb07 060a 	add.w	r6, r7, sl
 8005b74:	42b3      	cmp	r3, r6
 8005b76:	b085      	sub	sp, #20
 8005b78:	bfb8      	it	lt
 8005b7a:	3101      	addlt	r1, #1
 8005b7c:	f7ff feda 	bl	8005934 <_Balloc>
 8005b80:	b930      	cbnz	r0, 8005b90 <__multiply+0x44>
 8005b82:	4602      	mov	r2, r0
 8005b84:	4b44      	ldr	r3, [pc, #272]	; (8005c98 <__multiply+0x14c>)
 8005b86:	4845      	ldr	r0, [pc, #276]	; (8005c9c <__multiply+0x150>)
 8005b88:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005b8c:	f000 fb0c 	bl	80061a8 <__assert_func>
 8005b90:	f100 0514 	add.w	r5, r0, #20
 8005b94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005b98:	462b      	mov	r3, r5
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	4543      	cmp	r3, r8
 8005b9e:	d321      	bcc.n	8005be4 <__multiply+0x98>
 8005ba0:	f104 0314 	add.w	r3, r4, #20
 8005ba4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005ba8:	f109 0314 	add.w	r3, r9, #20
 8005bac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005bb0:	9202      	str	r2, [sp, #8]
 8005bb2:	1b3a      	subs	r2, r7, r4
 8005bb4:	3a15      	subs	r2, #21
 8005bb6:	f022 0203 	bic.w	r2, r2, #3
 8005bba:	3204      	adds	r2, #4
 8005bbc:	f104 0115 	add.w	r1, r4, #21
 8005bc0:	428f      	cmp	r7, r1
 8005bc2:	bf38      	it	cc
 8005bc4:	2204      	movcc	r2, #4
 8005bc6:	9201      	str	r2, [sp, #4]
 8005bc8:	9a02      	ldr	r2, [sp, #8]
 8005bca:	9303      	str	r3, [sp, #12]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d80c      	bhi.n	8005bea <__multiply+0x9e>
 8005bd0:	2e00      	cmp	r6, #0
 8005bd2:	dd03      	ble.n	8005bdc <__multiply+0x90>
 8005bd4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d05b      	beq.n	8005c94 <__multiply+0x148>
 8005bdc:	6106      	str	r6, [r0, #16]
 8005bde:	b005      	add	sp, #20
 8005be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be4:	f843 2b04 	str.w	r2, [r3], #4
 8005be8:	e7d8      	b.n	8005b9c <__multiply+0x50>
 8005bea:	f8b3 a000 	ldrh.w	sl, [r3]
 8005bee:	f1ba 0f00 	cmp.w	sl, #0
 8005bf2:	d024      	beq.n	8005c3e <__multiply+0xf2>
 8005bf4:	f104 0e14 	add.w	lr, r4, #20
 8005bf8:	46a9      	mov	r9, r5
 8005bfa:	f04f 0c00 	mov.w	ip, #0
 8005bfe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c02:	f8d9 1000 	ldr.w	r1, [r9]
 8005c06:	fa1f fb82 	uxth.w	fp, r2
 8005c0a:	b289      	uxth	r1, r1
 8005c0c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005c14:	f8d9 2000 	ldr.w	r2, [r9]
 8005c18:	4461      	add	r1, ip
 8005c1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c1e:	fb0a c20b 	mla	r2, sl, fp, ip
 8005c22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c26:	b289      	uxth	r1, r1
 8005c28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c2c:	4577      	cmp	r7, lr
 8005c2e:	f849 1b04 	str.w	r1, [r9], #4
 8005c32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c36:	d8e2      	bhi.n	8005bfe <__multiply+0xb2>
 8005c38:	9a01      	ldr	r2, [sp, #4]
 8005c3a:	f845 c002 	str.w	ip, [r5, r2]
 8005c3e:	9a03      	ldr	r2, [sp, #12]
 8005c40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005c44:	3304      	adds	r3, #4
 8005c46:	f1b9 0f00 	cmp.w	r9, #0
 8005c4a:	d021      	beq.n	8005c90 <__multiply+0x144>
 8005c4c:	6829      	ldr	r1, [r5, #0]
 8005c4e:	f104 0c14 	add.w	ip, r4, #20
 8005c52:	46ae      	mov	lr, r5
 8005c54:	f04f 0a00 	mov.w	sl, #0
 8005c58:	f8bc b000 	ldrh.w	fp, [ip]
 8005c5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005c60:	fb09 220b 	mla	r2, r9, fp, r2
 8005c64:	4452      	add	r2, sl
 8005c66:	b289      	uxth	r1, r1
 8005c68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c6c:	f84e 1b04 	str.w	r1, [lr], #4
 8005c70:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005c74:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005c78:	f8be 1000 	ldrh.w	r1, [lr]
 8005c7c:	fb09 110a 	mla	r1, r9, sl, r1
 8005c80:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005c84:	4567      	cmp	r7, ip
 8005c86:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005c8a:	d8e5      	bhi.n	8005c58 <__multiply+0x10c>
 8005c8c:	9a01      	ldr	r2, [sp, #4]
 8005c8e:	50a9      	str	r1, [r5, r2]
 8005c90:	3504      	adds	r5, #4
 8005c92:	e799      	b.n	8005bc8 <__multiply+0x7c>
 8005c94:	3e01      	subs	r6, #1
 8005c96:	e79b      	b.n	8005bd0 <__multiply+0x84>
 8005c98:	0800692c 	.word	0x0800692c
 8005c9c:	0800693d 	.word	0x0800693d

08005ca0 <__pow5mult>:
 8005ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca4:	4615      	mov	r5, r2
 8005ca6:	f012 0203 	ands.w	r2, r2, #3
 8005caa:	4606      	mov	r6, r0
 8005cac:	460f      	mov	r7, r1
 8005cae:	d007      	beq.n	8005cc0 <__pow5mult+0x20>
 8005cb0:	4c25      	ldr	r4, [pc, #148]	; (8005d48 <__pow5mult+0xa8>)
 8005cb2:	3a01      	subs	r2, #1
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cba:	f7ff fe9d 	bl	80059f8 <__multadd>
 8005cbe:	4607      	mov	r7, r0
 8005cc0:	10ad      	asrs	r5, r5, #2
 8005cc2:	d03d      	beq.n	8005d40 <__pow5mult+0xa0>
 8005cc4:	69f4      	ldr	r4, [r6, #28]
 8005cc6:	b97c      	cbnz	r4, 8005ce8 <__pow5mult+0x48>
 8005cc8:	2010      	movs	r0, #16
 8005cca:	f7ff fd7f 	bl	80057cc <malloc>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	61f0      	str	r0, [r6, #28]
 8005cd2:	b928      	cbnz	r0, 8005ce0 <__pow5mult+0x40>
 8005cd4:	4b1d      	ldr	r3, [pc, #116]	; (8005d4c <__pow5mult+0xac>)
 8005cd6:	481e      	ldr	r0, [pc, #120]	; (8005d50 <__pow5mult+0xb0>)
 8005cd8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005cdc:	f000 fa64 	bl	80061a8 <__assert_func>
 8005ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ce4:	6004      	str	r4, [r0, #0]
 8005ce6:	60c4      	str	r4, [r0, #12]
 8005ce8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005cec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005cf0:	b94c      	cbnz	r4, 8005d06 <__pow5mult+0x66>
 8005cf2:	f240 2171 	movw	r1, #625	; 0x271
 8005cf6:	4630      	mov	r0, r6
 8005cf8:	f7ff ff12 	bl	8005b20 <__i2b>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d02:	4604      	mov	r4, r0
 8005d04:	6003      	str	r3, [r0, #0]
 8005d06:	f04f 0900 	mov.w	r9, #0
 8005d0a:	07eb      	lsls	r3, r5, #31
 8005d0c:	d50a      	bpl.n	8005d24 <__pow5mult+0x84>
 8005d0e:	4639      	mov	r1, r7
 8005d10:	4622      	mov	r2, r4
 8005d12:	4630      	mov	r0, r6
 8005d14:	f7ff ff1a 	bl	8005b4c <__multiply>
 8005d18:	4639      	mov	r1, r7
 8005d1a:	4680      	mov	r8, r0
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	f7ff fe49 	bl	80059b4 <_Bfree>
 8005d22:	4647      	mov	r7, r8
 8005d24:	106d      	asrs	r5, r5, #1
 8005d26:	d00b      	beq.n	8005d40 <__pow5mult+0xa0>
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	b938      	cbnz	r0, 8005d3c <__pow5mult+0x9c>
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	4621      	mov	r1, r4
 8005d30:	4630      	mov	r0, r6
 8005d32:	f7ff ff0b 	bl	8005b4c <__multiply>
 8005d36:	6020      	str	r0, [r4, #0]
 8005d38:	f8c0 9000 	str.w	r9, [r0]
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	e7e4      	b.n	8005d0a <__pow5mult+0x6a>
 8005d40:	4638      	mov	r0, r7
 8005d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d46:	bf00      	nop
 8005d48:	08006a88 	.word	0x08006a88
 8005d4c:	080068bd 	.word	0x080068bd
 8005d50:	0800693d 	.word	0x0800693d

08005d54 <__lshift>:
 8005d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d58:	460c      	mov	r4, r1
 8005d5a:	6849      	ldr	r1, [r1, #4]
 8005d5c:	6923      	ldr	r3, [r4, #16]
 8005d5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d62:	68a3      	ldr	r3, [r4, #8]
 8005d64:	4607      	mov	r7, r0
 8005d66:	4691      	mov	r9, r2
 8005d68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d6c:	f108 0601 	add.w	r6, r8, #1
 8005d70:	42b3      	cmp	r3, r6
 8005d72:	db0b      	blt.n	8005d8c <__lshift+0x38>
 8005d74:	4638      	mov	r0, r7
 8005d76:	f7ff fddd 	bl	8005934 <_Balloc>
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	b948      	cbnz	r0, 8005d92 <__lshift+0x3e>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	4b28      	ldr	r3, [pc, #160]	; (8005e24 <__lshift+0xd0>)
 8005d82:	4829      	ldr	r0, [pc, #164]	; (8005e28 <__lshift+0xd4>)
 8005d84:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005d88:	f000 fa0e 	bl	80061a8 <__assert_func>
 8005d8c:	3101      	adds	r1, #1
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	e7ee      	b.n	8005d70 <__lshift+0x1c>
 8005d92:	2300      	movs	r3, #0
 8005d94:	f100 0114 	add.w	r1, r0, #20
 8005d98:	f100 0210 	add.w	r2, r0, #16
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	4553      	cmp	r3, sl
 8005da0:	db33      	blt.n	8005e0a <__lshift+0xb6>
 8005da2:	6920      	ldr	r0, [r4, #16]
 8005da4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005da8:	f104 0314 	add.w	r3, r4, #20
 8005dac:	f019 091f 	ands.w	r9, r9, #31
 8005db0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005db4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005db8:	d02b      	beq.n	8005e12 <__lshift+0xbe>
 8005dba:	f1c9 0e20 	rsb	lr, r9, #32
 8005dbe:	468a      	mov	sl, r1
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	6818      	ldr	r0, [r3, #0]
 8005dc4:	fa00 f009 	lsl.w	r0, r0, r9
 8005dc8:	4310      	orrs	r0, r2
 8005dca:	f84a 0b04 	str.w	r0, [sl], #4
 8005dce:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dd2:	459c      	cmp	ip, r3
 8005dd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005dd8:	d8f3      	bhi.n	8005dc2 <__lshift+0x6e>
 8005dda:	ebac 0304 	sub.w	r3, ip, r4
 8005dde:	3b15      	subs	r3, #21
 8005de0:	f023 0303 	bic.w	r3, r3, #3
 8005de4:	3304      	adds	r3, #4
 8005de6:	f104 0015 	add.w	r0, r4, #21
 8005dea:	4584      	cmp	ip, r0
 8005dec:	bf38      	it	cc
 8005dee:	2304      	movcc	r3, #4
 8005df0:	50ca      	str	r2, [r1, r3]
 8005df2:	b10a      	cbz	r2, 8005df8 <__lshift+0xa4>
 8005df4:	f108 0602 	add.w	r6, r8, #2
 8005df8:	3e01      	subs	r6, #1
 8005dfa:	4638      	mov	r0, r7
 8005dfc:	612e      	str	r6, [r5, #16]
 8005dfe:	4621      	mov	r1, r4
 8005e00:	f7ff fdd8 	bl	80059b4 <_Bfree>
 8005e04:	4628      	mov	r0, r5
 8005e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e0e:	3301      	adds	r3, #1
 8005e10:	e7c5      	b.n	8005d9e <__lshift+0x4a>
 8005e12:	3904      	subs	r1, #4
 8005e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e18:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e1c:	459c      	cmp	ip, r3
 8005e1e:	d8f9      	bhi.n	8005e14 <__lshift+0xc0>
 8005e20:	e7ea      	b.n	8005df8 <__lshift+0xa4>
 8005e22:	bf00      	nop
 8005e24:	0800692c 	.word	0x0800692c
 8005e28:	0800693d 	.word	0x0800693d

08005e2c <__mcmp>:
 8005e2c:	b530      	push	{r4, r5, lr}
 8005e2e:	6902      	ldr	r2, [r0, #16]
 8005e30:	690c      	ldr	r4, [r1, #16]
 8005e32:	1b12      	subs	r2, r2, r4
 8005e34:	d10e      	bne.n	8005e54 <__mcmp+0x28>
 8005e36:	f100 0314 	add.w	r3, r0, #20
 8005e3a:	3114      	adds	r1, #20
 8005e3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005e40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005e44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005e48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005e4c:	42a5      	cmp	r5, r4
 8005e4e:	d003      	beq.n	8005e58 <__mcmp+0x2c>
 8005e50:	d305      	bcc.n	8005e5e <__mcmp+0x32>
 8005e52:	2201      	movs	r2, #1
 8005e54:	4610      	mov	r0, r2
 8005e56:	bd30      	pop	{r4, r5, pc}
 8005e58:	4283      	cmp	r3, r0
 8005e5a:	d3f3      	bcc.n	8005e44 <__mcmp+0x18>
 8005e5c:	e7fa      	b.n	8005e54 <__mcmp+0x28>
 8005e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e62:	e7f7      	b.n	8005e54 <__mcmp+0x28>

08005e64 <__mdiff>:
 8005e64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e68:	460c      	mov	r4, r1
 8005e6a:	4606      	mov	r6, r0
 8005e6c:	4611      	mov	r1, r2
 8005e6e:	4620      	mov	r0, r4
 8005e70:	4690      	mov	r8, r2
 8005e72:	f7ff ffdb 	bl	8005e2c <__mcmp>
 8005e76:	1e05      	subs	r5, r0, #0
 8005e78:	d110      	bne.n	8005e9c <__mdiff+0x38>
 8005e7a:	4629      	mov	r1, r5
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	f7ff fd59 	bl	8005934 <_Balloc>
 8005e82:	b930      	cbnz	r0, 8005e92 <__mdiff+0x2e>
 8005e84:	4b3a      	ldr	r3, [pc, #232]	; (8005f70 <__mdiff+0x10c>)
 8005e86:	4602      	mov	r2, r0
 8005e88:	f240 2137 	movw	r1, #567	; 0x237
 8005e8c:	4839      	ldr	r0, [pc, #228]	; (8005f74 <__mdiff+0x110>)
 8005e8e:	f000 f98b 	bl	80061a8 <__assert_func>
 8005e92:	2301      	movs	r3, #1
 8005e94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005e98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9c:	bfa4      	itt	ge
 8005e9e:	4643      	movge	r3, r8
 8005ea0:	46a0      	movge	r8, r4
 8005ea2:	4630      	mov	r0, r6
 8005ea4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005ea8:	bfa6      	itte	ge
 8005eaa:	461c      	movge	r4, r3
 8005eac:	2500      	movge	r5, #0
 8005eae:	2501      	movlt	r5, #1
 8005eb0:	f7ff fd40 	bl	8005934 <_Balloc>
 8005eb4:	b920      	cbnz	r0, 8005ec0 <__mdiff+0x5c>
 8005eb6:	4b2e      	ldr	r3, [pc, #184]	; (8005f70 <__mdiff+0x10c>)
 8005eb8:	4602      	mov	r2, r0
 8005eba:	f240 2145 	movw	r1, #581	; 0x245
 8005ebe:	e7e5      	b.n	8005e8c <__mdiff+0x28>
 8005ec0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005ec4:	6926      	ldr	r6, [r4, #16]
 8005ec6:	60c5      	str	r5, [r0, #12]
 8005ec8:	f104 0914 	add.w	r9, r4, #20
 8005ecc:	f108 0514 	add.w	r5, r8, #20
 8005ed0:	f100 0e14 	add.w	lr, r0, #20
 8005ed4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005ed8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005edc:	f108 0210 	add.w	r2, r8, #16
 8005ee0:	46f2      	mov	sl, lr
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ee8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005eec:	fa11 f88b 	uxtah	r8, r1, fp
 8005ef0:	b299      	uxth	r1, r3
 8005ef2:	0c1b      	lsrs	r3, r3, #16
 8005ef4:	eba8 0801 	sub.w	r8, r8, r1
 8005ef8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005efc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005f00:	fa1f f888 	uxth.w	r8, r8
 8005f04:	1419      	asrs	r1, r3, #16
 8005f06:	454e      	cmp	r6, r9
 8005f08:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005f0c:	f84a 3b04 	str.w	r3, [sl], #4
 8005f10:	d8e8      	bhi.n	8005ee4 <__mdiff+0x80>
 8005f12:	1b33      	subs	r3, r6, r4
 8005f14:	3b15      	subs	r3, #21
 8005f16:	f023 0303 	bic.w	r3, r3, #3
 8005f1a:	3304      	adds	r3, #4
 8005f1c:	3415      	adds	r4, #21
 8005f1e:	42a6      	cmp	r6, r4
 8005f20:	bf38      	it	cc
 8005f22:	2304      	movcc	r3, #4
 8005f24:	441d      	add	r5, r3
 8005f26:	4473      	add	r3, lr
 8005f28:	469e      	mov	lr, r3
 8005f2a:	462e      	mov	r6, r5
 8005f2c:	4566      	cmp	r6, ip
 8005f2e:	d30e      	bcc.n	8005f4e <__mdiff+0xea>
 8005f30:	f10c 0203 	add.w	r2, ip, #3
 8005f34:	1b52      	subs	r2, r2, r5
 8005f36:	f022 0203 	bic.w	r2, r2, #3
 8005f3a:	3d03      	subs	r5, #3
 8005f3c:	45ac      	cmp	ip, r5
 8005f3e:	bf38      	it	cc
 8005f40:	2200      	movcc	r2, #0
 8005f42:	4413      	add	r3, r2
 8005f44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005f48:	b17a      	cbz	r2, 8005f6a <__mdiff+0x106>
 8005f4a:	6107      	str	r7, [r0, #16]
 8005f4c:	e7a4      	b.n	8005e98 <__mdiff+0x34>
 8005f4e:	f856 8b04 	ldr.w	r8, [r6], #4
 8005f52:	fa11 f288 	uxtah	r2, r1, r8
 8005f56:	1414      	asrs	r4, r2, #16
 8005f58:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005f62:	f84e 2b04 	str.w	r2, [lr], #4
 8005f66:	1421      	asrs	r1, r4, #16
 8005f68:	e7e0      	b.n	8005f2c <__mdiff+0xc8>
 8005f6a:	3f01      	subs	r7, #1
 8005f6c:	e7ea      	b.n	8005f44 <__mdiff+0xe0>
 8005f6e:	bf00      	nop
 8005f70:	0800692c 	.word	0x0800692c
 8005f74:	0800693d 	.word	0x0800693d

08005f78 <__d2b>:
 8005f78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f7c:	460f      	mov	r7, r1
 8005f7e:	2101      	movs	r1, #1
 8005f80:	ec59 8b10 	vmov	r8, r9, d0
 8005f84:	4616      	mov	r6, r2
 8005f86:	f7ff fcd5 	bl	8005934 <_Balloc>
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	b930      	cbnz	r0, 8005f9c <__d2b+0x24>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	4b24      	ldr	r3, [pc, #144]	; (8006024 <__d2b+0xac>)
 8005f92:	4825      	ldr	r0, [pc, #148]	; (8006028 <__d2b+0xb0>)
 8005f94:	f240 310f 	movw	r1, #783	; 0x30f
 8005f98:	f000 f906 	bl	80061a8 <__assert_func>
 8005f9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005fa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fa4:	bb2d      	cbnz	r5, 8005ff2 <__d2b+0x7a>
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	f1b8 0300 	subs.w	r3, r8, #0
 8005fac:	d026      	beq.n	8005ffc <__d2b+0x84>
 8005fae:	4668      	mov	r0, sp
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	f7ff fd87 	bl	8005ac4 <__lo0bits>
 8005fb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005fba:	b1e8      	cbz	r0, 8005ff8 <__d2b+0x80>
 8005fbc:	f1c0 0320 	rsb	r3, r0, #32
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	430b      	orrs	r3, r1
 8005fc6:	40c2      	lsrs	r2, r0
 8005fc8:	6163      	str	r3, [r4, #20]
 8005fca:	9201      	str	r2, [sp, #4]
 8005fcc:	9b01      	ldr	r3, [sp, #4]
 8005fce:	61a3      	str	r3, [r4, #24]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	bf14      	ite	ne
 8005fd4:	2202      	movne	r2, #2
 8005fd6:	2201      	moveq	r2, #1
 8005fd8:	6122      	str	r2, [r4, #16]
 8005fda:	b1bd      	cbz	r5, 800600c <__d2b+0x94>
 8005fdc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005fe0:	4405      	add	r5, r0
 8005fe2:	603d      	str	r5, [r7, #0]
 8005fe4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005fe8:	6030      	str	r0, [r6, #0]
 8005fea:	4620      	mov	r0, r4
 8005fec:	b003      	add	sp, #12
 8005fee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ff6:	e7d6      	b.n	8005fa6 <__d2b+0x2e>
 8005ff8:	6161      	str	r1, [r4, #20]
 8005ffa:	e7e7      	b.n	8005fcc <__d2b+0x54>
 8005ffc:	a801      	add	r0, sp, #4
 8005ffe:	f7ff fd61 	bl	8005ac4 <__lo0bits>
 8006002:	9b01      	ldr	r3, [sp, #4]
 8006004:	6163      	str	r3, [r4, #20]
 8006006:	3020      	adds	r0, #32
 8006008:	2201      	movs	r2, #1
 800600a:	e7e5      	b.n	8005fd8 <__d2b+0x60>
 800600c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006010:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006014:	6038      	str	r0, [r7, #0]
 8006016:	6918      	ldr	r0, [r3, #16]
 8006018:	f7ff fd34 	bl	8005a84 <__hi0bits>
 800601c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006020:	e7e2      	b.n	8005fe8 <__d2b+0x70>
 8006022:	bf00      	nop
 8006024:	0800692c 	.word	0x0800692c
 8006028:	0800693d 	.word	0x0800693d

0800602c <__sflush_r>:
 800602c:	898a      	ldrh	r2, [r1, #12]
 800602e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006032:	4605      	mov	r5, r0
 8006034:	0710      	lsls	r0, r2, #28
 8006036:	460c      	mov	r4, r1
 8006038:	d458      	bmi.n	80060ec <__sflush_r+0xc0>
 800603a:	684b      	ldr	r3, [r1, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	dc05      	bgt.n	800604c <__sflush_r+0x20>
 8006040:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006042:	2b00      	cmp	r3, #0
 8006044:	dc02      	bgt.n	800604c <__sflush_r+0x20>
 8006046:	2000      	movs	r0, #0
 8006048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800604c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800604e:	2e00      	cmp	r6, #0
 8006050:	d0f9      	beq.n	8006046 <__sflush_r+0x1a>
 8006052:	2300      	movs	r3, #0
 8006054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006058:	682f      	ldr	r7, [r5, #0]
 800605a:	6a21      	ldr	r1, [r4, #32]
 800605c:	602b      	str	r3, [r5, #0]
 800605e:	d032      	beq.n	80060c6 <__sflush_r+0x9a>
 8006060:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006062:	89a3      	ldrh	r3, [r4, #12]
 8006064:	075a      	lsls	r2, r3, #29
 8006066:	d505      	bpl.n	8006074 <__sflush_r+0x48>
 8006068:	6863      	ldr	r3, [r4, #4]
 800606a:	1ac0      	subs	r0, r0, r3
 800606c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800606e:	b10b      	cbz	r3, 8006074 <__sflush_r+0x48>
 8006070:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006072:	1ac0      	subs	r0, r0, r3
 8006074:	2300      	movs	r3, #0
 8006076:	4602      	mov	r2, r0
 8006078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800607a:	6a21      	ldr	r1, [r4, #32]
 800607c:	4628      	mov	r0, r5
 800607e:	47b0      	blx	r6
 8006080:	1c43      	adds	r3, r0, #1
 8006082:	89a3      	ldrh	r3, [r4, #12]
 8006084:	d106      	bne.n	8006094 <__sflush_r+0x68>
 8006086:	6829      	ldr	r1, [r5, #0]
 8006088:	291d      	cmp	r1, #29
 800608a:	d82b      	bhi.n	80060e4 <__sflush_r+0xb8>
 800608c:	4a29      	ldr	r2, [pc, #164]	; (8006134 <__sflush_r+0x108>)
 800608e:	410a      	asrs	r2, r1
 8006090:	07d6      	lsls	r6, r2, #31
 8006092:	d427      	bmi.n	80060e4 <__sflush_r+0xb8>
 8006094:	2200      	movs	r2, #0
 8006096:	6062      	str	r2, [r4, #4]
 8006098:	04d9      	lsls	r1, r3, #19
 800609a:	6922      	ldr	r2, [r4, #16]
 800609c:	6022      	str	r2, [r4, #0]
 800609e:	d504      	bpl.n	80060aa <__sflush_r+0x7e>
 80060a0:	1c42      	adds	r2, r0, #1
 80060a2:	d101      	bne.n	80060a8 <__sflush_r+0x7c>
 80060a4:	682b      	ldr	r3, [r5, #0]
 80060a6:	b903      	cbnz	r3, 80060aa <__sflush_r+0x7e>
 80060a8:	6560      	str	r0, [r4, #84]	; 0x54
 80060aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ac:	602f      	str	r7, [r5, #0]
 80060ae:	2900      	cmp	r1, #0
 80060b0:	d0c9      	beq.n	8006046 <__sflush_r+0x1a>
 80060b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060b6:	4299      	cmp	r1, r3
 80060b8:	d002      	beq.n	80060c0 <__sflush_r+0x94>
 80060ba:	4628      	mov	r0, r5
 80060bc:	f7ff fb3a 	bl	8005734 <_free_r>
 80060c0:	2000      	movs	r0, #0
 80060c2:	6360      	str	r0, [r4, #52]	; 0x34
 80060c4:	e7c0      	b.n	8006048 <__sflush_r+0x1c>
 80060c6:	2301      	movs	r3, #1
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b0      	blx	r6
 80060cc:	1c41      	adds	r1, r0, #1
 80060ce:	d1c8      	bne.n	8006062 <__sflush_r+0x36>
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d0c5      	beq.n	8006062 <__sflush_r+0x36>
 80060d6:	2b1d      	cmp	r3, #29
 80060d8:	d001      	beq.n	80060de <__sflush_r+0xb2>
 80060da:	2b16      	cmp	r3, #22
 80060dc:	d101      	bne.n	80060e2 <__sflush_r+0xb6>
 80060de:	602f      	str	r7, [r5, #0]
 80060e0:	e7b1      	b.n	8006046 <__sflush_r+0x1a>
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060e8:	81a3      	strh	r3, [r4, #12]
 80060ea:	e7ad      	b.n	8006048 <__sflush_r+0x1c>
 80060ec:	690f      	ldr	r7, [r1, #16]
 80060ee:	2f00      	cmp	r7, #0
 80060f0:	d0a9      	beq.n	8006046 <__sflush_r+0x1a>
 80060f2:	0793      	lsls	r3, r2, #30
 80060f4:	680e      	ldr	r6, [r1, #0]
 80060f6:	bf08      	it	eq
 80060f8:	694b      	ldreq	r3, [r1, #20]
 80060fa:	600f      	str	r7, [r1, #0]
 80060fc:	bf18      	it	ne
 80060fe:	2300      	movne	r3, #0
 8006100:	eba6 0807 	sub.w	r8, r6, r7
 8006104:	608b      	str	r3, [r1, #8]
 8006106:	f1b8 0f00 	cmp.w	r8, #0
 800610a:	dd9c      	ble.n	8006046 <__sflush_r+0x1a>
 800610c:	6a21      	ldr	r1, [r4, #32]
 800610e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006110:	4643      	mov	r3, r8
 8006112:	463a      	mov	r2, r7
 8006114:	4628      	mov	r0, r5
 8006116:	47b0      	blx	r6
 8006118:	2800      	cmp	r0, #0
 800611a:	dc06      	bgt.n	800612a <__sflush_r+0xfe>
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006122:	81a3      	strh	r3, [r4, #12]
 8006124:	f04f 30ff 	mov.w	r0, #4294967295
 8006128:	e78e      	b.n	8006048 <__sflush_r+0x1c>
 800612a:	4407      	add	r7, r0
 800612c:	eba8 0800 	sub.w	r8, r8, r0
 8006130:	e7e9      	b.n	8006106 <__sflush_r+0xda>
 8006132:	bf00      	nop
 8006134:	dfbffffe 	.word	0xdfbffffe

08006138 <_fflush_r>:
 8006138:	b538      	push	{r3, r4, r5, lr}
 800613a:	690b      	ldr	r3, [r1, #16]
 800613c:	4605      	mov	r5, r0
 800613e:	460c      	mov	r4, r1
 8006140:	b913      	cbnz	r3, 8006148 <_fflush_r+0x10>
 8006142:	2500      	movs	r5, #0
 8006144:	4628      	mov	r0, r5
 8006146:	bd38      	pop	{r3, r4, r5, pc}
 8006148:	b118      	cbz	r0, 8006152 <_fflush_r+0x1a>
 800614a:	6a03      	ldr	r3, [r0, #32]
 800614c:	b90b      	cbnz	r3, 8006152 <_fflush_r+0x1a>
 800614e:	f7fe fb6f 	bl	8004830 <__sinit>
 8006152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0f3      	beq.n	8006142 <_fflush_r+0xa>
 800615a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800615c:	07d0      	lsls	r0, r2, #31
 800615e:	d404      	bmi.n	800616a <_fflush_r+0x32>
 8006160:	0599      	lsls	r1, r3, #22
 8006162:	d402      	bmi.n	800616a <_fflush_r+0x32>
 8006164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006166:	f7fe fc5a 	bl	8004a1e <__retarget_lock_acquire_recursive>
 800616a:	4628      	mov	r0, r5
 800616c:	4621      	mov	r1, r4
 800616e:	f7ff ff5d 	bl	800602c <__sflush_r>
 8006172:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006174:	07da      	lsls	r2, r3, #31
 8006176:	4605      	mov	r5, r0
 8006178:	d4e4      	bmi.n	8006144 <_fflush_r+0xc>
 800617a:	89a3      	ldrh	r3, [r4, #12]
 800617c:	059b      	lsls	r3, r3, #22
 800617e:	d4e1      	bmi.n	8006144 <_fflush_r+0xc>
 8006180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006182:	f7fe fc4d 	bl	8004a20 <__retarget_lock_release_recursive>
 8006186:	e7dd      	b.n	8006144 <_fflush_r+0xc>

08006188 <_sbrk_r>:
 8006188:	b538      	push	{r3, r4, r5, lr}
 800618a:	4d06      	ldr	r5, [pc, #24]	; (80061a4 <_sbrk_r+0x1c>)
 800618c:	2300      	movs	r3, #0
 800618e:	4604      	mov	r4, r0
 8006190:	4608      	mov	r0, r1
 8006192:	602b      	str	r3, [r5, #0]
 8006194:	f7fb faae 	bl	80016f4 <_sbrk>
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	d102      	bne.n	80061a2 <_sbrk_r+0x1a>
 800619c:	682b      	ldr	r3, [r5, #0]
 800619e:	b103      	cbz	r3, 80061a2 <_sbrk_r+0x1a>
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	bd38      	pop	{r3, r4, r5, pc}
 80061a4:	200007e0 	.word	0x200007e0

080061a8 <__assert_func>:
 80061a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80061aa:	4614      	mov	r4, r2
 80061ac:	461a      	mov	r2, r3
 80061ae:	4b09      	ldr	r3, [pc, #36]	; (80061d4 <__assert_func+0x2c>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4605      	mov	r5, r0
 80061b4:	68d8      	ldr	r0, [r3, #12]
 80061b6:	b14c      	cbz	r4, 80061cc <__assert_func+0x24>
 80061b8:	4b07      	ldr	r3, [pc, #28]	; (80061d8 <__assert_func+0x30>)
 80061ba:	9100      	str	r1, [sp, #0]
 80061bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061c0:	4906      	ldr	r1, [pc, #24]	; (80061dc <__assert_func+0x34>)
 80061c2:	462b      	mov	r3, r5
 80061c4:	f000 f844 	bl	8006250 <fiprintf>
 80061c8:	f000 f854 	bl	8006274 <abort>
 80061cc:	4b04      	ldr	r3, [pc, #16]	; (80061e0 <__assert_func+0x38>)
 80061ce:	461c      	mov	r4, r3
 80061d0:	e7f3      	b.n	80061ba <__assert_func+0x12>
 80061d2:	bf00      	nop
 80061d4:	20000064 	.word	0x20000064
 80061d8:	08006a9e 	.word	0x08006a9e
 80061dc:	08006aab 	.word	0x08006aab
 80061e0:	08006ad9 	.word	0x08006ad9

080061e4 <_calloc_r>:
 80061e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061e6:	fba1 2402 	umull	r2, r4, r1, r2
 80061ea:	b94c      	cbnz	r4, 8006200 <_calloc_r+0x1c>
 80061ec:	4611      	mov	r1, r2
 80061ee:	9201      	str	r2, [sp, #4]
 80061f0:	f7ff fb14 	bl	800581c <_malloc_r>
 80061f4:	9a01      	ldr	r2, [sp, #4]
 80061f6:	4605      	mov	r5, r0
 80061f8:	b930      	cbnz	r0, 8006208 <_calloc_r+0x24>
 80061fa:	4628      	mov	r0, r5
 80061fc:	b003      	add	sp, #12
 80061fe:	bd30      	pop	{r4, r5, pc}
 8006200:	220c      	movs	r2, #12
 8006202:	6002      	str	r2, [r0, #0]
 8006204:	2500      	movs	r5, #0
 8006206:	e7f8      	b.n	80061fa <_calloc_r+0x16>
 8006208:	4621      	mov	r1, r4
 800620a:	f7fe fb8a 	bl	8004922 <memset>
 800620e:	e7f4      	b.n	80061fa <_calloc_r+0x16>

08006210 <__ascii_mbtowc>:
 8006210:	b082      	sub	sp, #8
 8006212:	b901      	cbnz	r1, 8006216 <__ascii_mbtowc+0x6>
 8006214:	a901      	add	r1, sp, #4
 8006216:	b142      	cbz	r2, 800622a <__ascii_mbtowc+0x1a>
 8006218:	b14b      	cbz	r3, 800622e <__ascii_mbtowc+0x1e>
 800621a:	7813      	ldrb	r3, [r2, #0]
 800621c:	600b      	str	r3, [r1, #0]
 800621e:	7812      	ldrb	r2, [r2, #0]
 8006220:	1e10      	subs	r0, r2, #0
 8006222:	bf18      	it	ne
 8006224:	2001      	movne	r0, #1
 8006226:	b002      	add	sp, #8
 8006228:	4770      	bx	lr
 800622a:	4610      	mov	r0, r2
 800622c:	e7fb      	b.n	8006226 <__ascii_mbtowc+0x16>
 800622e:	f06f 0001 	mvn.w	r0, #1
 8006232:	e7f8      	b.n	8006226 <__ascii_mbtowc+0x16>

08006234 <__ascii_wctomb>:
 8006234:	b149      	cbz	r1, 800624a <__ascii_wctomb+0x16>
 8006236:	2aff      	cmp	r2, #255	; 0xff
 8006238:	bf85      	ittet	hi
 800623a:	238a      	movhi	r3, #138	; 0x8a
 800623c:	6003      	strhi	r3, [r0, #0]
 800623e:	700a      	strbls	r2, [r1, #0]
 8006240:	f04f 30ff 	movhi.w	r0, #4294967295
 8006244:	bf98      	it	ls
 8006246:	2001      	movls	r0, #1
 8006248:	4770      	bx	lr
 800624a:	4608      	mov	r0, r1
 800624c:	4770      	bx	lr
	...

08006250 <fiprintf>:
 8006250:	b40e      	push	{r1, r2, r3}
 8006252:	b503      	push	{r0, r1, lr}
 8006254:	4601      	mov	r1, r0
 8006256:	ab03      	add	r3, sp, #12
 8006258:	4805      	ldr	r0, [pc, #20]	; (8006270 <fiprintf+0x20>)
 800625a:	f853 2b04 	ldr.w	r2, [r3], #4
 800625e:	6800      	ldr	r0, [r0, #0]
 8006260:	9301      	str	r3, [sp, #4]
 8006262:	f000 f837 	bl	80062d4 <_vfiprintf_r>
 8006266:	b002      	add	sp, #8
 8006268:	f85d eb04 	ldr.w	lr, [sp], #4
 800626c:	b003      	add	sp, #12
 800626e:	4770      	bx	lr
 8006270:	20000064 	.word	0x20000064

08006274 <abort>:
 8006274:	b508      	push	{r3, lr}
 8006276:	2006      	movs	r0, #6
 8006278:	f000 fa04 	bl	8006684 <raise>
 800627c:	2001      	movs	r0, #1
 800627e:	f7fb f9c1 	bl	8001604 <_exit>

08006282 <__sfputc_r>:
 8006282:	6893      	ldr	r3, [r2, #8]
 8006284:	3b01      	subs	r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	b410      	push	{r4}
 800628a:	6093      	str	r3, [r2, #8]
 800628c:	da08      	bge.n	80062a0 <__sfputc_r+0x1e>
 800628e:	6994      	ldr	r4, [r2, #24]
 8006290:	42a3      	cmp	r3, r4
 8006292:	db01      	blt.n	8006298 <__sfputc_r+0x16>
 8006294:	290a      	cmp	r1, #10
 8006296:	d103      	bne.n	80062a0 <__sfputc_r+0x1e>
 8006298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800629c:	f000 b934 	b.w	8006508 <__swbuf_r>
 80062a0:	6813      	ldr	r3, [r2, #0]
 80062a2:	1c58      	adds	r0, r3, #1
 80062a4:	6010      	str	r0, [r2, #0]
 80062a6:	7019      	strb	r1, [r3, #0]
 80062a8:	4608      	mov	r0, r1
 80062aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <__sfputs_r>:
 80062b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062b2:	4606      	mov	r6, r0
 80062b4:	460f      	mov	r7, r1
 80062b6:	4614      	mov	r4, r2
 80062b8:	18d5      	adds	r5, r2, r3
 80062ba:	42ac      	cmp	r4, r5
 80062bc:	d101      	bne.n	80062c2 <__sfputs_r+0x12>
 80062be:	2000      	movs	r0, #0
 80062c0:	e007      	b.n	80062d2 <__sfputs_r+0x22>
 80062c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062c6:	463a      	mov	r2, r7
 80062c8:	4630      	mov	r0, r6
 80062ca:	f7ff ffda 	bl	8006282 <__sfputc_r>
 80062ce:	1c43      	adds	r3, r0, #1
 80062d0:	d1f3      	bne.n	80062ba <__sfputs_r+0xa>
 80062d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080062d4 <_vfiprintf_r>:
 80062d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d8:	460d      	mov	r5, r1
 80062da:	b09d      	sub	sp, #116	; 0x74
 80062dc:	4614      	mov	r4, r2
 80062de:	4698      	mov	r8, r3
 80062e0:	4606      	mov	r6, r0
 80062e2:	b118      	cbz	r0, 80062ec <_vfiprintf_r+0x18>
 80062e4:	6a03      	ldr	r3, [r0, #32]
 80062e6:	b90b      	cbnz	r3, 80062ec <_vfiprintf_r+0x18>
 80062e8:	f7fe faa2 	bl	8004830 <__sinit>
 80062ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ee:	07d9      	lsls	r1, r3, #31
 80062f0:	d405      	bmi.n	80062fe <_vfiprintf_r+0x2a>
 80062f2:	89ab      	ldrh	r3, [r5, #12]
 80062f4:	059a      	lsls	r2, r3, #22
 80062f6:	d402      	bmi.n	80062fe <_vfiprintf_r+0x2a>
 80062f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062fa:	f7fe fb90 	bl	8004a1e <__retarget_lock_acquire_recursive>
 80062fe:	89ab      	ldrh	r3, [r5, #12]
 8006300:	071b      	lsls	r3, r3, #28
 8006302:	d501      	bpl.n	8006308 <_vfiprintf_r+0x34>
 8006304:	692b      	ldr	r3, [r5, #16]
 8006306:	b99b      	cbnz	r3, 8006330 <_vfiprintf_r+0x5c>
 8006308:	4629      	mov	r1, r5
 800630a:	4630      	mov	r0, r6
 800630c:	f000 f93a 	bl	8006584 <__swsetup_r>
 8006310:	b170      	cbz	r0, 8006330 <_vfiprintf_r+0x5c>
 8006312:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006314:	07dc      	lsls	r4, r3, #31
 8006316:	d504      	bpl.n	8006322 <_vfiprintf_r+0x4e>
 8006318:	f04f 30ff 	mov.w	r0, #4294967295
 800631c:	b01d      	add	sp, #116	; 0x74
 800631e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006322:	89ab      	ldrh	r3, [r5, #12]
 8006324:	0598      	lsls	r0, r3, #22
 8006326:	d4f7      	bmi.n	8006318 <_vfiprintf_r+0x44>
 8006328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800632a:	f7fe fb79 	bl	8004a20 <__retarget_lock_release_recursive>
 800632e:	e7f3      	b.n	8006318 <_vfiprintf_r+0x44>
 8006330:	2300      	movs	r3, #0
 8006332:	9309      	str	r3, [sp, #36]	; 0x24
 8006334:	2320      	movs	r3, #32
 8006336:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800633a:	f8cd 800c 	str.w	r8, [sp, #12]
 800633e:	2330      	movs	r3, #48	; 0x30
 8006340:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80064f4 <_vfiprintf_r+0x220>
 8006344:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006348:	f04f 0901 	mov.w	r9, #1
 800634c:	4623      	mov	r3, r4
 800634e:	469a      	mov	sl, r3
 8006350:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006354:	b10a      	cbz	r2, 800635a <_vfiprintf_r+0x86>
 8006356:	2a25      	cmp	r2, #37	; 0x25
 8006358:	d1f9      	bne.n	800634e <_vfiprintf_r+0x7a>
 800635a:	ebba 0b04 	subs.w	fp, sl, r4
 800635e:	d00b      	beq.n	8006378 <_vfiprintf_r+0xa4>
 8006360:	465b      	mov	r3, fp
 8006362:	4622      	mov	r2, r4
 8006364:	4629      	mov	r1, r5
 8006366:	4630      	mov	r0, r6
 8006368:	f7ff ffa2 	bl	80062b0 <__sfputs_r>
 800636c:	3001      	adds	r0, #1
 800636e:	f000 80a9 	beq.w	80064c4 <_vfiprintf_r+0x1f0>
 8006372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006374:	445a      	add	r2, fp
 8006376:	9209      	str	r2, [sp, #36]	; 0x24
 8006378:	f89a 3000 	ldrb.w	r3, [sl]
 800637c:	2b00      	cmp	r3, #0
 800637e:	f000 80a1 	beq.w	80064c4 <_vfiprintf_r+0x1f0>
 8006382:	2300      	movs	r3, #0
 8006384:	f04f 32ff 	mov.w	r2, #4294967295
 8006388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800638c:	f10a 0a01 	add.w	sl, sl, #1
 8006390:	9304      	str	r3, [sp, #16]
 8006392:	9307      	str	r3, [sp, #28]
 8006394:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006398:	931a      	str	r3, [sp, #104]	; 0x68
 800639a:	4654      	mov	r4, sl
 800639c:	2205      	movs	r2, #5
 800639e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063a2:	4854      	ldr	r0, [pc, #336]	; (80064f4 <_vfiprintf_r+0x220>)
 80063a4:	f7f9 ff1c 	bl	80001e0 <memchr>
 80063a8:	9a04      	ldr	r2, [sp, #16]
 80063aa:	b9d8      	cbnz	r0, 80063e4 <_vfiprintf_r+0x110>
 80063ac:	06d1      	lsls	r1, r2, #27
 80063ae:	bf44      	itt	mi
 80063b0:	2320      	movmi	r3, #32
 80063b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063b6:	0713      	lsls	r3, r2, #28
 80063b8:	bf44      	itt	mi
 80063ba:	232b      	movmi	r3, #43	; 0x2b
 80063bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063c0:	f89a 3000 	ldrb.w	r3, [sl]
 80063c4:	2b2a      	cmp	r3, #42	; 0x2a
 80063c6:	d015      	beq.n	80063f4 <_vfiprintf_r+0x120>
 80063c8:	9a07      	ldr	r2, [sp, #28]
 80063ca:	4654      	mov	r4, sl
 80063cc:	2000      	movs	r0, #0
 80063ce:	f04f 0c0a 	mov.w	ip, #10
 80063d2:	4621      	mov	r1, r4
 80063d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063d8:	3b30      	subs	r3, #48	; 0x30
 80063da:	2b09      	cmp	r3, #9
 80063dc:	d94d      	bls.n	800647a <_vfiprintf_r+0x1a6>
 80063de:	b1b0      	cbz	r0, 800640e <_vfiprintf_r+0x13a>
 80063e0:	9207      	str	r2, [sp, #28]
 80063e2:	e014      	b.n	800640e <_vfiprintf_r+0x13a>
 80063e4:	eba0 0308 	sub.w	r3, r0, r8
 80063e8:	fa09 f303 	lsl.w	r3, r9, r3
 80063ec:	4313      	orrs	r3, r2
 80063ee:	9304      	str	r3, [sp, #16]
 80063f0:	46a2      	mov	sl, r4
 80063f2:	e7d2      	b.n	800639a <_vfiprintf_r+0xc6>
 80063f4:	9b03      	ldr	r3, [sp, #12]
 80063f6:	1d19      	adds	r1, r3, #4
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	9103      	str	r1, [sp, #12]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	bfbb      	ittet	lt
 8006400:	425b      	neglt	r3, r3
 8006402:	f042 0202 	orrlt.w	r2, r2, #2
 8006406:	9307      	strge	r3, [sp, #28]
 8006408:	9307      	strlt	r3, [sp, #28]
 800640a:	bfb8      	it	lt
 800640c:	9204      	strlt	r2, [sp, #16]
 800640e:	7823      	ldrb	r3, [r4, #0]
 8006410:	2b2e      	cmp	r3, #46	; 0x2e
 8006412:	d10c      	bne.n	800642e <_vfiprintf_r+0x15a>
 8006414:	7863      	ldrb	r3, [r4, #1]
 8006416:	2b2a      	cmp	r3, #42	; 0x2a
 8006418:	d134      	bne.n	8006484 <_vfiprintf_r+0x1b0>
 800641a:	9b03      	ldr	r3, [sp, #12]
 800641c:	1d1a      	adds	r2, r3, #4
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	9203      	str	r2, [sp, #12]
 8006422:	2b00      	cmp	r3, #0
 8006424:	bfb8      	it	lt
 8006426:	f04f 33ff 	movlt.w	r3, #4294967295
 800642a:	3402      	adds	r4, #2
 800642c:	9305      	str	r3, [sp, #20]
 800642e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006504 <_vfiprintf_r+0x230>
 8006432:	7821      	ldrb	r1, [r4, #0]
 8006434:	2203      	movs	r2, #3
 8006436:	4650      	mov	r0, sl
 8006438:	f7f9 fed2 	bl	80001e0 <memchr>
 800643c:	b138      	cbz	r0, 800644e <_vfiprintf_r+0x17a>
 800643e:	9b04      	ldr	r3, [sp, #16]
 8006440:	eba0 000a 	sub.w	r0, r0, sl
 8006444:	2240      	movs	r2, #64	; 0x40
 8006446:	4082      	lsls	r2, r0
 8006448:	4313      	orrs	r3, r2
 800644a:	3401      	adds	r4, #1
 800644c:	9304      	str	r3, [sp, #16]
 800644e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006452:	4829      	ldr	r0, [pc, #164]	; (80064f8 <_vfiprintf_r+0x224>)
 8006454:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006458:	2206      	movs	r2, #6
 800645a:	f7f9 fec1 	bl	80001e0 <memchr>
 800645e:	2800      	cmp	r0, #0
 8006460:	d03f      	beq.n	80064e2 <_vfiprintf_r+0x20e>
 8006462:	4b26      	ldr	r3, [pc, #152]	; (80064fc <_vfiprintf_r+0x228>)
 8006464:	bb1b      	cbnz	r3, 80064ae <_vfiprintf_r+0x1da>
 8006466:	9b03      	ldr	r3, [sp, #12]
 8006468:	3307      	adds	r3, #7
 800646a:	f023 0307 	bic.w	r3, r3, #7
 800646e:	3308      	adds	r3, #8
 8006470:	9303      	str	r3, [sp, #12]
 8006472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006474:	443b      	add	r3, r7
 8006476:	9309      	str	r3, [sp, #36]	; 0x24
 8006478:	e768      	b.n	800634c <_vfiprintf_r+0x78>
 800647a:	fb0c 3202 	mla	r2, ip, r2, r3
 800647e:	460c      	mov	r4, r1
 8006480:	2001      	movs	r0, #1
 8006482:	e7a6      	b.n	80063d2 <_vfiprintf_r+0xfe>
 8006484:	2300      	movs	r3, #0
 8006486:	3401      	adds	r4, #1
 8006488:	9305      	str	r3, [sp, #20]
 800648a:	4619      	mov	r1, r3
 800648c:	f04f 0c0a 	mov.w	ip, #10
 8006490:	4620      	mov	r0, r4
 8006492:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006496:	3a30      	subs	r2, #48	; 0x30
 8006498:	2a09      	cmp	r2, #9
 800649a:	d903      	bls.n	80064a4 <_vfiprintf_r+0x1d0>
 800649c:	2b00      	cmp	r3, #0
 800649e:	d0c6      	beq.n	800642e <_vfiprintf_r+0x15a>
 80064a0:	9105      	str	r1, [sp, #20]
 80064a2:	e7c4      	b.n	800642e <_vfiprintf_r+0x15a>
 80064a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80064a8:	4604      	mov	r4, r0
 80064aa:	2301      	movs	r3, #1
 80064ac:	e7f0      	b.n	8006490 <_vfiprintf_r+0x1bc>
 80064ae:	ab03      	add	r3, sp, #12
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	462a      	mov	r2, r5
 80064b4:	4b12      	ldr	r3, [pc, #72]	; (8006500 <_vfiprintf_r+0x22c>)
 80064b6:	a904      	add	r1, sp, #16
 80064b8:	4630      	mov	r0, r6
 80064ba:	f7fd fd67 	bl	8003f8c <_printf_float>
 80064be:	4607      	mov	r7, r0
 80064c0:	1c78      	adds	r0, r7, #1
 80064c2:	d1d6      	bne.n	8006472 <_vfiprintf_r+0x19e>
 80064c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064c6:	07d9      	lsls	r1, r3, #31
 80064c8:	d405      	bmi.n	80064d6 <_vfiprintf_r+0x202>
 80064ca:	89ab      	ldrh	r3, [r5, #12]
 80064cc:	059a      	lsls	r2, r3, #22
 80064ce:	d402      	bmi.n	80064d6 <_vfiprintf_r+0x202>
 80064d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064d2:	f7fe faa5 	bl	8004a20 <__retarget_lock_release_recursive>
 80064d6:	89ab      	ldrh	r3, [r5, #12]
 80064d8:	065b      	lsls	r3, r3, #25
 80064da:	f53f af1d 	bmi.w	8006318 <_vfiprintf_r+0x44>
 80064de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064e0:	e71c      	b.n	800631c <_vfiprintf_r+0x48>
 80064e2:	ab03      	add	r3, sp, #12
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	462a      	mov	r2, r5
 80064e8:	4b05      	ldr	r3, [pc, #20]	; (8006500 <_vfiprintf_r+0x22c>)
 80064ea:	a904      	add	r1, sp, #16
 80064ec:	4630      	mov	r0, r6
 80064ee:	f7fd fff1 	bl	80044d4 <_printf_i>
 80064f2:	e7e4      	b.n	80064be <_vfiprintf_r+0x1ea>
 80064f4:	08006bdb 	.word	0x08006bdb
 80064f8:	08006be5 	.word	0x08006be5
 80064fc:	08003f8d 	.word	0x08003f8d
 8006500:	080062b1 	.word	0x080062b1
 8006504:	08006be1 	.word	0x08006be1

08006508 <__swbuf_r>:
 8006508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800650a:	460e      	mov	r6, r1
 800650c:	4614      	mov	r4, r2
 800650e:	4605      	mov	r5, r0
 8006510:	b118      	cbz	r0, 800651a <__swbuf_r+0x12>
 8006512:	6a03      	ldr	r3, [r0, #32]
 8006514:	b90b      	cbnz	r3, 800651a <__swbuf_r+0x12>
 8006516:	f7fe f98b 	bl	8004830 <__sinit>
 800651a:	69a3      	ldr	r3, [r4, #24]
 800651c:	60a3      	str	r3, [r4, #8]
 800651e:	89a3      	ldrh	r3, [r4, #12]
 8006520:	071a      	lsls	r2, r3, #28
 8006522:	d525      	bpl.n	8006570 <__swbuf_r+0x68>
 8006524:	6923      	ldr	r3, [r4, #16]
 8006526:	b31b      	cbz	r3, 8006570 <__swbuf_r+0x68>
 8006528:	6823      	ldr	r3, [r4, #0]
 800652a:	6922      	ldr	r2, [r4, #16]
 800652c:	1a98      	subs	r0, r3, r2
 800652e:	6963      	ldr	r3, [r4, #20]
 8006530:	b2f6      	uxtb	r6, r6
 8006532:	4283      	cmp	r3, r0
 8006534:	4637      	mov	r7, r6
 8006536:	dc04      	bgt.n	8006542 <__swbuf_r+0x3a>
 8006538:	4621      	mov	r1, r4
 800653a:	4628      	mov	r0, r5
 800653c:	f7ff fdfc 	bl	8006138 <_fflush_r>
 8006540:	b9e0      	cbnz	r0, 800657c <__swbuf_r+0x74>
 8006542:	68a3      	ldr	r3, [r4, #8]
 8006544:	3b01      	subs	r3, #1
 8006546:	60a3      	str	r3, [r4, #8]
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	1c5a      	adds	r2, r3, #1
 800654c:	6022      	str	r2, [r4, #0]
 800654e:	701e      	strb	r6, [r3, #0]
 8006550:	6962      	ldr	r2, [r4, #20]
 8006552:	1c43      	adds	r3, r0, #1
 8006554:	429a      	cmp	r2, r3
 8006556:	d004      	beq.n	8006562 <__swbuf_r+0x5a>
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	07db      	lsls	r3, r3, #31
 800655c:	d506      	bpl.n	800656c <__swbuf_r+0x64>
 800655e:	2e0a      	cmp	r6, #10
 8006560:	d104      	bne.n	800656c <__swbuf_r+0x64>
 8006562:	4621      	mov	r1, r4
 8006564:	4628      	mov	r0, r5
 8006566:	f7ff fde7 	bl	8006138 <_fflush_r>
 800656a:	b938      	cbnz	r0, 800657c <__swbuf_r+0x74>
 800656c:	4638      	mov	r0, r7
 800656e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006570:	4621      	mov	r1, r4
 8006572:	4628      	mov	r0, r5
 8006574:	f000 f806 	bl	8006584 <__swsetup_r>
 8006578:	2800      	cmp	r0, #0
 800657a:	d0d5      	beq.n	8006528 <__swbuf_r+0x20>
 800657c:	f04f 37ff 	mov.w	r7, #4294967295
 8006580:	e7f4      	b.n	800656c <__swbuf_r+0x64>
	...

08006584 <__swsetup_r>:
 8006584:	b538      	push	{r3, r4, r5, lr}
 8006586:	4b2a      	ldr	r3, [pc, #168]	; (8006630 <__swsetup_r+0xac>)
 8006588:	4605      	mov	r5, r0
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	460c      	mov	r4, r1
 800658e:	b118      	cbz	r0, 8006598 <__swsetup_r+0x14>
 8006590:	6a03      	ldr	r3, [r0, #32]
 8006592:	b90b      	cbnz	r3, 8006598 <__swsetup_r+0x14>
 8006594:	f7fe f94c 	bl	8004830 <__sinit>
 8006598:	89a3      	ldrh	r3, [r4, #12]
 800659a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800659e:	0718      	lsls	r0, r3, #28
 80065a0:	d422      	bmi.n	80065e8 <__swsetup_r+0x64>
 80065a2:	06d9      	lsls	r1, r3, #27
 80065a4:	d407      	bmi.n	80065b6 <__swsetup_r+0x32>
 80065a6:	2309      	movs	r3, #9
 80065a8:	602b      	str	r3, [r5, #0]
 80065aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80065ae:	81a3      	strh	r3, [r4, #12]
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295
 80065b4:	e034      	b.n	8006620 <__swsetup_r+0x9c>
 80065b6:	0758      	lsls	r0, r3, #29
 80065b8:	d512      	bpl.n	80065e0 <__swsetup_r+0x5c>
 80065ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065bc:	b141      	cbz	r1, 80065d0 <__swsetup_r+0x4c>
 80065be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065c2:	4299      	cmp	r1, r3
 80065c4:	d002      	beq.n	80065cc <__swsetup_r+0x48>
 80065c6:	4628      	mov	r0, r5
 80065c8:	f7ff f8b4 	bl	8005734 <_free_r>
 80065cc:	2300      	movs	r3, #0
 80065ce:	6363      	str	r3, [r4, #52]	; 0x34
 80065d0:	89a3      	ldrh	r3, [r4, #12]
 80065d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065d6:	81a3      	strh	r3, [r4, #12]
 80065d8:	2300      	movs	r3, #0
 80065da:	6063      	str	r3, [r4, #4]
 80065dc:	6923      	ldr	r3, [r4, #16]
 80065de:	6023      	str	r3, [r4, #0]
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	f043 0308 	orr.w	r3, r3, #8
 80065e6:	81a3      	strh	r3, [r4, #12]
 80065e8:	6923      	ldr	r3, [r4, #16]
 80065ea:	b94b      	cbnz	r3, 8006600 <__swsetup_r+0x7c>
 80065ec:	89a3      	ldrh	r3, [r4, #12]
 80065ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065f6:	d003      	beq.n	8006600 <__swsetup_r+0x7c>
 80065f8:	4621      	mov	r1, r4
 80065fa:	4628      	mov	r0, r5
 80065fc:	f000 f884 	bl	8006708 <__smakebuf_r>
 8006600:	89a0      	ldrh	r0, [r4, #12]
 8006602:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006606:	f010 0301 	ands.w	r3, r0, #1
 800660a:	d00a      	beq.n	8006622 <__swsetup_r+0x9e>
 800660c:	2300      	movs	r3, #0
 800660e:	60a3      	str	r3, [r4, #8]
 8006610:	6963      	ldr	r3, [r4, #20]
 8006612:	425b      	negs	r3, r3
 8006614:	61a3      	str	r3, [r4, #24]
 8006616:	6923      	ldr	r3, [r4, #16]
 8006618:	b943      	cbnz	r3, 800662c <__swsetup_r+0xa8>
 800661a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800661e:	d1c4      	bne.n	80065aa <__swsetup_r+0x26>
 8006620:	bd38      	pop	{r3, r4, r5, pc}
 8006622:	0781      	lsls	r1, r0, #30
 8006624:	bf58      	it	pl
 8006626:	6963      	ldrpl	r3, [r4, #20]
 8006628:	60a3      	str	r3, [r4, #8]
 800662a:	e7f4      	b.n	8006616 <__swsetup_r+0x92>
 800662c:	2000      	movs	r0, #0
 800662e:	e7f7      	b.n	8006620 <__swsetup_r+0x9c>
 8006630:	20000064 	.word	0x20000064

08006634 <_raise_r>:
 8006634:	291f      	cmp	r1, #31
 8006636:	b538      	push	{r3, r4, r5, lr}
 8006638:	4604      	mov	r4, r0
 800663a:	460d      	mov	r5, r1
 800663c:	d904      	bls.n	8006648 <_raise_r+0x14>
 800663e:	2316      	movs	r3, #22
 8006640:	6003      	str	r3, [r0, #0]
 8006642:	f04f 30ff 	mov.w	r0, #4294967295
 8006646:	bd38      	pop	{r3, r4, r5, pc}
 8006648:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800664a:	b112      	cbz	r2, 8006652 <_raise_r+0x1e>
 800664c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006650:	b94b      	cbnz	r3, 8006666 <_raise_r+0x32>
 8006652:	4620      	mov	r0, r4
 8006654:	f000 f830 	bl	80066b8 <_getpid_r>
 8006658:	462a      	mov	r2, r5
 800665a:	4601      	mov	r1, r0
 800665c:	4620      	mov	r0, r4
 800665e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006662:	f000 b817 	b.w	8006694 <_kill_r>
 8006666:	2b01      	cmp	r3, #1
 8006668:	d00a      	beq.n	8006680 <_raise_r+0x4c>
 800666a:	1c59      	adds	r1, r3, #1
 800666c:	d103      	bne.n	8006676 <_raise_r+0x42>
 800666e:	2316      	movs	r3, #22
 8006670:	6003      	str	r3, [r0, #0]
 8006672:	2001      	movs	r0, #1
 8006674:	e7e7      	b.n	8006646 <_raise_r+0x12>
 8006676:	2400      	movs	r4, #0
 8006678:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800667c:	4628      	mov	r0, r5
 800667e:	4798      	blx	r3
 8006680:	2000      	movs	r0, #0
 8006682:	e7e0      	b.n	8006646 <_raise_r+0x12>

08006684 <raise>:
 8006684:	4b02      	ldr	r3, [pc, #8]	; (8006690 <raise+0xc>)
 8006686:	4601      	mov	r1, r0
 8006688:	6818      	ldr	r0, [r3, #0]
 800668a:	f7ff bfd3 	b.w	8006634 <_raise_r>
 800668e:	bf00      	nop
 8006690:	20000064 	.word	0x20000064

08006694 <_kill_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4d07      	ldr	r5, [pc, #28]	; (80066b4 <_kill_r+0x20>)
 8006698:	2300      	movs	r3, #0
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	4611      	mov	r1, r2
 80066a0:	602b      	str	r3, [r5, #0]
 80066a2:	f7fa ff9f 	bl	80015e4 <_kill>
 80066a6:	1c43      	adds	r3, r0, #1
 80066a8:	d102      	bne.n	80066b0 <_kill_r+0x1c>
 80066aa:	682b      	ldr	r3, [r5, #0]
 80066ac:	b103      	cbz	r3, 80066b0 <_kill_r+0x1c>
 80066ae:	6023      	str	r3, [r4, #0]
 80066b0:	bd38      	pop	{r3, r4, r5, pc}
 80066b2:	bf00      	nop
 80066b4:	200007e0 	.word	0x200007e0

080066b8 <_getpid_r>:
 80066b8:	f7fa bf8c 	b.w	80015d4 <_getpid>

080066bc <__swhatbuf_r>:
 80066bc:	b570      	push	{r4, r5, r6, lr}
 80066be:	460c      	mov	r4, r1
 80066c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066c4:	2900      	cmp	r1, #0
 80066c6:	b096      	sub	sp, #88	; 0x58
 80066c8:	4615      	mov	r5, r2
 80066ca:	461e      	mov	r6, r3
 80066cc:	da0d      	bge.n	80066ea <__swhatbuf_r+0x2e>
 80066ce:	89a3      	ldrh	r3, [r4, #12]
 80066d0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80066d4:	f04f 0100 	mov.w	r1, #0
 80066d8:	bf0c      	ite	eq
 80066da:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80066de:	2340      	movne	r3, #64	; 0x40
 80066e0:	2000      	movs	r0, #0
 80066e2:	6031      	str	r1, [r6, #0]
 80066e4:	602b      	str	r3, [r5, #0]
 80066e6:	b016      	add	sp, #88	; 0x58
 80066e8:	bd70      	pop	{r4, r5, r6, pc}
 80066ea:	466a      	mov	r2, sp
 80066ec:	f000 f848 	bl	8006780 <_fstat_r>
 80066f0:	2800      	cmp	r0, #0
 80066f2:	dbec      	blt.n	80066ce <__swhatbuf_r+0x12>
 80066f4:	9901      	ldr	r1, [sp, #4]
 80066f6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80066fa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80066fe:	4259      	negs	r1, r3
 8006700:	4159      	adcs	r1, r3
 8006702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006706:	e7eb      	b.n	80066e0 <__swhatbuf_r+0x24>

08006708 <__smakebuf_r>:
 8006708:	898b      	ldrh	r3, [r1, #12]
 800670a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800670c:	079d      	lsls	r5, r3, #30
 800670e:	4606      	mov	r6, r0
 8006710:	460c      	mov	r4, r1
 8006712:	d507      	bpl.n	8006724 <__smakebuf_r+0x1c>
 8006714:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006718:	6023      	str	r3, [r4, #0]
 800671a:	6123      	str	r3, [r4, #16]
 800671c:	2301      	movs	r3, #1
 800671e:	6163      	str	r3, [r4, #20]
 8006720:	b002      	add	sp, #8
 8006722:	bd70      	pop	{r4, r5, r6, pc}
 8006724:	ab01      	add	r3, sp, #4
 8006726:	466a      	mov	r2, sp
 8006728:	f7ff ffc8 	bl	80066bc <__swhatbuf_r>
 800672c:	9900      	ldr	r1, [sp, #0]
 800672e:	4605      	mov	r5, r0
 8006730:	4630      	mov	r0, r6
 8006732:	f7ff f873 	bl	800581c <_malloc_r>
 8006736:	b948      	cbnz	r0, 800674c <__smakebuf_r+0x44>
 8006738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800673c:	059a      	lsls	r2, r3, #22
 800673e:	d4ef      	bmi.n	8006720 <__smakebuf_r+0x18>
 8006740:	f023 0303 	bic.w	r3, r3, #3
 8006744:	f043 0302 	orr.w	r3, r3, #2
 8006748:	81a3      	strh	r3, [r4, #12]
 800674a:	e7e3      	b.n	8006714 <__smakebuf_r+0xc>
 800674c:	89a3      	ldrh	r3, [r4, #12]
 800674e:	6020      	str	r0, [r4, #0]
 8006750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006754:	81a3      	strh	r3, [r4, #12]
 8006756:	9b00      	ldr	r3, [sp, #0]
 8006758:	6163      	str	r3, [r4, #20]
 800675a:	9b01      	ldr	r3, [sp, #4]
 800675c:	6120      	str	r0, [r4, #16]
 800675e:	b15b      	cbz	r3, 8006778 <__smakebuf_r+0x70>
 8006760:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006764:	4630      	mov	r0, r6
 8006766:	f000 f81d 	bl	80067a4 <_isatty_r>
 800676a:	b128      	cbz	r0, 8006778 <__smakebuf_r+0x70>
 800676c:	89a3      	ldrh	r3, [r4, #12]
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	f043 0301 	orr.w	r3, r3, #1
 8006776:	81a3      	strh	r3, [r4, #12]
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	431d      	orrs	r5, r3
 800677c:	81a5      	strh	r5, [r4, #12]
 800677e:	e7cf      	b.n	8006720 <__smakebuf_r+0x18>

08006780 <_fstat_r>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	4d07      	ldr	r5, [pc, #28]	; (80067a0 <_fstat_r+0x20>)
 8006784:	2300      	movs	r3, #0
 8006786:	4604      	mov	r4, r0
 8006788:	4608      	mov	r0, r1
 800678a:	4611      	mov	r1, r2
 800678c:	602b      	str	r3, [r5, #0]
 800678e:	f7fa ff88 	bl	80016a2 <_fstat>
 8006792:	1c43      	adds	r3, r0, #1
 8006794:	d102      	bne.n	800679c <_fstat_r+0x1c>
 8006796:	682b      	ldr	r3, [r5, #0]
 8006798:	b103      	cbz	r3, 800679c <_fstat_r+0x1c>
 800679a:	6023      	str	r3, [r4, #0]
 800679c:	bd38      	pop	{r3, r4, r5, pc}
 800679e:	bf00      	nop
 80067a0:	200007e0 	.word	0x200007e0

080067a4 <_isatty_r>:
 80067a4:	b538      	push	{r3, r4, r5, lr}
 80067a6:	4d06      	ldr	r5, [pc, #24]	; (80067c0 <_isatty_r+0x1c>)
 80067a8:	2300      	movs	r3, #0
 80067aa:	4604      	mov	r4, r0
 80067ac:	4608      	mov	r0, r1
 80067ae:	602b      	str	r3, [r5, #0]
 80067b0:	f7fa ff87 	bl	80016c2 <_isatty>
 80067b4:	1c43      	adds	r3, r0, #1
 80067b6:	d102      	bne.n	80067be <_isatty_r+0x1a>
 80067b8:	682b      	ldr	r3, [r5, #0]
 80067ba:	b103      	cbz	r3, 80067be <_isatty_r+0x1a>
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	bd38      	pop	{r3, r4, r5, pc}
 80067c0:	200007e0 	.word	0x200007e0

080067c4 <_init>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	bf00      	nop
 80067c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ca:	bc08      	pop	{r3}
 80067cc:	469e      	mov	lr, r3
 80067ce:	4770      	bx	lr

080067d0 <_fini>:
 80067d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d2:	bf00      	nop
 80067d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067d6:	bc08      	pop	{r3}
 80067d8:	469e      	mov	lr, r3
 80067da:	4770      	bx	lr
