

================================================================
== Vitis HLS Report for 'FFT_Stage1_vectorstream_parameterize'
================================================================
* Date:           Wed Apr  2 21:41:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.566 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       37|       37|  0.148 us|  0.148 us|   32|   32|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                           Module                          |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0  |FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc  |       37|       37|  0.148 us|  0.148 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|     3919|     6272|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3919|     6272|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2470|   3588|  1680448|   840224|   637|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     9882|  14352|  6721792|  3360896|  2549|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0  |FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc  |        0|   0|  3919|  6272|    0|
    +--------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                           |        0|   0|  3919|  6272|    0|
    +--------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|reverse_in_stream_vector_dout         |   in|  512|     ap_fifo|              reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_empty_n      |   in|    1|     ap_fifo|              reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_read         |  out|    1|     ap_fifo|              reverse_in_stream_vector|       pointer|
|data_s1_stream_vector_din             |  out|  512|     ap_fifo|                 data_s1_stream_vector|       pointer|
|data_s1_stream_vector_full_n          |   in|    1|     ap_fifo|                 data_s1_stream_vector|       pointer|
|data_s1_stream_vector_write           |  out|    1|     ap_fifo|                 data_s1_stream_vector|       pointer|
|ap_clk                                |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|data_s1_stream_vector_dout            |   in|  512|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|data_s1_stream_vector_empty_n         |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|data_s1_stream_vector_read            |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|data_s1_stream_vector_num_data_valid  |   in|   32|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|data_s1_stream_vector_fifo_cap        |   in|   32|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize|  return value|
+--------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln451 = call void @FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc, i512 %reverse_in_stream_vector, i512 %data_s1_stream_vector" [FFT.cpp:451]   --->   Operation 3 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln449 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_73" [FFT.cpp:449]   --->   Operation 4 'specdataflowpipeline' 'specdataflowpipeline_ln449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specperformance_ln450 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:450]   --->   Operation 7 'specperformance' 'specperformance_ln450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln451 = call void @FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc, i512 %reverse_in_stream_vector, i512 %data_s1_stream_vector" [FFT.cpp:451]   --->   Operation 8 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln469 = ret" [FFT.cpp:469]   --->   Operation 9 'ret' 'ret_ln469' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reverse_in_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_s1_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln449 (specdataflowpipeline) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specperformance_ln450      (specperformance     ) [ 000]
call_ln451                 (call                ) [ 000]
ret_ln469                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reverse_in_stream_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_in_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_s1_stream_vector">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="grp_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="512" slack="0"/>
<pin id="29" dir="0" index="2" bw="512" slack="0"/>
<pin id="30" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln451/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="26" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_s1_stream_vector | {1 2 }
 - Input state : 
	Port: FFT_Stage1_vectorstream_parameterize : reverse_in_stream_vector | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_fu_26 |    0    |   12.8  |   2870  |   6728  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    0    |   12.8  |   2870  |   6728  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   12   |  2870  |  6728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  2870  |  6728  |
+-----------+--------+--------+--------+--------+
