{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 23:06:19 2020 " "Info: Processing started: Tue Sep 29 23:06:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Critical Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[7\] " "Info: Pin buffer_out\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[6\] " "Info: Pin buffer_out\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[5\] " "Info: Pin buffer_out\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[4\] " "Info: Pin buffer_out\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[3\] " "Info: Pin buffer_out\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[2\] " "Info: Pin buffer_out\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[1\] " "Info: Pin buffer_out\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_out\[0\] " "Info: Pin buffer_out\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { buffer_out[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[7\] " "Info: Pin ram_out\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[6\] " "Info: Pin ram_out\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[5\] " "Info: Pin ram_out\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[4\] " "Info: Pin ram_out\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[3\] " "Info: Pin ram_out\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[2\] " "Info: Pin ram_out\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[1\] " "Info: Pin ram_out\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[0\] " "Info: Pin ram_out\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ram_out[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 792 968 216 "ram_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[7\] " "Info: Pin rom_out\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[6\] " "Info: Pin rom_out\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[5\] " "Info: Pin rom_out\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[4\] " "Info: Pin rom_out\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[3\] " "Info: Pin rom_out\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[2\] " "Info: Pin rom_out\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[1\] " "Info: Pin rom_out\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[0\] " "Info: Pin rom_out\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { rom_out[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 304 480 128 "rom_out\[7..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { wren } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 64 320 488 80 "wren" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { CLK } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { address[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { address[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { address[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { address[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { address[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { read } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 65 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 65 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer_block:inst25\|inst22 " "Info: Destination node buffer_block:inst25\|inst22" {  } { { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { CLK } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "read (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node read (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { read } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer_block:inst25\|inst22  " "Info: Automatically promoted node buffer_block:inst25\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_block:inst\|inst10  " "Info: Automatically promoted node rom_block:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "rom_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/rom_block.bdf" { { 320 776 824 384 "inst10" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer_block:inst25\|inst23  " "Info: Automatically promoted node buffer_block:inst25\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 760 960 1008 824 "inst23" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_block:inst\|inst10 " "Info: Destination node rom_block:inst\|inst10" {  } { { "rom_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/rom_block.bdf" { { 320 776 824 384 "inst10" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba3(2.0)/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 6 24 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 6 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.916 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 0.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0 1 MEM M512_X24_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.134 ns) 0.916 ns lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM M512_X16_Y22 1 " "Info: 2: + IC(0.717 ns) + CELL(0.134 ns) = 0.916 ns; Loc. = M512_X16_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0 lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.199 ns ( 21.72 % ) " "Info: Total cell delay = 0.199 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 78.28 % ) " "Info: Total interconnect delay = 0.717 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0 lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[7\] 0 " "Info: Pin \"buffer_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[6\] 0 " "Info: Pin \"buffer_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[5\] 0 " "Info: Pin \"buffer_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[4\] 0 " "Info: Pin \"buffer_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[3\] 0 " "Info: Pin \"buffer_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[2\] 0 " "Info: Pin \"buffer_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[1\] 0 " "Info: Pin \"buffer_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_out\[0\] 0 " "Info: Pin \"buffer_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[7\] 0 " "Info: Pin \"ram_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[6\] 0 " "Info: Pin \"ram_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[5\] 0 " "Info: Pin \"ram_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[4\] 0 " "Info: Pin \"ram_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[3\] 0 " "Info: Pin \"ram_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[2\] 0 " "Info: Pin \"ram_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[1\] 0 " "Info: Pin \"ram_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[0\] 0 " "Info: Pin \"ram_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[7\] 0 " "Info: Pin \"rom_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[6\] 0 " "Info: Pin \"rom_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[5\] 0 " "Info: Pin \"rom_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[4\] 0 " "Info: Pin \"rom_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[3\] 0 " "Info: Pin \"rom_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[2\] 0 " "Info: Pin \"rom_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[1\] 0 " "Info: Pin \"rom_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[0\] 0 " "Info: Pin \"rom_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 23:06:23 2020 " "Info: Processing ended: Tue Sep 29 23:06:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
