/*   ==================================================================
 
     >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
     ------------------------------------------------------------------
     Copyright (c) 2019-2023 by Lattice Semiconductor Corporation
     ALL RIGHTS RESERVED
     ------------------------------------------------------------------
 
       IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPELâ„¢
       DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.
 
       Lattice grants permission to use this code pursuant to the
       terms of the Lattice Propel License Agreement.
 
     DISCLAIMER:
 
    LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS,
    WHETHER EXPRESSED, IMPLIED, STATUTORY,
    OR IN ANY PROVISION OF THE LATTICE PROPEL LICENSE AGREEMENT OR
    COMMUNICATION WITH LICENSEE,
    AND LATTICE SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF
    MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
    LATTICE DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED HEREIN WILL MEET
    LICENSEE 'S REQUIREMENTS, OR THAT LICENSEE' S OPERATION OF ANY DEVICE,
    SOFTWARE OR SYSTEM USING THIS FILE OR ITS CONTENTS WILL BE
    UNINTERRUPTED OR ERROR FREE,
    OR THAT DEFECTS HEREIN WILL BE CORRECTED.
    LICENSEE ASSUMES RESPONSIBILITY FOR SELECTION OF MATERIALS TO ACHIEVE
    ITS INTENDED RESULTS, AND FOR THE PROPER INSTALLATION, USE,
    AND RESULTS OBTAINED THEREFROM.
    LICENSEE ASSUMES THE ENTIRE RISK OF THE FILE AND ITS CONTENTS PROVING
    DEFECTIVE OR FAILING TO PERFORM PROPERLY AND IN SUCH EVENT,
    LICENSEE SHALL ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, SERVICE,
    CORRECTION,
    OR ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR ASSOCIATED WITH THE
    SOFTWARE.IN NO EVENT SHALL LATTICE BE LIABLE TO ANY PARTY FOR DIRECT,
    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES,
    INCLUDING LOST PROFITS,
    ARISING OUT OF THE USE OF THIS FILE OR ITS CONTENTS,
    EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
    LATTICE 'S SOLE LIABILITY, AND LICENSEE' S SOLE REMEDY,
    IS SET FORTH ABOVE.
    LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE,
    ITS CONTENTS OR USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES'
    INTELLECTUAL PROPERTY RIGHTS, INCLUDING ANY PATENT. IT IS THE USER' S
    RESPONSIBILITY TO VERIFY THE USER SOFTWARE DESIGN FOR CONSISTENCY AND
    FUNCTIONALITY THROUGH THE USE OF FORMAL SOFTWARE VALIDATION METHODS.
     ------------------------------------------------------------------
 
     ================================================================== */
 
#ifndef SYS_PLATFORM_H
#define SYS_PLATFORM_H

/* general info */
#define DEVICE_FAMILY "LFMXO5"

/* ip instance base address */

#define CPU0_INST_NAME "cpu0_inst"
#define CPU0_INST_CLINT_BASE_ADDR 0xf2000000
#define CPU0_INST_PLIC_BASE_ADDR 0xfc000000

#define S0_APB_GPIO_INST_NAME "s0_apb_gpio_inst"
#define S0_APB_GPIO_INST_BASE_ADDR 0x10000000

#define S1_APB_UART_INST_NAME "s1_apb_uart_inst"
#define S1_APB_UART_INST_BASE_ADDR 0x10001000

#define SYSTEM0_INST_NAME "system0_inst"
#define SYSTEM0_INST_BASE_ADDR 0x200000

#define TCM0_INST_TCM_MEM_MAP_DATA_NAME "tcm0_inst_tcm_mem_map_data"
#define TCM0_INST_TCM_MEM_MAP_DATA_BASE_ADDR 0x0

#define TCM0_INST_TCM_MEM_MAP_INSTR_NAME "tcm0_inst_tcm_mem_map_instr"
#define TCM0_INST_TCM_MEM_MAP_INSTR_BASE_ADDR 0x0


/* cpu0_inst parameters */
#define CPU0_INST_AXI_INSTR_BASE_ADDR 0x00200000
#define CPU0_INST_AXI_INSTR_BASE_ADDR_INPUT 00200000
#define CPU0_INST_AXI_REG_TYPE 0
#define CPU0_INST_BAUD_RATE 115200
#define CPU0_INST_BAUD_RATE_TYPE 0
#define CPU0_INST_BUSTYPE AXI4
#define CPU0_INST_CFU_EN False
#define CPU0_INST_CFU_N_CFUS 1
#define CPU0_INST_CLK_DIVISOR 868
#define CPU0_INST_C_EXT True
#define CPU0_INST_DEBUG_ENABLE True
#define CPU0_INST_DEVICE LIFCL
#define CPU0_INST_HW_WATCHPOINT 0
#define CPU0_INST_INSTR_PORT_ENABLE True
#define CPU0_INST_IRQ_NMI_EN False
#define CPU0_INST_IRQ_NUM 2
#define CPU0_INST_IRQ_PRIORITY_WIDTH 3
#define CPU0_INST_IRQ_SUPERVISOR_EN False
#define CPU0_INST_JTAG_CHANNEL 14
#define CPU0_INST_LCR_DATA_BITS 8
#define CPU0_INST_LCR_PARITY_ENABLE False
#define CPU0_INST_LCR_STOP_BITS 1
#define CPU0_INST_MODE Balanced
#define CPU0_INST_M_EXT True
#define CPU0_INST_SOFT_JTAG False
#define CPU0_INST_STANDARD_BAUD_RATE 115200
#define CPU0_INST_SYS_CLOCK_FREQ 100.0
#define CPU0_INST_TCM_BASE_ADDR 0x00000000
#define CPU0_INST_TCM_BASE_ADDR_INPUT 00000000
#define CPU0_INST_TCM_ENABLE True
#define CPU0_INST_UART_EN False

/* s0_apb_gpio_inst parameters */
#define S0_APB_GPIO_INST_GPIO_DIRS 0x0000FFFF
#define S0_APB_GPIO_INST_LINES_NUM 16

/* s1_apb_uart_inst parameters */
#define S1_APB_UART_INST_BAUD_RATE 115200
#define S1_APB_UART_INST_DATA_WIDTH 8
#define S1_APB_UART_INST_STOP_BITS 1
#define S1_APB_UART_INST_SYS_CLK 100.0

/* interrupt */

#define S0_APB_GPIO_INST_IRQ 2
#define S1_APB_UART_INST_IRQ 3

#endif
