// Seed: 2842783551
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri id_2
    , id_44,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    output tri id_7,
    input tri0 id_8,
    output wire id_9,
    input wand id_10,
    output uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input wire id_15,
    output supply0 id_16,
    output wand id_17,
    output supply1 id_18,
    input wand id_19,
    input supply0 id_20,
    output uwire id_21
    , id_45,
    input wire id_22,
    input wor id_23,
    output wand id_24,
    output supply0 id_25,
    input supply0 id_26,
    input supply0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    output wire id_30,
    output wire id_31,
    input supply1 id_32,
    input supply1 id_33,
    input tri id_34,
    input supply0 id_35,
    input supply0 id_36,
    input wand id_37,
    input tri1 id_38,
    input supply1 id_39,
    output wor id_40,
    output tri id_41,
    output tri0 id_42
);
  assign module_1.id_0 = 0;
  wire id_46;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1
    , id_12,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output wor id_10
);
  logic [1 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_5,
      id_8,
      id_8,
      id_9,
      id_10,
      id_6,
      id_9,
      id_5,
      id_0,
      id_6,
      id_8,
      id_8,
      id_7,
      id_1,
      id_9,
      id_9,
      id_4,
      id_6,
      id_1,
      id_4,
      id_7,
      id_9,
      id_3,
      id_7,
      id_6,
      id_5,
      id_4,
      id_10,
      id_2,
      id_5,
      id_6,
      id_7,
      id_8,
      id_4,
      id_4,
      id_4,
      id_8,
      id_2,
      id_1,
      id_1
  );
endmodule
