Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Eli/Desktop/cse510/Lab6/Lab06/tomasulo_isim_beh.exe -prj C:/Users/Eli/Desktop/cse510/Lab6/Lab06/tomasulo_beh.prj work.tomasulo work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/mod3counter.v" into library work
Analyzing Verilog file "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/Registers.v" into library work
Analyzing Verilog file "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/instruction_queue.v" into library work
Analyzing Verilog file "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/adders.v" into library work
Analyzing Verilog file "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/tomasulo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Eli/Desktop/cse510/Lab6/Lab06/adders.v" Line 92: Target <First_Station> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module mod3counter
Compiling module adders
Compiling module Registers
Compiling module instruction_queue
Compiling module tomasulo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Eli/Desktop/cse510/Lab6/Lab06/tomasulo_isim_beh.exe
Fuse Memory Usage: 28380 KB
Fuse CPU Usage: 888 ms
