procsPerNode  = 32
cacheLineSize = 32

cpucore[0:$(procsPerNode)-1] = 'issueX' 

##############################
# SYSTEM                     #
##############################

enableICache   = true
NoMigration    = true
tech           = 0.10
pageSize       = 4096
fetchPolicy    = 'outorder'
issueWrongPath = true

technology = 'techParam'

###############################
# clock-panalyzer input       #
###############################
[techParam]
clockTreeStyle = 1              # 1 for Htree or 2 for balHtree
tech       = 70                 # nm
frequency  = 1e9                # Hz
skewBudget = 20                 # in ps
areaOfChip = 200                # in mm^2
loadInClockNode = 20            # in pF
optimalNumberOfBuffer = 3

##############################
# PROCESSORS' CONFIGURATION  #
##############################

[issueX]
frequency       = 1e9
#smtContexts     = 4
#smtFetchs4Clk  = 1
#smtDecodes4Clk  = 1
#smtIssues4Clk   = 1
areaFactor      = 0.1
inorder         = true
fetchWidth      = 2
instQueueSize   = 2
issueWidth      = 1
retireWidth     = 1
decodeDelay     = 1
renameDelay     = 1
wakeupDelay     = 0                 # -> 6+3+6+1+1=17 branch mispred. penalty
maxBranches     = 6
bb4Cycle        = 1
maxIRequests    = 10
interClusterLat = 1
intraClusterLat = 1
cluster[0]      = 'clusterIssueX'
stForwardDelay  = 3
maxLoads        = 4
maxStores       = 4
regFileDelay    = 1
robSize         = 8
intRegs         = 32
fpRegs          = 32
bpred           = 'BPredIssueX'
dtlb            = 'FXDTLB'
itlb            = 'FXITLB'
dataSource      = "DMemory DL1"
instrSource     = "IMemory IL1"
enableICache    = true
OSType          = 'dummy'


# integer functional units

[ClusterIssueX]
winSize    = 4
recycleAt  = 'Execute'
schedNumPorts = 0
schedPortOccp = 0
wakeUpNumPorts= 0
wakeUpPortOccp= 0
wakeupDelay   = 1
schedDelay    = 0 # Minimum latency like a intraClusterLat
iStoreLat  = 1
iStoreUnit = 'LDSTIssueX'
iLoadLat   = 1
iLoadUnit  = 'LDSTIssueX'
iALULat    = 1
iALUUnit   = 'ALUIssueX'
iBJLat     = 1
iBJUnit    = 'ALUIssueX'
iDivLat    = 72
iDivUnit   = 'ALUIssueX'
iMultLat   = 7
iMultUnit  = 'ALUIssueX'
fpALULat   = 26
fpALUUnit  = 'FPIssueX'
fpMultLat  = 29
fpMultUnit = 'FPIssueX'
fpDivLat   = 54
fpDivUnit  = 'FPIssueX'

[FPIssueX]
Num = 1
Occ = 3

[LDSTIssueX]
Num = 1
Occ = 1

[ALUIssueX]
Num = 1
Occ = 1

# branch prediction mechanism

[BPredIssueX]
type          = "static"
BTACDelay     = 0
btbSize       = 128
btbBsize      = 1
btbAssoc      = 2
btbReplPolicy = 'LRU'
btbHistory    = 0
rasSize       = 4

# memory translation mechanism

[FXDTLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 1
replPolicy = 'LRU'

[FXITLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 1
replPolicy = 'LRU'

##############################
# MEMORY SUBSYSTEM           #
##############################

# instruction source
[IMemory]
deviceType    = 'icache'
size          = 16*1024
assoc         = 4
bsize         = $(cacheLineSize)
writePolicy   = 'WT'
replPolicy    = 'random'
numPorts      = 1
portOccp      = 1
hitDelay      = 2
missDelay     = 1                # this number is added to the hitDelay
MSHR          = "iMSHR"
lowerLevel    = "L1L2Bus L1L2"

[iMSHR]
type = 'single'
size = 4
bsize = $(cacheLineSize)

# data source
[DMemory]
deviceType    = 'cache'
size          = 8*1024
assoc         = 4
bsize         = $(cacheLineSize)
writePolicy   = 'WT'
replPolicy    = 'random'
numPorts      = 1
portOccp      = 1
hitDelay      = 3
missDelay     = 3                #this number is added to the hitDelay
maxWrites     = 8
MSHR          = "DMSHR"
lowerLevel    = "L1L2Bus L1L2"

[DMSHR]
type = 'single'
size = 8
bsize = $(cacheLineSize)

# bus between L1s and L2
[L1L2Bus]
deviceType = 'bus'
numPorts   = 1
portOccp   = 0                   # assuming 256 bit bus
delay      = 3
lowerLevel = "L2Cache L2 shared"

# private L2
[L2Cache]
deviceType    = 'cache'
size          = 2*1024*1024
assoc         = 16
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol      = 'MESI'
numPorts      = 1                # one for L1, one for snooping
portOccp      = 1
hitDelay      = 10
missDelay     = 10               # exclusive, i.e., not added to hitDelay
displNotify   = false
MSHR          = 'L2MSHR'
lowerLevel    = "MemoryBus SysBus"

[L2MSHR]
size =  32
type = 'single'
bsize = $(cacheLineSize)

[SystemBus]
deviceType    = 'systembus'
numPorts      = 1
portOccp      = 1
delay         = 1
lowerLevel    = "MemoryBus MemoryBus"

[MemoryBus]
deviceType    = 'bus'
numPorts      = 1
portOccp      = $(cacheLineSize) / 4   # assuming 4 bytes/cycle bw 
delay         = 1
lowerLevel    = "Memory Memory"

[Memory]
deviceType    = 'niceCache'
size          = 64
assoc         = 1
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 85
missDelay     = 85
MSHR          = NoMSHR
lowerLevel    = 'voidDevice'

[NoMSHR]
type = 'none'
size = 128
bsize = 64

[voidDevice]
deviceType    = 'void'


