[{"DBLP title": "CA Based Built-In Self-Test Structure for SoC.", "DBLP authors": ["Sukanta Das", "Biplab K. Sikdar"], "year": 2009, "MAG papers": [{"PaperId": 2130921434, "PaperTitle": "ca based built in self test structure for soc", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0}}], "source": "ES"}, {"DBLP title": "A Random Jitter RMS Estimation Technique for BIST Applications.", "DBLP authors": ["Jae Wook Lee", "Ji Hwan (Paul) Chun", "Jacob A. Abraham"], "year": 2009, "MAG papers": [{"PaperId": 2152017260, "PaperTitle": "a random jitter rms estimation technique for bist applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Seed Selection Algorithm for Test Time Reduction in BIST.", "DBLP authors": ["Rupsa Chakraborty", "Dipanwita Roy Chowdhury"], "year": 2009, "MAG papers": [{"PaperId": 2166812582, "PaperTitle": "a novel seed selection algorithm for test time reduction in bist", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Logic BIST Architecture for System-Level Test and Diagnosis.", "DBLP authors": ["Jun Qian", "Xingang Wang", "Qinfu Yang", "Fei Zhuang", "Junbo Jia", "Xiangfeng Li", "Yuan Zuo", "Jayanth Mekkoth", "Jinsong Liu", "Hao-Jan Chao", "Shianling Wu", "Huafeng Yang", "Lizhen Yu", "FeiFei Zhao", "Laung-Terng Wang"], "year": 2009, "MAG papers": [{"PaperId": 1984867390, "PaperTitle": "logic bist architecture for system level test and diagnosis", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cisco systems inc": 8.0}}], "source": "ES"}, {"DBLP title": "Fault Diagnosis under Transparent-Scan.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "MAG papers": [{"PaperId": 2099667354, "PaperTitle": "fault diagnosis under transparent scan", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns.", "DBLP authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Ting-Pu Tai", "Feng-Ming Kuo", "Yuan-Shih Chen"], "year": 2009, "MAG papers": [{"PaperId": 2113382110, "PaperTitle": "scan chain diagnosis by adaptive signal profiling with manufacturing atpg patterns", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "On Improving Diagnostic Test Generation for Scan Chain Failures.", "DBLP authors": ["Xun Tang", "Ruifeng Guo", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Yu Huang"], "year": 2009, "MAG papers": [{"PaperId": 2108798988, "PaperTitle": "on improving diagnostic test generation for scan chain failures", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mentor graphics": 3.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "On Scan Chain Diagnosis for Intermittent Faults.", "DBLP authors": ["Dan Adolfsson", "Joanna Siew", "Erik Jan Marinissen", "Erik Larsson"], "year": 2009, "MAG papers": [{"PaperId": 2163721513, "PaperTitle": "on scan chain diagnosis for intermittent faults", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"philips": 1.0, "katholieke universiteit leuven": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique.", "DBLP authors": ["Jin-Fu Lin", "Soon-Jyh Chang", "Chih-Hao Huang"], "year": 2009, "MAG papers": [{"PaperId": 2109640989, "PaperTitle": "design for test circuit for the reduced code based linearity test method in pipelined adcs with digital error correction technique", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-tone Testing of Linear and Nonlinear Analog Circuits Using Polynomial Coefficients.", "DBLP authors": ["Suraj Sindia", "Virendra Singh", "Vishwani D. Agrawal"], "year": 2009, "MAG papers": [{"PaperId": 2129444872, "PaperTitle": "multi tone testing of linear and nonlinear analog circuits using polynomial coefficients", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"auburn university": 1.0, "indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "Low Cost Dynamic Test Methodology for High Precision \u03a3D ADCs.", "DBLP authors": ["Sehun Kook", "Hyun Woo Choi", "Vishwanath Natarajan", "Abhijit Chatterjee", "Alfred V. Gomes", "Shalabh Goyal", "Le Jin"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits.", "DBLP authors": ["Shiue-Tsung Shen", "Wei-Hsiao Liu", "En-Hua Ma", "James Chien-Mo Li", "I-Chun Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2163599224, "PaperTitle": "very low voltage testing of amorphous silicon tft circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 1.0}}, {"PaperId": 2076265971, "PaperTitle": "very low voltage testing of amorphous silicon tft circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "CAT: A Critical-Area-Targeted Test Set Modification Scheme for Reducing Launch Switching Activity in At-Speed Scan Testing.", "DBLP authors": ["Kazunari Enokimoto", "Xiaoqing Wen", "Yuta Yamato", "Kohei Miyase", "H. Sone", "Seiji Kajihara", "Masao Aso", "Hiroshi Furukawa"], "year": 2009, "MAG papers": [{"PaperId": 2130785299, "PaperTitle": "cat a critical area targeted test set modification scheme for reducing launch switching activity in at speed scan testing", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kyushu institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology.", "DBLP authors": ["Tsung-Tang Chen", "Wei-Lin Li", "Po-Han Wu", "Jiann-Chyi Rau"], "year": 2009, "MAG papers": [{"PaperId": 2101232889, "PaperTitle": "new scheme of reducing shift and capture power using the x filling methodology", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tamkang university": 4.0}}], "source": "ES"}, {"DBLP title": "Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing.", "DBLP authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chi-Wei Yu"], "year": 2009, "MAG papers": [{"PaperId": 2161905658, "PaperTitle": "deterministic built in self test using multiple linear feedback shift registers for low power scan testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yuan ze university": 4.0}}], "source": "ES"}, {"DBLP title": "Low Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder.", "DBLP authors": ["Ming Gao", "Kwang-Ting Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2149602657, "PaperTitle": "low overhead time multiplexed online checking a case study of an h 264 decoder", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems.", "DBLP authors": ["Stefano Di Carlo", "Paolo Prinetto", "Alberto Scionti"], "year": 2009, "MAG papers": [{"PaperId": 2115485051, "PaperTitle": "a fpga based reconfigurable software architecture for highly dependable systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug.", "DBLP authors": ["Sandesh Prabhakar", "Michael S. Hsiao"], "year": 2009, "MAG papers": [{"PaperId": 2082209142, "PaperTitle": "using non trivial logic implications for trace buffer based silicon debug", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 65, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "A Post-Silicon Debug Support Using High-Level Design Description.", "DBLP authors": ["Yeonbok Lee", "Tasuku Nishihara", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2009, "MAG papers": [{"PaperId": 2135039505, "PaperTitle": "a post silicon debug support using high level design description", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "A Low Overhead On-Chip Path Delay Measurement Circuit.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2009, "MAG papers": [{"PaperId": 2155506703, "PaperTitle": "a low overhead on chip path delay measurement circuit", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Adaptive Test for Parametric Faults Based on Statistical Timing Information.", "DBLP authors": ["Michihiro Shintani", "Takumi Uezono", "Tomoyuki Takahashi", "Hiroyuki Ueyama", "Takashi Sato", "Kazumi Hatayama", "Takashi Aikyo", "Kazuya Masu"], "year": 2009, "MAG papers": [{"PaperId": 2108035230, "PaperTitle": "an adaptive test for parametric faults based on statistical timing information", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tokyo institute of technology": 4.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "A Delay Measurement Technique Using Signature Registers.", "DBLP authors": ["Kentaroh Katoh", "Toru Tanabe", "Haque Md Zahidul", "Kazuteru Namba", "Hideo Ito"], "year": 2009, "MAG papers": [{"PaperId": 2126378382, "PaperTitle": "a delay measurement technique using signature registers", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"chiba university": 5.0}}], "source": "ES"}, {"DBLP title": "Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test.", "DBLP authors": ["Chen-I Chung", "Jyun-Sian Jhou", "Ching-Hwa Cheng", "Sih-Yan Li"], "year": 2009, "MAG papers": [{"PaperId": 2139158434, "PaperTitle": "functional built in delay binning and calibration mechanism for on chip at speed self test", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"feng chia university": 4.0}}], "source": "ES"}, {"DBLP title": "A Practical Approach to Threshold Test Generation for Error Tolerant Circuits.", "DBLP authors": ["Hideyuki Ichihara", "Kenta Sutoh", "Yuki Yoshikawa", "Tomoo Inoue"], "year": 2009, "MAG papers": [{"PaperId": 2128382539, "PaperTitle": "a practical approach to threshold test generation for error tolerant circuits", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"hiroshima city university": 4.0}}], "source": "ES"}, {"DBLP title": "Speeding up SAT-Based ATPG Using Dynamic Clause Activation.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Daniel Tille", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 2098169468, "PaperTitle": "speeding up sat based atpg using dynamic clause activation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "N-distinguishing Tests for Enhanced Defect Diagnosis.", "DBLP authors": ["Gang Chen", "Janusz Rajski", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2009, "MAG papers": [{"PaperId": 2129388118, "PaperTitle": "n distinguishing tests for enhanced defect diagnosis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 2.0, "university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Compaction in SAT-Based ATPG.", "DBLP authors": ["Alejandro Czutro", "Ilia Polian", "Piet Engelke", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2009, "MAG papers": [{"PaperId": 2002476964, "PaperTitle": "dynamic compaction in sat based atpg", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of freiburg": 4.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "SIRUP: Switch Insertion in RedUndant Pipeline Structures for Yield and Yield/Area Improvement.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2009, "MAG papers": [{"PaperId": 2104193172, "PaperTitle": "sirup switch insertion in redundant pipeline structures for yield and yield area improvement", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Transaction Level Modeling and Design Space Exploration for SOC Test Architectures.", "DBLP authors": ["Chin-Yao Chang", "Chih-Yuan Hsiao", "Kuen-Jong Lee", "Alan P. Su"], "year": 2009, "MAG papers": [{"PaperId": 2107447253, "PaperTitle": "transaction level modeling and design space exploration for soc test architectures", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors.", "DBLP authors": ["Jun-Jie Zhu", "Wen-Ching Lin", "Jheng-Hao Ye", "Ming-Der Shieh"], "year": 2009, "MAG papers": [{"PaperId": 2130782752, "PaperTitle": "efficient software based self test methods for embedded digital signal processors", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "A Scalable Scan Architecture for Godson-3 Multicore Microprocessor.", "DBLP authors": ["Zichu Qi", "Hui Liu", "Xiangku Li", "Da Wang", "Yinhe Han", "Huawei Li", "Weiwu Hu"], "year": 2009, "MAG papers": [{"PaperId": 2121444186, "PaperTitle": "a scalable scan architecture for godson 3 multicore microprocessor", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Kiss the Scan Goodbye: A Non-scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time.", "DBLP authors": ["Michael S. Hsiao", "Mainak Banga"], "year": 2009, "MAG papers": [{"PaperId": 2099161646, "PaperTitle": "kiss the scan goodbye a non scan architecture for high coverage low test data volume and low test application time", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint.", "DBLP authors": ["Katherine Shu-Min Li", "Yu-Chen Hung", "Jr-Yang Huang"], "year": 2009, "MAG papers": [{"PaperId": 2111582811, "PaperTitle": "multiple scan trees synthesis for test time data and routing length reduction under output constraint", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging Partially Enhanced Scan for Improved Observability in Delay Fault Testing.", "DBLP authors": ["K. G. Deepak", "Robinson Reyna", "Virendra Singh", "Adit D. Singh"], "year": 2009, "MAG papers": [{"PaperId": 2120507587, "PaperTitle": "leveraging partially enhanced scan for improved observability in delay fault testing", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "BIST Driven Power Conscious Post-Manufacture Tuning of Wireless Transceiver Systems Using Hardware-Iterated Gradient Search.", "DBLP authors": ["Vishwanath Natarajan", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2099966101, "PaperTitle": "bist driven power conscious post manufacture tuning of wireless transceiver systems using hardware iterated gradient search", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Self-Calibrating Embedded RF Down-Conversion Mixers.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2029598782, "PaperTitle": "self calibrating embedded rf down conversion mixers", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A BIST Solution for the Functional Characterization of RF Systems Based on Envelope Response Analysis.", "DBLP authors": ["Manuel J. Barragan Asian", "Rafaella Fiorelli", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda", "Jos\u00e9 Luis Huertas"], "year": 2009, "MAG papers": [{"PaperId": 2145482964, "PaperTitle": "a bist solution for the functional characterization of rf systems based on envelope response analysis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Exploiting Zero-Crossing for the Analysis of FM Modulated Analog/RF Signals Using Digital ATE.", "DBLP authors": ["Nicolas Pous", "Florence Aza\u00efs", "Laurent Latorre", "Pascal Nouet", "Jochen Rivoir"], "year": 2009, "MAG papers": [{"PaperId": 2095882904, "PaperTitle": "exploiting zero crossing for the analysis of fm modulated analog rf signals using digital ate", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"verigy": 2.0}}], "source": "ES"}, {"DBLP title": "IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency.", "DBLP authors": ["Katherine Shu-Min Li", "Yi-Yu Liao", "Yuo-Wen Liu", "Jr-Yang Huang"], "year": 2009, "MAG papers": [{"PaperId": 2116902145, "PaperTitle": "ieee 1500 compatible interconnect test with maximal test concurrency", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Multiple-Core under Test Architecture for HOY Wireless Testing Platform.", "DBLP authors": ["Sung-Yu Chen", "Ying-Yen Chen", "Chun-Yu Yang", "Jing-Jia Liou"], "year": 2009, "MAG papers": [{"PaperId": 2120111681, "PaperTitle": "multiple core under test architecture for hoy wireless testing platform", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies.", "DBLP authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"], "year": 2009, "MAG papers": [{"PaperId": 2131071091, "PaperTitle": "partition based soc test scheduling with thermal and power constraints under deep submicron technologies", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Test Integration for SOC Supporting Very Low-Cost Testers.", "DBLP authors": ["Chun-Chuan Chi", "Chih-Yen Lo", "Te-Wen Ko", "Cheng-Wen Wu"], "year": 2009, "MAG papers": [{"PaperId": 2101177145, "PaperTitle": "test integration for soc supporting very low cost testers", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Anis Uzzaman"], "year": 2009, "MAG papers": [{"PaperId": 2120117419, "PaperTitle": "why is conventional atpg not sufficient for advanced low power designs", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "New Class of Tests for Open Faults with Considering Adjacent Lines.", "DBLP authors": ["Hiroshi Takahashi", "Yoshinobu Higami", "Yuzo Takamatsu", "Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2009, "MAG papers": [{"PaperId": 2110682590, "PaperTitle": "new class of tests for open faults with considering adjacent lines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tokushima": 2.0, "ehime university": 3.0, "meiji university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Pattern Selection and Customization Targeting Reduced Dynamic and Leakage Power Consumption.", "DBLP authors": ["Subhadip Kundu", "S. Krishna Kumar", "Santanu Chattopadhyay"], "year": 2009, "MAG papers": [{"PaperId": 2172244791, "PaperTitle": "test pattern selection and customization targeting reduced dynamic and leakage power consumption", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Deterministic Algorithms for ATPG under Leakage Constraints.", "DBLP authors": ["G\u00f6rschwin Fey"], "year": 2009, "MAG papers": [{"PaperId": 2082374775, "PaperTitle": "deterministic algorithms for atpg under leakage constraints", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power.", "DBLP authors": ["Jun Liu", "Yinhe Han", "Xiaowei Li"], "year": 2009, "MAG papers": [{"PaperId": 1988241478, "PaperTitle": "extended selective encoding of scan slices for reducing test data and test power", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "A Multi-dimensional Pattern Run-Length Method for Test Data Compression.", "DBLP authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chen-Lun Lee"], "year": 2009, "MAG papers": [{"PaperId": 2135844962, "PaperTitle": "a multi dimensional pattern run length method for test data compression", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yuan ze university": 4.0}}], "source": "ES"}, {"DBLP title": "Bit-Operation-Based Seed Augmentation for LFSR Reseeding with High Defect Coverage.", "DBLP authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Rubin A. Parekhji"], "year": 2009, "MAG papers": [{"PaperId": 2101888031, "PaperTitle": "bit operation based seed augmentation for lfsr reseeding with high defect coverage", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "A Non-Intrusive and Accurate Inspection Method for Segment Delay Variabilities.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2009, "MAG papers": [{"PaperId": 2160365501, "PaperTitle": "a non intrusive and accurate inspection method for segment delay variabilities", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Bridging Fault Diagnosis to Identify the Layer of Systematic Defects.", "DBLP authors": ["Po-Juei Chen", "James Chien-Mo Li", "Hsing Jasmine Chao"], "year": 2009, "MAG papers": [{"PaperId": 2006063458, "PaperTitle": "bridging fault diagnosis to identify the layer of systematic defects", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Delay Fault Diagnosis in Sequential Circuits.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"], "year": 2009, "MAG papers": [{"PaperId": 2099345347, "PaperTitle": "delay fault diagnosis in sequential circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "A Partially-Exhaustive Gate Transition Fault Model.", "DBLP authors": ["Brion L. Keller", "Dale Meehl", "Anis Uzzaman", "Richard Billings"], "year": 2009, "MAG papers": [{"PaperId": 2171742484, "PaperTitle": "a partially exhaustive gate transition fault model", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0, "cadence design systems": 3.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Integrator Leakage Characterization Technique and Its Application to Switched Capacitor Circuits Testing.", "DBLP authors": ["Chen-Yuan Yang", "Xuan-Lun Huang", "Jiun-Lang Huang"], "year": 2009, "MAG papers": [{"PaperId": 2145747431, "PaperTitle": "an on chip integrator leakage characterization technique and its application to switched capacitor circuits testing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits.", "DBLP authors": ["Joonsung Park", "Jaeyong Chung", "Jacob A. Abraham"], "year": 2009, "MAG papers": [{"PaperId": 2150394299, "PaperTitle": "lfsr based performance characterization of nonlinear analog and mixed signal circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "A Jitter Characterizing BIST with Pulse-Amplifying Technique.", "DBLP authors": ["An-Sheng Chao", "Soon-Jyh Chang"], "year": 2009, "MAG papers": [{"PaperId": 2146611331, "PaperTitle": "a jitter characterizing bist with pulse amplifying technique", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost Output Response Analyzer for the Built-in-Self-Test S-? Modulator Based on the Controlled Sine Wave Fitting Method.", "DBLP authors": ["Shao-Feng Hung", "Hao-Chiao Hong", "Sheng-Chuan Liang"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults.", "DBLP authors": ["Ad J. van de Goor", "Said Hamdioui", "Georgi Nedeltchev Gaydadjiev", "Zaid Al-Ars"], "year": 2009, "MAG papers": [{"PaperId": 2108917733, "PaperTitle": "new algorithms for address decoder delay faults and bit line imbalance faults", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Testability Exploration of 3-D RAMs and CAMs.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2009, "MAG papers": [{"PaperId": 2163356236, "PaperTitle": "testability exploration of 3 d rams and cams", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Fault Diagnosis Using Test Primitives in Random Access Memories.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui"], "year": 2009, "MAG papers": [{"PaperId": 2125924397, "PaperTitle": "fault diagnosis using test primitives in random access memories", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Test Generation for Designs with On-Chip Clock Generators.", "DBLP authors": ["Xijiang Lin", "Mark Kassab"], "year": 2009, "MAG papers": [{"PaperId": 2145598737, "PaperTitle": "test generation for designs with on chip clock generators", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "On the Generation of Functional Test Programs for the Cache Replacement Logic.", "DBLP authors": ["Wilson J. Perez", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda", "Alberto Paolo Tonda"], "year": 2009, "MAG papers": [{"PaperId": 2106770911, "PaperTitle": "on the generation of functional test programs for the cache replacement logic", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compact Test Generation for Small-Delay Defects Using Testable-Path Information.", "DBLP authors": ["Dong Xiang", "Boxue Yin", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2120645975, "PaperTitle": "compact test generation for small delay defects using testable path information", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "At-Speed Scan Test Method for the Timing Optimization and Calibration.", "DBLP authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2118267882, "PaperTitle": "at speed scan test method for the timing optimization and calibration", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay.", "DBLP authors": ["Song Jin", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li", "Guihai Yan"], "year": 2009, "MAG papers": [{"PaperId": 2109948238, "PaperTitle": "m ivc using multiple input vectors to minimize aging induced delay", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Analysis of Resistive Bridging Defects in a Synchronizer.", "DBLP authors": ["Hyoung-Kook Kim", "Wen-Ben Jone", "Laung-Terng Wang", "Shianling Wu"], "year": 2009, "MAG papers": [{"PaperId": 2112370576, "PaperTitle": "analysis of resistive bridging defects in a synchronizer", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of cincinnati": 2.0}}], "source": "ES"}, {"DBLP title": "On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification.", "DBLP authors": ["Po-Yuan Chen", "Cheng-Wen Wu", "Ding-Ming Kwai"], "year": 2009, "MAG papers": [{"PaperId": 2095790208, "PaperTitle": "on chip tsv testing for 3d ic before bonding using sense amplification", "Year": 2009, "CitationCount": 134, "EstimatedCitation": 173, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Pattern Selection for Potentially Harmful Open Defects in Power Distribution Networks.", "DBLP authors": ["Yubin Zhang", "Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2172128395, "PaperTitle": "test pattern selection for potentially harmful open defects in power distribution networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}]