{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666769218482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666769218482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:26:58 2022 " "Processing started: Wed Oct 26 15:26:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666769218482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666769218482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_static_top -c seg_led_static_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_static_top -c seg_led_static_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666769218482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666769218648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/quartus_obj/my/5_seg_led_static_top/rtl/time_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/quartus_obj/my/5_seg_led_static_top/rtl/time_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_count " "Found entity 1: time_count" {  } { { "../rtl/time_count.v" "" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/time_count.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666769218695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666769218695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 seg_led_static_top.v(33) " "Verilog HDL Expression warning at seg_led_static_top.v(33): truncated literal to match 25 bits" {  } { { "../rtl/seg_led_static_top.v" "" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666769218697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static_top " "Found entity 1: seg_led_static_top" {  } { { "../rtl/seg_led_static_top.v" "" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666769218697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666769218697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/seg_led_static.v" "" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666769218718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666769218718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_led_static_top " "Elaborating entity \"seg_led_static_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666769218739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_count time_count:u_time_count " "Elaborating entity \"time_count\" for hierarchy \"time_count:u_time_count\"" {  } { { "../rtl/seg_led_static_top.v" "u_time_count" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666769218745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_static seg_led_static:u_seg_led_static " "Elaborating entity \"seg_led_static\" for hierarchy \"seg_led_static:u_seg_led_static\"" {  } { { "../rtl/seg_led_static_top.v" "u_seg_led_static" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666769218769 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led_static.v" "" { Text "J:/FPGA/quartus_obj/my/5_seg_led_static_top/rtl/seg_led_static.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1666769219044 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1666769219045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666769219123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666769219255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666769219255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666769219278 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666769219278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666769219278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666769219278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666769219287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:26:59 2022 " "Processing ended: Wed Oct 26 15:26:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666769219287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666769219287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666769219287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666769219287 ""}
