INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/ANDgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/Shift_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sources_1/new/signext_5_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_5_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/archlabs/lab5/lab5.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
