CPU{regs: fromList [(dr,0),(jp,0),(pc,0),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,4),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,8),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,12),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,16),(ra,0),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,20),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,60),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,64),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,68),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,72),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,76),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,80),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,84),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,88),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,92),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,96),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,72),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,76),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,80),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,84),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,88),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,92),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,96),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,72),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,76),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,80),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,84),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,88),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,92),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,96),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,72),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,76),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,80),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,84),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,88),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,92),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,96),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,72),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,76),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,80),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,84),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,88),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,92),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,96),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,72),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,76),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,80),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,84),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,88),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,92),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,96),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,72),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,76),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,80),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,84),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,88),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,92),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,96),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,72),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,76),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,80),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,84),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,88),(ra,16),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,92),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,96),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,72),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,76),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,80),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,84),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,88),(ra,16),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,92),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,96),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,72),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,76),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,80),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,84),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,88),(ra,16),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,92),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,96),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,72),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,76),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,80),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,84),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,88),(ra,16),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,92),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,96),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,72),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,76),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,80),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,84),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,88),(ra,16),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,92),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,96),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,72),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,76),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,80),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,84),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,88),(ra,16),(rin,48),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,92),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,96),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,72),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,76),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,100),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,104),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,108),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,24),(ra,16),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,28),(ra,16),(rin,52),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,32),(ra,0),(rin,52),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,36),(ra,0),(rin,52),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,40),(ra,0),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,44),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,112),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,116),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,52),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,4),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,48),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,8),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,12),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,16),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,20),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,24),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,28),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,32),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,36),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,40),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,44),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,128),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,132),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,136),(ra,40),(rin,52),(rout,48),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,140),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,144),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,120),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,124),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,148),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,152),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,48),(ra,40),(rin,52),(rout,52),(sp,4088),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,52),(ra,40),(rin,52),(rout,52),(sp,4092),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,56),(ra,0),(rin,52),(rout,52),(sp,4092),(tr,0),(zero,0),(a0,52),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
"Halt: stopping execution"
