#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__DR CYREG_GPIO_PRT3_DR
#define Rx__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Rx__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Rx__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Rx__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rx__0__HSIOM_MASK 0x000000F0u
#define Rx__0__HSIOM_SHIFT 4u
#define Rx__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Rx__0__INTR CYREG_GPIO_PRT3_INTR
#define Rx__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Rx__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Rx__0__MASK 0x02u
#define Rx__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rx__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rx__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rx__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rx__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rx__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rx__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rx__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rx__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rx__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rx__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rx__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rx__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rx__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rx__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rx__0__PC CYREG_GPIO_PRT3_PC
#define Rx__0__PC2 CYREG_GPIO_PRT3_PC2
#define Rx__0__PORT 3u
#define Rx__0__PS CYREG_GPIO_PRT3_PS
#define Rx__0__SHIFT 1
#define Rx__DR CYREG_GPIO_PRT3_DR
#define Rx__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Rx__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Rx__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Rx__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Rx__INTR CYREG_GPIO_PRT3_INTR
#define Rx__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Rx__INTSTAT CYREG_GPIO_PRT3_INTR
#define Rx__MASK 0x02u
#define Rx__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rx__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rx__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rx__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rx__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rx__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rx__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rx__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rx__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rx__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rx__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rx__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rx__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rx__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rx__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rx__PC CYREG_GPIO_PRT3_PC
#define Rx__PC2 CYREG_GPIO_PRT3_PC2
#define Rx__PORT 3u
#define Rx__PS CYREG_GPIO_PRT3_PS
#define Rx__SHIFT 1

/* Tx */
#define Tx__0__DR CYREG_GPIO_PRT3_DR
#define Tx__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Tx__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Tx__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Tx__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Tx__0__HSIOM_MASK 0x0000000Fu
#define Tx__0__HSIOM_SHIFT 0u
#define Tx__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Tx__0__INTR CYREG_GPIO_PRT3_INTR
#define Tx__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Tx__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Tx__0__MASK 0x01u
#define Tx__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Tx__0__OUT_SEL_SHIFT 0u
#define Tx__0__OUT_SEL_VAL 1u
#define Tx__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Tx__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Tx__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Tx__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Tx__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Tx__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Tx__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Tx__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Tx__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Tx__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Tx__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Tx__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Tx__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Tx__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Tx__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Tx__0__PC CYREG_GPIO_PRT3_PC
#define Tx__0__PC2 CYREG_GPIO_PRT3_PC2
#define Tx__0__PORT 3u
#define Tx__0__PS CYREG_GPIO_PRT3_PS
#define Tx__0__SHIFT 0
#define Tx__DR CYREG_GPIO_PRT3_DR
#define Tx__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Tx__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Tx__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Tx__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Tx__INTR CYREG_GPIO_PRT3_INTR
#define Tx__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Tx__INTSTAT CYREG_GPIO_PRT3_INTR
#define Tx__MASK 0x01u
#define Tx__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Tx__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Tx__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Tx__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Tx__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Tx__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Tx__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Tx__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Tx__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Tx__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Tx__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Tx__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Tx__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Tx__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Tx__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Tx__PC CYREG_GPIO_PRT3_PC
#define Tx__PC2 CYREG_GPIO_PRT3_PC2
#define Tx__PORT 3u
#define Tx__PS CYREG_GPIO_PRT3_PS
#define Tx__SHIFT 0

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL1
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL1
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST1
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A01
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A11
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D01
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D11
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F01
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F11
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK0
#define UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A13
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D13
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F13
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A02
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A12
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D02
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D12
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F02
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F12
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK2
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST2

/* UART_IntClock */
#define UART_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define UART_IntClock__DIV_ID 0x00000041u
#define UART_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define UART_IntClock__PA_DIV_ID 0x000000FFu

/* SDPT_0 */
#define SDPT_0__0__DR CYREG_GPIO_PRT2_DR
#define SDPT_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SDPT_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SDPT_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SDPT_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SDPT_0__0__HSIOM_MASK 0x0000000Fu
#define SDPT_0__0__HSIOM_SHIFT 0u
#define SDPT_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SDPT_0__0__INTR CYREG_GPIO_PRT2_INTR
#define SDPT_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SDPT_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SDPT_0__0__MASK 0x01u
#define SDPT_0__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SDPT_0__0__OUT_SEL_SHIFT 0u
#define SDPT_0__0__OUT_SEL_VAL 3u
#define SDPT_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SDPT_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SDPT_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SDPT_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SDPT_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SDPT_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SDPT_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SDPT_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SDPT_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SDPT_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SDPT_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SDPT_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SDPT_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SDPT_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SDPT_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SDPT_0__0__PC CYREG_GPIO_PRT2_PC
#define SDPT_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define SDPT_0__0__PORT 2u
#define SDPT_0__0__PS CYREG_GPIO_PRT2_PS
#define SDPT_0__0__SHIFT 0
#define SDPT_0__DR CYREG_GPIO_PRT2_DR
#define SDPT_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SDPT_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SDPT_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SDPT_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SDPT_0__INTR CYREG_GPIO_PRT2_INTR
#define SDPT_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SDPT_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SDPT_0__MASK 0x01u
#define SDPT_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SDPT_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SDPT_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SDPT_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SDPT_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SDPT_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SDPT_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SDPT_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SDPT_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SDPT_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SDPT_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SDPT_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SDPT_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SDPT_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SDPT_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SDPT_0__PC CYREG_GPIO_PRT2_PC
#define SDPT_0__PC2 CYREG_GPIO_PRT2_PC2
#define SDPT_0__PORT 2u
#define SDPT_0__PS CYREG_GPIO_PRT2_PS
#define SDPT_0__SHIFT 0

/* SP8T_0 */
#define SP8T_0__0__DR CYREG_GPIO_PRT2_DR
#define SP8T_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SP8T_0__0__HSIOM_MASK 0x00000F00u
#define SP8T_0__0__HSIOM_SHIFT 8u
#define SP8T_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_0__0__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_0__0__MASK 0x04u
#define SP8T_0__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SP8T_0__0__OUT_SEL_SHIFT 4u
#define SP8T_0__0__OUT_SEL_VAL 2u
#define SP8T_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_0__0__PC CYREG_GPIO_PRT2_PC
#define SP8T_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_0__0__PORT 2u
#define SP8T_0__0__PS CYREG_GPIO_PRT2_PS
#define SP8T_0__0__SHIFT 2
#define SP8T_0__DR CYREG_GPIO_PRT2_DR
#define SP8T_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_0__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_0__MASK 0x04u
#define SP8T_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_0__PC CYREG_GPIO_PRT2_PC
#define SP8T_0__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_0__PORT 2u
#define SP8T_0__PS CYREG_GPIO_PRT2_PS
#define SP8T_0__SHIFT 2

/* SP8T_1 */
#define SP8T_1__0__DR CYREG_GPIO_PRT2_DR
#define SP8T_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SP8T_1__0__HSIOM_MASK 0x0000F000u
#define SP8T_1__0__HSIOM_SHIFT 12u
#define SP8T_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_1__0__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_1__0__MASK 0x08u
#define SP8T_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SP8T_1__0__OUT_SEL_SHIFT 6u
#define SP8T_1__0__OUT_SEL_VAL 1u
#define SP8T_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_1__0__PC CYREG_GPIO_PRT2_PC
#define SP8T_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_1__0__PORT 2u
#define SP8T_1__0__PS CYREG_GPIO_PRT2_PS
#define SP8T_1__0__SHIFT 3
#define SP8T_1__DR CYREG_GPIO_PRT2_DR
#define SP8T_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_1__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_1__MASK 0x08u
#define SP8T_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_1__PC CYREG_GPIO_PRT2_PC
#define SP8T_1__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_1__PORT 2u
#define SP8T_1__PS CYREG_GPIO_PRT2_PS
#define SP8T_1__SHIFT 3

/* SP8T_2 */
#define SP8T_2__0__DR CYREG_GPIO_PRT2_DR
#define SP8T_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SP8T_2__0__HSIOM_MASK 0x000F0000u
#define SP8T_2__0__HSIOM_SHIFT 16u
#define SP8T_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_2__0__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_2__0__MASK 0x10u
#define SP8T_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SP8T_2__0__OUT_SEL_SHIFT 8u
#define SP8T_2__0__OUT_SEL_VAL 2u
#define SP8T_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_2__0__PC CYREG_GPIO_PRT2_PC
#define SP8T_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_2__0__PORT 2u
#define SP8T_2__0__PS CYREG_GPIO_PRT2_PS
#define SP8T_2__0__SHIFT 4
#define SP8T_2__DR CYREG_GPIO_PRT2_DR
#define SP8T_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SP8T_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SP8T_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SP8T_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_2__INTR CYREG_GPIO_PRT2_INTR
#define SP8T_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SP8T_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define SP8T_2__MASK 0x10u
#define SP8T_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SP8T_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SP8T_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SP8T_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SP8T_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SP8T_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SP8T_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SP8T_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SP8T_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SP8T_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SP8T_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SP8T_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SP8T_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SP8T_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SP8T_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SP8T_2__PC CYREG_GPIO_PRT2_PC
#define SP8T_2__PC2 CYREG_GPIO_PRT2_PC2
#define SP8T_2__PORT 2u
#define SP8T_2__PS CYREG_GPIO_PRT2_PS
#define SP8T_2__SHIFT 4

/* SPDT_1 */
#define SPDT_1__0__DR CYREG_GPIO_PRT2_DR
#define SPDT_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPDT_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPDT_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPDT_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPDT_1__0__HSIOM_MASK 0x000000F0u
#define SPDT_1__0__HSIOM_SHIFT 4u
#define SPDT_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPDT_1__0__INTR CYREG_GPIO_PRT2_INTR
#define SPDT_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPDT_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPDT_1__0__MASK 0x02u
#define SPDT_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPDT_1__0__OUT_SEL_SHIFT 2u
#define SPDT_1__0__OUT_SEL_VAL 0u
#define SPDT_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPDT_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPDT_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPDT_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPDT_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPDT_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPDT_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPDT_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPDT_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPDT_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPDT_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPDT_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPDT_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPDT_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPDT_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPDT_1__0__PC CYREG_GPIO_PRT2_PC
#define SPDT_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPDT_1__0__PORT 2u
#define SPDT_1__0__PS CYREG_GPIO_PRT2_PS
#define SPDT_1__0__SHIFT 1
#define SPDT_1__DR CYREG_GPIO_PRT2_DR
#define SPDT_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPDT_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPDT_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPDT_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPDT_1__INTR CYREG_GPIO_PRT2_INTR
#define SPDT_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPDT_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPDT_1__MASK 0x02u
#define SPDT_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPDT_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPDT_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPDT_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPDT_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPDT_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPDT_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPDT_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPDT_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPDT_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPDT_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPDT_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPDT_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPDT_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPDT_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPDT_1__PC CYREG_GPIO_PRT2_PC
#define SPDT_1__PC2 CYREG_GPIO_PRT2_PC2
#define SPDT_1__PORT 2u
#define SPDT_1__PS CYREG_GPIO_PRT2_PS
#define SPDT_1__SHIFT 1

/* OutputReg */
#define OutputReg_Sync_ctrl_reg__0__MASK 0x01u
#define OutputReg_Sync_ctrl_reg__0__POS 0
#define OutputReg_Sync_ctrl_reg__1__MASK 0x02u
#define OutputReg_Sync_ctrl_reg__1__POS 1
#define OutputReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define OutputReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define OutputReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define OutputReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define OutputReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define OutputReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define OutputReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define OutputReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define OutputReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define OutputReg_Sync_ctrl_reg__2__MASK 0x04u
#define OutputReg_Sync_ctrl_reg__2__POS 2
#define OutputReg_Sync_ctrl_reg__3__MASK 0x08u
#define OutputReg_Sync_ctrl_reg__3__POS 3
#define OutputReg_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define OutputReg_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define OutputReg_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define OutputReg_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define OutputReg_Sync_ctrl_reg__4__MASK 0x10u
#define OutputReg_Sync_ctrl_reg__4__POS 4
#define OutputReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define OutputReg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define OutputReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define OutputReg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define OutputReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define OutputReg_Sync_ctrl_reg__MASK 0x1Fu
#define OutputReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define OutputReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define OutputReg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* uartRx_isr */
#define uartRx_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define uartRx_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define uartRx_isr__INTC_MASK 0x01u
#define uartRx_isr__INTC_NUMBER 0u
#define uartRx_isr__INTC_PRIOR_MASK 0xC0u
#define uartRx_isr__INTC_PRIOR_NUM 3u
#define uartRx_isr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define uartRx_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define uartRx_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "RF_Switch_Matrix"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 1500000U
#define CYDEV_BCLK__SYSCLK__KHZ 1500U
#define CYDEV_BCLK__SYSCLK__MHZ 1U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x1800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CydwClock_1__DIV_ID 0x00000040u
#define CydwClock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CydwClock_1__PA_DIV_ID 0x000000FFu
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
