warm standbi hierarch structur processcontrol program classifi standbi redund design space processcontrol program follow three categori cold standbi warm standbi hot standbi design paramet warm standbi identifi reliabl system use warm standbi evalu compar hot standbi analysi indic warm standbi scheme particularli suitabl longliv unmaintain system especi oper harsh environ burst hardwar failur possibl feasibl warm standbi demonstr simul chemic batch reactor system b introduct processcontrol program control manufactur system often organ multilevel hierarch control structur higher level process formul longterm control strategi eg optim resourc manag wherea lower level process perform realtim control function 113 longterm natur decis made non realtim upper level process mean system may abl toler temporari loss process eg use suboptim strategi howev loss critic realtim process disrupt whole system suggest differ fault toler techniqu adopt upper lower level process sinc reliabl requir quit differ standbi replac approach 26712 econom effici way achiev fault toler reason cost process control hierarchi one scheme term cold standbi one copi process activ time copi alloc processor design failstop 11 ie abl detect contain fault normal cours oper use redund hardwar selfcheck circuit 810 processor faulti process resid fail processor assign spare processor function processor spare processor avail main disadvantag cold standbi scheme long recoveri time load restart backup copi problem overcom work support part nation scienc foundat grant ccr9110816 us nuclear regulatori commiss award nrc0492090 opinion find conclus recommend express herein author necessarili reflect view nrc ir chen depart comput inform scienc univers mississippi weir 302 univers ms 38677 fb bastani depart comput scienc univers houston houston use hot standbi scheme two copi allow run time differ failstop processor one copi serv primari other serv activ backup primari copi fail due failur processor resid backup copi run anoth processor take instantan without recoveri time delay howev er hot standbi approach requir date copi process may costeffect upper level process requir instantan recoveri paper develop warm standbi scheme copi process may partial copi instead full copi hot standbi scheme design space replic envis cold standbi singl activ copi process henc activ copi b hot standbi multipl activ full copi process c warm standbi also multipl activ copi process partial copi warm standbi suitabl upper level process incur medium cost moder recoveri time delay compar standbi scheme although potenti also use lower level process less timecrit rest paper organ follow section ii defin mean warm standbi copi hierarch structur system oppos hot standbi copi identifi design paramet warm standbi scheme section iii present reliabl analysi warm standbi simul evalu use simul chemic batch reactor final section iv conclud paper outlin futur research area ii definit warm standbi copi first defin fault model assum processor fail failur detect redund hardwar ceas oper case machin behav unexpectedli assumpt satisfi use techniqu base failstop processor 11 exampl warm standbi copi consid part processcontrol system temperatur profil control control process accord prescrib optim timetemperatur curv control process monitor temperatur sensor input calcul actuat output effect temperatur chang goal minim mean squar error actual temperatur profil optim temperatur profil toler possibl failur control process standbi copi creat anoth comput standbi copi figur 1 differ detail view temperatur profil figur 2 abstract hierarchi implement three way view control inform primari copi frequenc receiv temperatur sensor input primari copi b partial view control inform henc frequenc receiv sensor input less primari copi c view control inform henc frequenc receiv sensor input zero three implement correspond hot standbi warm standbi cold standbi scheme respect figur 1 illustr sensor input temperatur profil perceiv standbi copi use hot warm cold standbi scheme respect effect sensor input temperatur profil view differ level detail rang detail one correspond use maximum sensor sampl frequenc least detail one correspond use minimum sensor sampl frequenc two implic exampl must point first warm standbi copi although possess partial view sensor input temperatur profil still use summar view temperatur profil eg may still know maximum temperatur attain etc allow warm standbi immedi take charg use summar inform without start scratch cold standbi scheme second amount process power creat maintain standbi copi proport sampl frequenc henc warm standbi copi consum much process power hot standbi copi sinc sampl rate low er mean hardwar cost higher degre replic may achiev use warm standbi instead hot standbi copi higher degre replic hardwar cost provid system better reliabl particularli longliv unmaintain system oper harsh environ burst hardwar failur possibl process copi toler multipl processor failur reliabl analysi perform later section 3 illustr point follow give formal definit primari standbi copi control process interact control process hierarch structur system definit illustr use system shown figur 2 consist 4 applic process b c 21 senior function copi process may impos partial load processor depend design paramet call senior copi formal let denot set process hierarch control system eg b c figur 2 let p denot set avail processor let fg parent function eg figur hierarch structur load function eg instrsec process capac eg instrsec processor p senior function alloc copi process processor thu copi process senior oea p 1 mean copi either primari copi hot standbi copi run full load la processor indic processor p execut valu 0 1 mean copi process warm standbi copi impos oea pla load processor p alloc must satisfi follow constraint a2a 22 logic commun link convent hierarch structur par entchild processpair one parenttochild logic commun link send control instruct one childtopar logic commun link transmit statu inform hierarch structur warm standbi copi similar logic commun link use howev logic commun link need capac formal let word allocationa set processor least one copi primarya set processor senior copi two set activ logic commun link hierarchi ffl parenttochild link x iff 9a 2 allocationa capac link proport oea ffl childtopar link x iff 9a 2 allocationa capac link proport oea notic load commun subsystem warm standbi hot standbi scheme sinc sourc inform set primari node destin set alloc node receiv full copi one alloc primari node get complet inform otherwis receiv partial inform iii evalu first show use warm standbi copi instead hot standbi copi enhanc system reliabl design condit statement true investig present simul evalu warm standbi scheme use case studi 31 reliabl partial replic point section ii sinc warm standbi ie partial copi requir less process power full copi standbi copi hardwar cost use toler hardwar failur result system less vulner hardwar failur direct consequ effect enhanc reliabl time increas softwar complex sinc copi process run program nevertheless design tradeoff associ use warm standbi copi hot standbi copi exist possibl warm standbi copi may abl deal control situat take control period requir partial copi advanc senior becom full copi initi take charg call vulner period depend copi senior follow present analysi illustr condit warm standbi scheme may favor hot standbi scheme consid case alloc 2 process b 4 processor parent b thu import system function fail time cp processor process capabl load one full copi either b assum processor function exponenti distribut time rate fail stay repair capabl system consid follow two way achiev fault toler mean standbi redund 1 use hot standbi copi eg 1 oeb p 3 consist seri structur two subsystem one consist p 1 contain full copi parallel structur consist p 3 p 4 contain full copi b also parallel structur reliabl system given 2 use warm standbi copi eg oea p 3 senior 05 mean copi run onehalf load processor alloc reliabl system bound reliabl 2outof4 system let x 1 p aliv let 0 p fail denot complement x structur function system 3 upper bound reliabl warm standbi system given rtj upper bound better reliabl hot standbi system howev lower bound reliabl given rtj lower bound reason reliabl less upper bound probabl faulti control decis warm standbi process gather suffici inform becom primari control primari fail develop detail reliabl model 5 assum partial copi process process b take take exponenti distribut time vulner period rate b respect becom primari copi moreov model fact vulner period softwar failur rate repres rate partial copi fail deal control task take detail calcul 5 show reliabl system use warm standbi copi better use hot standbi copi softwar failur rate partial copi decreas recoveri rate partial copi increas observ reliabl warm standbi system alway better hot standbi system figur 3 compar reliabl two system paramet vari proportion compar magnitud warm standbi system provid better reliabl hot standbi system underli hardwar becom unreli explan state transit could lead system failur warm standbi system mostli due rather probabl state transit lead system failur warm standbi system less hot standbi system sinc state warm standbi system con sequent reliabl warm standbi system declin lesser extent hot standbi system increas sinc increas increas order magnitud convers order magnitud higher eg 10 warm standbi system suffer increas sinc increas extra order magnitud time probabl state transit lead system failur warm standbi system greatli increas summari conclud warm standbi scheme favor order magnitud favor situat like underli hardwar unreli andor recoveri rate high 32 simul evalu figur 3 reliabl hot standbi warm standbi lower upper bound figur 4 batch reactor section first develop processcontrol program simul experiment chemic batch reactor system illustr warm standbi techniqu prac tice present simul result analyz effect variou paramet reliabl recoveri procedur case studi physic environ batch reactor control process embed simul howev control process complet implement instead simul oper realtim environ simul send sensor data everi 4t interv control process receiv control action respons sensor event eg open fraction steam valv control process simul updat state environ eg temperatur pressur 4t base state advanc simul clock 4t 321 chemic batch reactor system consid batch reactor sketch figur 4 firstord consecut reaction take place reactor time proce reactant correspond solut concentr ca initi charg vessel steam fed jacket bring reactor temperatur consecut reaction begin cool water later ad jacket remov exotherm heat reaction product desir compon solut concentr cb control process let reaction go long much b react form compound c solut concentr cc consequ yield b low hand control process stop reaction earli littl react convers yield b low therefor control process need control batch reaction follow specif temperatur profil ie time vs temperatur profil order optim yield actual temperatur adjust control control two splitrang valv steam valv water valv fraction steam valv open x fraction water valv open xw determin output signal p c produc temperatur actuat steam valv wide open p close p c 9 water valv close p c 9 wide open 3 henc control process need commun close temperatur control properli adjust temperatur reactor figur 5 show instanc optimum temperatur concentr profil tmax repres maximum temperatur c j repres concentr b c reaction run longer opt yield figur 5 batch profil figur 6 control hierarchi batch reactor system b decreas complet set equat describ kinet firstord consecut reaction found 9 322 hierarch structur control program control process describ implement 4level control hierarchi figur level 4 level control inventori chemic schedul batch reaction mainten product level etc level 3 level govern kinet differ batch reaction eg formul optim temperatur pro file level 2 level consist process ie master control process control batch reaction use optim temperatur profil provid level 3 process respons master control process includ minim mean squar error mse actual desir reactor temperatur profil cbdesir gammac bactual cbdesir 3 final concentr product b b dynam formul desir jacket temperatur profil one segment time follow level 1 process mse defin batch batch x desir actual tj batch total batch reaction time minut level 1 level consist special process ie jacket temperatur control process respons regul jacket temperatur chang control steam cool water valv flow rate prescrib jacket temperatur profil formul level 2 process follow focu attent level 2 process master control process level 1 process jacket temperatur control process control hierarchi hierarch control structur level 1 2 normal made fault toler onlin repair practic lower level realtim control assum level 3 process formul desir temperatur profil follow master control process alloc processor system four processor master jacket process alloc control batch reaction also assum level 2 level 1 process consum fraction process power processor ratio equival senior exampl copi senior 1 consum full process power processor alloc senior function level 2 master control process replic three processor function figur 7 data structur describ temperatur profil copi oem primari copi provid direct control batch reactor other serv partial copi hand level 1 jacket temperatur control process j replic three processor 10 oej p 4 copi primari copi provid direct control jacket temperatur recal copi consum fraction process power processor ratio equival senior oem p 3 oem p 4 furthermor junior copi becom primari copi partial copi resid processor depriv process power exampl oem junior copi oem advanc senior oem p 3 due detect failur primari copi junior copi oej depriv process power processor p 3 implement achiev schedul die time failur primari copi occur knowledg represent use knowledg represent describ desir actual reactor jacket temperatur profil copi j figur 7 show data structur use describ temperatur profil 60t slot could fill per minut repres sensor sampl interv second degre slot fill proport copi senior exampl everi nth slot fill copi control process senior equal 1n data structur allow temperatur profil describ differ level detail ie number fill slot increas temperatur profil known greater detail consequ copi low senior probabl uptod inform less frequent updat inform phase rate chang temperatur slope etc less uptod inform temperatur slot note implement primari copi send differ inform differ copi j henc broadcast protocol sampl copi sampl rate proport senior could use simul batch reactor environ control environ master jacket process embed simul follow three process run processor 1 environ process simul physic environ batch reactor sensor subsystem 2 channel process simul underli commun subsystem vari degre chan tabl 1 paramet batch reactor control program tabl 2 mse cb singl doubl tripl processor failur nel capac simul chang input queue length paramet call c channel 3 supervisor control process simul level 3 process three simul process togeth three copi master control process three copi jacket temperatur control process commun one anoth channel process fault recoveri procedur process failur detect implement aliv aliv messag specif process respond aliv messag n broadcast program param eter consecut broadcast interv broadcast interv sensor sampl interv implement process consid dead recoveri action taken junior copi upon detect failur senior counterpart advanc senior either 02 06 06 10 b acquir detail control inform supervisor control process desir temperatur profil environ process sensor data frequenc proport new senior new senior 10 junior copi take charg immedi gradual acquir inform environ recoveri action taken junior copi j except parent process acquir desir jacket temperatur profil primari copi 323 simul result paramet control program shown tabl 1 tabl 2 compar case singl doubl tripl processor failur term mse mean squar error actual optim temperatur profil final yield cb time processor failur chosen critic moment batch reac tion name time phase chang occur 14th minut mark tabl 2 see copi exampl copi j process fail processor batch reaction goe unattend final yield cb becom quit low fact equal zero much b con sume hand case even case tripl failur eg p copi still surviv yield cb quit good partli due fact batch reactor intrins setpoint base reactor system thu temporari outofsync control environ process toler short period time without caus catastroph damag howev also point import use partial copi provid fault toler even partial copi senior equal 02 make signific differ experiment result 4 show case least one partial copi surviv failur level 1 level 2 process yield cb good mse never comparison simul result case use full copi obviou latter case p 1 p 2 may alloc master control process p 3 may alloc jacket control process henc critic doubl failur occur name p 1 p 2 p 3 p 4 batch reaction go unattend contrast result warm standbi observ doubl failur occur batch reaction alway proper control particular interest simul result compar case use cold standbi process former case disrupt continu control warm standbi process take wherea latter case cold standbi process would requir load restart period eg load temperatur histori log stabl storag restart period system left uncontrol iv summari paper develop faulttoler techniqu use varieti processcontrol sy tem techniqu provid good reliabl costeffect way incorpor concept warm stand case studi show surviv warm standbi copi senior low 02 make signific differ provid continu control failur occur compar studi reliabl partial hot standbi techniqu suggest warm standbi appear greatest advantag appli system whose underli hardwar unreli sever research area includ 1 develop decentr manag methodolog hierarch structur processcontrol program warm standbi analyz effect local global factor influenc distribut oe per process influenc local factor eg import process per processor affect global factor eg load balanc quirement 2 use framestructurebas knowledg represent techniqu facilit selflearn capabl control process eg via peertop commun exist among copi process extend case knowledg base repres frame structur larg 3 compar perform warm standbi use unreli commun protocol eg datagram servic hot standbi use reliabl protocol base timeout retransmiss acknowledg author wish thank five anonym review detail comment significantli improv qualiti paper r theori practic hierarch control star selftestingand repair com puter investig theori practic fault toler comput statist theori reliabl life test reliabl fulli partial replic system make process failsaf fault toler comput system a129 helicopt design analysi fault toler system evalu selfcheck version c68000 microprocessor failstop processor approach design fault toler comput system faulttoler design local ess processor develop reliabl industri control system tr failstop processor process model simul control chical engin aibas architectur selfstabil faulttoler distribut process control program analysi