

================================================================
== Vivado HLS Report for 'CCLabel'
================================================================
* Date:           Thu Mar 16 12:00:43 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        HLS_CCLabelling
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.69|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                               |                     |  Latency  |  Interval | Pipeline|
        |            Instance           |        Module       | min | max | min | max |   Type  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_CCLabel_firstPass_fu_73    |CCLabel_firstPass    |    ?|    ?|    ?|    ?|   none  |
        |grp_CCLabel_calCentroid_fu_95  |CCLabel_calCentroid  |    ?|    ?|    ?|    ?|   none  |
        |grp_CCLabel_preProcess_fu_118  |CCLabel_preProcess   |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|     16|    9176|  13214|
|Memory           |        9|      -|       2|      1|
|Multiplexer      |        -|      -|       -|    196|
|Register         |        -|      -|     137|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       15|     16|    9315|  13411|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      7|       8|     25|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+---------------------+---------+-------+------+------+
    |CCLabel_CRTLS_s_axi_U          |CCLabel_CRTLS_s_axi  |        0|      0|   144|   232|
    |grp_CCLabel_calCentroid_fu_95  |CCLabel_calCentroid  |        4|      0|  3836|  6500|
    |grp_CCLabel_firstPass_fu_73    |CCLabel_firstPass    |        2|     16|  4966|  6105|
    |grp_CCLabel_preProcess_fu_118  |CCLabel_preProcess   |        0|      0|   230|   377|
    +-------------------------------+---------------------+---------+-------+------+------+
    |Total                          |                     |        6|     16|  9176| 13214|
    +-------------------------------+---------------------+---------+-------+------+------+

    * Memory: 
    +------------------+------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------+---------+---+----+------+-----+------+-------------+
    |mark_U            |CCLabel_mark            |        2|  0|   0|  1024|   32|     1|        32768|
    |set_U             |CCLabel_set             |        1|  0|   0|    40|   32|     1|         1280|
    |status_U          |CCLabel_status          |        0|  2|   1|    40|    1|     1|           40|
    |totalIntensity_U  |CCLabel_totalIntensity  |        2|  0|   0|    40|   32|     1|         1280|
    |x_r_U             |CCLabel_totalIntensity  |        2|  0|   0|    40|   32|     1|         1280|
    |y_r_U             |CCLabel_totalIntensity  |        2|  0|   0|    40|   32|     1|         1280|
    +------------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                        |        9|  2|   1|  1224|  161|     6|        37928|
    +------------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Image_r_Addr_A           |  32|          3|   32|         96|
    |Image_r_EN_A             |   1|          3|    1|          3|
    |X_EN_A                   |   1|          2|    1|          2|
    |X_WEN_A                  |   4|          2|    4|          8|
    |Y_EN_A                   |   1|          2|    1|          2|
    |Y_WEN_A                  |   4|          2|    4|          8|
    |ap_NS_fsm                |   1|          7|    1|          7|
    |mark_address0            |  10|          3|   10|         30|
    |mark_ce0                 |   1|          3|    1|          3|
    |mark_we0                 |   1|          2|    1|          2|
    |set_address0             |   6|          3|    6|         18|
    |set_ce0                  |   1|          3|    1|          3|
    |set_we0                  |   1|          2|    1|          2|
    |status_address0          |   6|          3|    6|         18|
    |status_ce0               |   1|          3|    1|          3|
    |status_d0                |   1|          3|    1|          3|
    |status_we0               |   1|          3|    1|          3|
    |totalIntensity_address0  |   6|          3|    6|         18|
    |totalIntensity_ce0       |   1|          3|    1|          3|
    |totalIntensity_ce1       |   1|          2|    1|          2|
    |totalIntensity_d0        |  32|          3|   32|         96|
    |totalIntensity_we0       |   1|          3|    1|          3|
    |x_r_address0             |   6|          3|    6|         18|
    |x_r_ce0                  |   1|          3|    1|          3|
    |x_r_ce1                  |   1|          2|    1|          2|
    |x_r_d0                   |  32|          3|   32|         96|
    |x_r_we0                  |   1|          3|    1|          3|
    |y_r_address0             |   6|          3|    6|         18|
    |y_r_ce0                  |   1|          3|    1|          3|
    |y_r_ce1                  |   1|          2|    1|          2|
    |y_r_d0                   |  32|          3|   32|         96|
    |y_r_we0                  |   1|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 196|         91|  196|        577|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   6|   0|    6|          0|
    |grp_CCLabel_calCentroid_fu_95_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_CCLabel_firstPass_fu_73_ap_start_ap_start_reg    |   1|   0|    1|          0|
    |grp_CCLabel_preProcess_fu_118_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |imgHeight_read_reg_135                               |  32|   0|   32|          0|
    |imgWidth_read_reg_130                                |  32|   0|   32|          0|
    |pixNum_reg_141                                       |  32|   0|   32|          0|
    |setCount_reg_146                                     |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 137|   0|  137|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_AWREADY  | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_AWADDR   |  in |    6|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WVALID   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WREADY   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WDATA    |  in |   32|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WSTRB    |  in |    4|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARVALID  |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARREADY  | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARADDR   |  in |    6|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RVALID   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RREADY   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RDATA    | out |   32|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RRESP    | out |    2|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BVALID   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BREADY   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BRESP    | out |    2|    s_axi   |     CRTLS    |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |    CCLabel   | return value |
|interrupt            | out |    1| ap_ctrl_hs |    CCLabel   | return value |
|Image_r_Addr_A       | out |   32|    bram    |    Image_r   |     array    |
|Image_r_EN_A         | out |    1|    bram    |    Image_r   |     array    |
|Image_r_WEN_A        | out |    1|    bram    |    Image_r   |     array    |
|Image_r_Din_A        | out |    8|    bram    |    Image_r   |     array    |
|Image_r_Dout_A       |  in |    8|    bram    |    Image_r   |     array    |
|Image_r_Clk_A        | out |    1|    bram    |    Image_r   |     array    |
|Image_r_Rst_A        | out |    1|    bram    |    Image_r   |     array    |
|X_Addr_A             | out |   32|    bram    |       X      |     array    |
|X_EN_A               | out |    1|    bram    |       X      |     array    |
|X_WEN_A              | out |    4|    bram    |       X      |     array    |
|X_Din_A              | out |   32|    bram    |       X      |     array    |
|X_Dout_A             |  in |   32|    bram    |       X      |     array    |
|X_Clk_A              | out |    1|    bram    |       X      |     array    |
|X_Rst_A              | out |    1|    bram    |       X      |     array    |
|Y_Addr_A             | out |   32|    bram    |       Y      |     array    |
|Y_EN_A               | out |    1|    bram    |       Y      |     array    |
|Y_WEN_A              | out |    4|    bram    |       Y      |     array    |
|Y_Din_A              | out |   32|    bram    |       Y      |     array    |
|Y_Dout_A             |  in |   32|    bram    |       Y      |     array    |
|Y_Clk_A              | out |    1|    bram    |       Y      |     array    |
|Y_Rst_A              | out |    1|    bram    |       Y      |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

