cache_cpu_design.v,verilog,xil_defaultlib,../../../../HotCache.srcs/sources_1/bd/cache_cpu_design/sim/cache_cpu_design.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
