// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/09/2023 23:35:10"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vending_machine (
	nRST,
	clk,
	C,
	V,
	choice,
	P,
	E,
	D,
	ESTQ);
input 	nRST;
input 	clk;
input 	C;
input 	[8:0] V;
input 	[2:0] choice;
output 	[8:0] P;
output 	[8:0] E;
output 	[2:0] D;
output 	[8:0] ESTQ;

// Design Ports Information
// P[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[8]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[6]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[8]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[8]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nRST	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \P[0]~output_o ;
wire \P[1]~output_o ;
wire \P[2]~output_o ;
wire \P[3]~output_o ;
wire \P[4]~output_o ;
wire \P[5]~output_o ;
wire \P[6]~output_o ;
wire \P[7]~output_o ;
wire \P[8]~output_o ;
wire \E[0]~output_o ;
wire \E[1]~output_o ;
wire \E[2]~output_o ;
wire \E[3]~output_o ;
wire \E[4]~output_o ;
wire \E[5]~output_o ;
wire \E[6]~output_o ;
wire \E[7]~output_o ;
wire \E[8]~output_o ;
wire \D[0]~output_o ;
wire \D[1]~output_o ;
wire \D[2]~output_o ;
wire \ESTQ[0]~output_o ;
wire \ESTQ[1]~output_o ;
wire \ESTQ[2]~output_o ;
wire \ESTQ[3]~output_o ;
wire \ESTQ[4]~output_o ;
wire \ESTQ[5]~output_o ;
wire \ESTQ[6]~output_o ;
wire \ESTQ[7]~output_o ;
wire \ESTQ[8]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \V[0]~input_o ;
wire \V[8]~input_o ;
wire \V[7]~input_o ;
wire \V[6]~input_o ;
wire \V[4]~input_o ;
wire \V[2]~input_o ;
wire \V[1]~input_o ;
wire \accumulator|adder|bit1|sum~0_combout ;
wire \accumulator|temp2~2_combout ;
wire \C~input_o ;
wire \V[5]~input_o ;
wire \next_state~0_combout ;
wire \next_state~1_combout ;
wire \next_state~2_combout ;
wire \V[3]~input_o ;
wire \next_state~3_combout ;
wire \accumulator|temp2[7]~1_combout ;
wire \accumulator|adder|bit1|c_out~0_combout ;
wire \accumulator|temp2~3_combout ;
wire \accumulator|adder|bit2|c_out~0_combout ;
wire \accumulator|temp2~4_combout ;
wire \accumulator|adder|bit3|c_out~0_combout ;
wire \accumulator|temp2~5_combout ;
wire \accumulator|adder|bit4|c_out~0_combout ;
wire \accumulator|temp2~6_combout ;
wire \accumulator|adder|bit5|c_out~0_combout ;
wire \accumulator|temp2~7_combout ;
wire \accumulator|adder|bit6|c_out~0_combout ;
wire \accumulator|adder|bit6|c_out~1_combout ;
wire \accumulator|adder|bit6|c_out~2_combout ;
wire \accumulator|adder|bit7|sum~0_combout ;
wire \accumulator|temp2~8_combout ;
wire \accumulator|adder|bit7|c_out~0_combout ;
wire \accumulator|temp2~9_combout ;
wire \choice[2]~input_o ;
wire \choice[1]~input_o ;
wire \choice[0]~input_o ;
wire \mux|output[8]~1_combout ;
wire \mux|output[1]~0_combout ;
wire \subtractor|subtractor|bit2|c_out~0_combout ;
wire \subtractor|subtractor|bit4|c_out~0_combout ;
wire \next_state~4_combout ;
wire \next_state~6_combout ;
wire \nRST~input_o ;
wire \CSTATE~5_combout ;
wire \D~0_combout ;
wire \NSTATE~5_combout ;
wire \NSTATE~6_combout ;
wire \NSTATE~1_combout ;
wire \NSTATE~3_combout ;
wire \NSTATE~2_combout ;
wire \NSTATE~0_combout ;
wire \NSTATE~4_combout ;
wire \NSTATE~7_combout ;
wire \NSTATE~8_combout ;
wire \NSTATE~9_combout ;
wire \LessThan5~0_combout ;
wire \stock_S0_reg[31]~95_combout ;
wire \stock_S0_reg[0]~96_combout ;
wire \stock_S0_reg[1]~32_cout ;
wire \stock_S0_reg[1]~33_combout ;
wire \stock_S0_reg[1]~34 ;
wire \stock_S0_reg[2]~35_combout ;
wire \stock_S0_reg[2]~36 ;
wire \stock_S0_reg[3]~37_combout ;
wire \stock_S0_reg[3]~38 ;
wire \stock_S0_reg[4]~39_combout ;
wire \stock_S0_reg[4]~40 ;
wire \stock_S0_reg[5]~41_combout ;
wire \stock_S0_reg[5]~42 ;
wire \stock_S0_reg[6]~43_combout ;
wire \stock_S0_reg[6]~44 ;
wire \stock_S0_reg[7]~45_combout ;
wire \stock_S0_reg[7]~46 ;
wire \stock_S0_reg[8]~47_combout ;
wire \stock_S0_reg[8]~48 ;
wire \stock_S0_reg[9]~49_combout ;
wire \stock_S0_reg[9]~50 ;
wire \stock_S0_reg[10]~51_combout ;
wire \stock_S0_reg[10]~52 ;
wire \stock_S0_reg[11]~53_combout ;
wire \stock_S0_reg[11]~54 ;
wire \stock_S0_reg[12]~55_combout ;
wire \stock_S0_reg[12]~56 ;
wire \stock_S0_reg[13]~57_combout ;
wire \stock_S0_reg[13]~58 ;
wire \stock_S0_reg[14]~59_combout ;
wire \stock_S0_reg[14]~60 ;
wire \stock_S0_reg[15]~61_combout ;
wire \stock_S0_reg[15]~62 ;
wire \stock_S0_reg[16]~63_combout ;
wire \stock_S0_reg[16]~64 ;
wire \stock_S0_reg[17]~65_combout ;
wire \stock_S0_reg[17]~66 ;
wire \stock_S0_reg[18]~67_combout ;
wire \stock_S0_reg[18]~68 ;
wire \stock_S0_reg[19]~69_combout ;
wire \stock_S0_reg[19]~70 ;
wire \stock_S0_reg[20]~71_combout ;
wire \stock_S0_reg[20]~72 ;
wire \stock_S0_reg[21]~73_combout ;
wire \stock_S0_reg[21]~74 ;
wire \stock_S0_reg[22]~75_combout ;
wire \stock_S0_reg[22]~76 ;
wire \stock_S0_reg[23]~77_combout ;
wire \stock_S0_reg[23]~78 ;
wire \stock_S0_reg[24]~79_combout ;
wire \stock_S0_reg[24]~80 ;
wire \stock_S0_reg[25]~81_combout ;
wire \stock_S0_reg[25]~82 ;
wire \stock_S0_reg[26]~83_combout ;
wire \stock_S0_reg[26]~84 ;
wire \stock_S0_reg[27]~85_combout ;
wire \stock_S0_reg[27]~86 ;
wire \stock_S0_reg[28]~87_combout ;
wire \stock_S0_reg[28]~88 ;
wire \stock_S0_reg[29]~89_combout ;
wire \stock_S0_reg[29]~90 ;
wire \stock_S0_reg[30]~91_combout ;
wire \stock_S0_reg[30]~92 ;
wire \stock_S0_reg[31]~93_combout ;
wire \stock_S1_reg[31]~95_combout ;
wire \stock_S1_reg[0]~97_combout ;
wire \stock_S1_reg[1]~32_cout ;
wire \stock_S1_reg[1]~33_combout ;
wire \stock_S1_reg[31]~96_combout ;
wire \stock_S1_reg[1]~34 ;
wire \stock_S1_reg[2]~35_combout ;
wire \stock_S1_reg[2]~36 ;
wire \stock_S1_reg[3]~37_combout ;
wire \stock_S1_reg[3]~38 ;
wire \stock_S1_reg[4]~39_combout ;
wire \stock_S1_reg[4]~40 ;
wire \stock_S1_reg[5]~41_combout ;
wire \stock_S1_reg[5]~42 ;
wire \stock_S1_reg[6]~43_combout ;
wire \stock_S1_reg[6]~44 ;
wire \stock_S1_reg[7]~45_combout ;
wire \stock_S1_reg[7]~46 ;
wire \stock_S1_reg[8]~47_combout ;
wire \stock_S1_reg[8]~48 ;
wire \stock_S1_reg[9]~49_combout ;
wire \stock_S1_reg[9]~50 ;
wire \stock_S1_reg[10]~51_combout ;
wire \stock_S1_reg[10]~52 ;
wire \stock_S1_reg[11]~53_combout ;
wire \stock_S1_reg[11]~54 ;
wire \stock_S1_reg[12]~55_combout ;
wire \stock_S1_reg[12]~56 ;
wire \stock_S1_reg[13]~57_combout ;
wire \stock_S1_reg[13]~58 ;
wire \stock_S1_reg[14]~59_combout ;
wire \stock_S1_reg[14]~60 ;
wire \stock_S1_reg[15]~61_combout ;
wire \stock_S1_reg[15]~62 ;
wire \stock_S1_reg[16]~63_combout ;
wire \stock_S1_reg[16]~64 ;
wire \stock_S1_reg[17]~65_combout ;
wire \stock_S1_reg[17]~66 ;
wire \stock_S1_reg[18]~67_combout ;
wire \stock_S1_reg[18]~68 ;
wire \stock_S1_reg[19]~69_combout ;
wire \stock_S1_reg[19]~70 ;
wire \stock_S1_reg[20]~71_combout ;
wire \stock_S1_reg[20]~feeder_combout ;
wire \stock_S1_reg[20]~72 ;
wire \stock_S1_reg[21]~73_combout ;
wire \stock_S1_reg[21]~74 ;
wire \stock_S1_reg[22]~75_combout ;
wire \stock_S1_reg[22]~76 ;
wire \stock_S1_reg[23]~77_combout ;
wire \stock_S1_reg[23]~78 ;
wire \stock_S1_reg[24]~79_combout ;
wire \stock_S1_reg[24]~80 ;
wire \stock_S1_reg[25]~81_combout ;
wire \stock_S1_reg[25]~82 ;
wire \stock_S1_reg[26]~83_combout ;
wire \stock_S1_reg[26]~84 ;
wire \stock_S1_reg[27]~85_combout ;
wire \stock_S1_reg[27]~86 ;
wire \stock_S1_reg[28]~87_combout ;
wire \stock_S1_reg[28]~88 ;
wire \stock_S1_reg[29]~89_combout ;
wire \stock_S1_reg[29]~90 ;
wire \stock_S1_reg[30]~91_combout ;
wire \stock_S1_reg[30]~92 ;
wire \stock_S1_reg[31]~93_combout ;
wire \LessThan6~1_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~3_combout ;
wire \LessThan6~2_combout ;
wire \LessThan6~4_combout ;
wire \LessThan6~5_combout ;
wire \LessThan6~6_combout ;
wire \LessThan6~7_combout ;
wire \LessThan6~8_combout ;
wire \LessThan6~9_combout ;
wire \LessThan6~10_combout ;
wire \next_state~5_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \LessThan6~11_combout ;
wire \NSTATE~10_combout ;
wire \NSTATE~11_combout ;
wire \CSTATE~6_combout ;
wire \CSTATE.Coin_Reception~q ;
wire \CSTATE~7_combout ;
wire \CSTATE.salgado_dispensation~q ;
wire \CSTATE~8_combout ;
wire \CSTATE.INIT_STATE~q ;
wire \Selector0~0_combout ;
wire \accumulator|temp2~0_combout ;
wire \P~0_combout ;
wire \P~1_combout ;
wire \P~2_combout ;
wire \P~3_combout ;
wire \P~4_combout ;
wire \P~5_combout ;
wire \P~6_combout ;
wire \P~7_combout ;
wire \P~8_combout ;
wire \Selector9~0_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Selector7~0_combout ;
wire \subtractor|subtractor|bit2|sum~combout ;
wire \Selector7~1_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \subtractor|subtractor|bit4|sum~combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \subtractor|subtractor|bit8|sum~combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \stock_S2_reg[31]~95_combout ;
wire \stock_S2_reg[23]~78 ;
wire \stock_S2_reg[24]~79_combout ;
wire \stock_S2_reg[24]~80 ;
wire \stock_S2_reg[25]~81_combout ;
wire \stock_S2_reg[25]~82 ;
wire \stock_S2_reg[26]~83_combout ;
wire \stock_S2_reg[26]~84 ;
wire \stock_S2_reg[27]~85_combout ;
wire \stock_S2_reg[27]~86 ;
wire \stock_S2_reg[28]~87_combout ;
wire \stock_S2_reg[28]~88 ;
wire \stock_S2_reg[29]~89_combout ;
wire \stock_S2_reg[29]~90 ;
wire \stock_S2_reg[30]~91_combout ;
wire \stock_S2_reg[30]~92 ;
wire \stock_S2_reg[31]~93_combout ;
wire \stock_S2_reg[31]~96_combout ;
wire \stock_S2_reg[0]~97_combout ;
wire \stock_S2_reg[1]~32_cout ;
wire \stock_S2_reg[1]~33_combout ;
wire \stock_S2_reg[1]~34 ;
wire \stock_S2_reg[2]~35_combout ;
wire \stock_S2_reg[2]~36 ;
wire \stock_S2_reg[3]~37_combout ;
wire \stock_S2_reg[3]~38 ;
wire \stock_S2_reg[4]~39_combout ;
wire \stock_S2_reg[4]~40 ;
wire \stock_S2_reg[5]~41_combout ;
wire \stock_S2_reg[5]~42 ;
wire \stock_S2_reg[6]~43_combout ;
wire \stock_S2_reg[6]~44 ;
wire \stock_S2_reg[7]~45_combout ;
wire \stock_S2_reg[7]~46 ;
wire \stock_S2_reg[8]~47_combout ;
wire \stock_S2_reg[8]~48 ;
wire \stock_S2_reg[9]~49_combout ;
wire \stock_S2_reg[9]~50 ;
wire \stock_S2_reg[10]~51_combout ;
wire \stock_S2_reg[10]~52 ;
wire \stock_S2_reg[11]~53_combout ;
wire \stock_S2_reg[11]~54 ;
wire \stock_S2_reg[12]~55_combout ;
wire \stock_S2_reg[12]~56 ;
wire \stock_S2_reg[13]~57_combout ;
wire \stock_S2_reg[13]~58 ;
wire \stock_S2_reg[14]~59_combout ;
wire \stock_S2_reg[14]~60 ;
wire \stock_S2_reg[15]~61_combout ;
wire \stock_S2_reg[15]~62 ;
wire \stock_S2_reg[16]~63_combout ;
wire \stock_S2_reg[16]~64 ;
wire \stock_S2_reg[17]~65_combout ;
wire \stock_S2_reg[17]~66 ;
wire \stock_S2_reg[18]~67_combout ;
wire \stock_S2_reg[18]~68 ;
wire \stock_S2_reg[19]~69_combout ;
wire \stock_S2_reg[19]~70 ;
wire \stock_S2_reg[20]~71_combout ;
wire \stock_S2_reg[20]~72 ;
wire \stock_S2_reg[21]~73_combout ;
wire \stock_S2_reg[21]~74 ;
wire \stock_S2_reg[22]~75_combout ;
wire \stock_S2_reg[22]~76 ;
wire \stock_S2_reg[23]~77_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~7_combout ;
wire \LessThan2~8_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~9_combout ;
wire \D[0]~1_combout ;
wire \stock_S4_reg[31]~36_combout ;
wire \stock_S4_reg[0]~41_combout ;
wire \stock_S4_reg[1]~33_cout ;
wire \stock_S4_reg[1]~34_combout ;
wire \stock_S4_reg[1]~35 ;
wire \stock_S4_reg[2]~37_combout ;
wire \stock_S4_reg[2]~38 ;
wire \stock_S4_reg[3]~39_combout ;
wire \stock_S4_reg[3]~40 ;
wire \stock_S4_reg[4]~42_combout ;
wire \stock_S4_reg[4]~43 ;
wire \stock_S4_reg[5]~44_combout ;
wire \stock_S4_reg[5]~45 ;
wire \stock_S4_reg[6]~46_combout ;
wire \stock_S4_reg[6]~47 ;
wire \stock_S4_reg[7]~48_combout ;
wire \stock_S4_reg[7]~49 ;
wire \stock_S4_reg[8]~50_combout ;
wire \stock_S4_reg[8]~51 ;
wire \stock_S4_reg[9]~52_combout ;
wire \stock_S4_reg[9]~53 ;
wire \stock_S4_reg[10]~54_combout ;
wire \stock_S4_reg[10]~55 ;
wire \stock_S4_reg[11]~56_combout ;
wire \stock_S4_reg[11]~57 ;
wire \stock_S4_reg[12]~58_combout ;
wire \stock_S4_reg[12]~59 ;
wire \stock_S4_reg[13]~60_combout ;
wire \stock_S4_reg[13]~61 ;
wire \stock_S4_reg[14]~62_combout ;
wire \stock_S4_reg[14]~63 ;
wire \stock_S4_reg[15]~64_combout ;
wire \stock_S4_reg[15]~65 ;
wire \stock_S4_reg[16]~66_combout ;
wire \stock_S4_reg[16]~67 ;
wire \stock_S4_reg[17]~68_combout ;
wire \stock_S4_reg[17]~69 ;
wire \stock_S4_reg[18]~70_combout ;
wire \stock_S4_reg[18]~feeder_combout ;
wire \stock_S4_reg[18]~71 ;
wire \stock_S4_reg[19]~72_combout ;
wire \stock_S4_reg[19]~feeder_combout ;
wire \stock_S4_reg[19]~73 ;
wire \stock_S4_reg[20]~74_combout ;
wire \stock_S4_reg[20]~75 ;
wire \stock_S4_reg[21]~76_combout ;
wire \stock_S4_reg[21]~77 ;
wire \stock_S4_reg[22]~78_combout ;
wire \stock_S4_reg[22]~79 ;
wire \stock_S4_reg[23]~80_combout ;
wire \stock_S4_reg[23]~81 ;
wire \stock_S4_reg[24]~82_combout ;
wire \stock_S4_reg[24]~83 ;
wire \stock_S4_reg[25]~84_combout ;
wire \stock_S4_reg[25]~85 ;
wire \stock_S4_reg[26]~86_combout ;
wire \stock_S4_reg[26]~87 ;
wire \stock_S4_reg[27]~88_combout ;
wire \stock_S4_reg[27]~89 ;
wire \stock_S4_reg[28]~90_combout ;
wire \stock_S4_reg[28]~91 ;
wire \stock_S4_reg[29]~92_combout ;
wire \LessThan4~8_combout ;
wire \stock_S4_reg[29]~93 ;
wire \stock_S4_reg[30]~94_combout ;
wire \LessThan4~9_combout ;
wire \stock_S4_reg[30]~95 ;
wire \stock_S4_reg[31]~96_combout ;
wire \LessThan4~6_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~7_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~4_combout ;
wire \stock_S4_reg[31]~31_combout ;
wire \D[0]~2_combout ;
wire \D[0]~3_combout ;
wire \stock_S3_reg[31]~36_combout ;
wire \stock_S3_reg[0]~41_combout ;
wire \stock_S3_reg[1]~33_cout ;
wire \stock_S3_reg[1]~34_combout ;
wire \stock_S3_reg[1]~35 ;
wire \stock_S3_reg[2]~37_combout ;
wire \stock_S3_reg[2]~38 ;
wire \stock_S3_reg[3]~39_combout ;
wire \stock_S3_reg[3]~40 ;
wire \stock_S3_reg[4]~42_combout ;
wire \stock_S3_reg[4]~43 ;
wire \stock_S3_reg[5]~44_combout ;
wire \stock_S3_reg[5]~45 ;
wire \stock_S3_reg[6]~46_combout ;
wire \stock_S3_reg[6]~47 ;
wire \stock_S3_reg[7]~48_combout ;
wire \stock_S3_reg[7]~49 ;
wire \stock_S3_reg[8]~50_combout ;
wire \stock_S3_reg[8]~51 ;
wire \stock_S3_reg[9]~52_combout ;
wire \stock_S3_reg[9]~53 ;
wire \stock_S3_reg[10]~54_combout ;
wire \stock_S3_reg[10]~55 ;
wire \stock_S3_reg[11]~56_combout ;
wire \stock_S3_reg[11]~57 ;
wire \stock_S3_reg[12]~58_combout ;
wire \stock_S3_reg[12]~59 ;
wire \stock_S3_reg[13]~60_combout ;
wire \stock_S3_reg[13]~61 ;
wire \stock_S3_reg[14]~62_combout ;
wire \stock_S3_reg[14]~63 ;
wire \stock_S3_reg[15]~64_combout ;
wire \stock_S3_reg[15]~65 ;
wire \stock_S3_reg[16]~66_combout ;
wire \stock_S3_reg[16]~67 ;
wire \stock_S3_reg[17]~68_combout ;
wire \stock_S3_reg[17]~69 ;
wire \stock_S3_reg[18]~70_combout ;
wire \stock_S3_reg[18]~feeder_combout ;
wire \stock_S3_reg[18]~71 ;
wire \stock_S3_reg[19]~72_combout ;
wire \stock_S3_reg[19]~73 ;
wire \stock_S3_reg[20]~74_combout ;
wire \stock_S3_reg[20]~feeder_combout ;
wire \stock_S3_reg[20]~75 ;
wire \stock_S3_reg[21]~76_combout ;
wire \stock_S3_reg[21]~77 ;
wire \stock_S3_reg[22]~78_combout ;
wire \stock_S3_reg[22]~feeder_combout ;
wire \stock_S3_reg[22]~79 ;
wire \stock_S3_reg[23]~80_combout ;
wire \stock_S3_reg[23]~81 ;
wire \stock_S3_reg[24]~82_combout ;
wire \stock_S3_reg[24]~83 ;
wire \stock_S3_reg[25]~84_combout ;
wire \stock_S3_reg[25]~85 ;
wire \stock_S3_reg[26]~86_combout ;
wire \stock_S3_reg[26]~87 ;
wire \stock_S3_reg[27]~88_combout ;
wire \stock_S3_reg[27]~89 ;
wire \stock_S3_reg[28]~90_combout ;
wire \stock_S3_reg[28]~91 ;
wire \stock_S3_reg[29]~92_combout ;
wire \stock_S3_reg[29]~93 ;
wire \stock_S3_reg[30]~94_combout ;
wire \stock_S3_reg[30]~95 ;
wire \stock_S3_reg[31]~96_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~7_combout ;
wire \LessThan3~8_combout ;
wire \LessThan3~9_combout ;
wire \stock_S3_reg[31]~31_combout ;
wire \D[0]~4_combout ;
wire \D[0]~5_combout ;
wire \D[0]~6_combout ;
wire \D[0]~reg0_q ;
wire \D~7_combout ;
wire \D[1]~reg0_q ;
wire \D~8_combout ;
wire \D[2]~reg0_q ;
wire \ESTQ~2_combout ;
wire \ESTQ~5_combout ;
wire \ESTQ~3_combout ;
wire \ESTQ~4_combout ;
wire [8:0] price_reg;
wire [31:0] stock_S1_reg;
wire [31:0] stock_S0_reg;
wire [8:0] \accumulator|temp2 ;
wire [2:0] choice_reg;
wire [8:0] \mux|output ;
wire [31:0] stock_S2_reg;
wire [31:0] stock_S3_reg;
wire [31:0] stock_S4_reg;


// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \P[0]~output (
	.i(\P~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[0]~output .bus_hold = "false";
defparam \P[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \P[1]~output (
	.i(\P~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[1]~output .bus_hold = "false";
defparam \P[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \P[2]~output (
	.i(\P~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[2]~output .bus_hold = "false";
defparam \P[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \P[3]~output (
	.i(\P~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[3]~output .bus_hold = "false";
defparam \P[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \P[4]~output (
	.i(\P~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[4]~output .bus_hold = "false";
defparam \P[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \P[5]~output (
	.i(\P~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[5]~output .bus_hold = "false";
defparam \P[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \P[6]~output (
	.i(\P~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[6]~output .bus_hold = "false";
defparam \P[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \P[7]~output (
	.i(\P~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[7]~output .bus_hold = "false";
defparam \P[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \P[8]~output (
	.i(\P~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[8]~output .bus_hold = "false";
defparam \P[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \E[0]~output (
	.i(\Selector9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[0]~output .bus_hold = "false";
defparam \E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \E[1]~output (
	.i(\Selector8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[1]~output .bus_hold = "false";
defparam \E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \E[2]~output (
	.i(\Selector7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[2]~output .bus_hold = "false";
defparam \E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \E[3]~output (
	.i(\Selector6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[3]~output .bus_hold = "false";
defparam \E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \E[4]~output (
	.i(\Selector5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[4]~output .bus_hold = "false";
defparam \E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \E[5]~output (
	.i(\Selector4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[5]~output .bus_hold = "false";
defparam \E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \E[6]~output (
	.i(\Selector3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[6]~output .bus_hold = "false";
defparam \E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \E[7]~output (
	.i(\Selector2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[7]~output .bus_hold = "false";
defparam \E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \E[8]~output (
	.i(\Selector1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[8]~output .bus_hold = "false";
defparam \E[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \D[0]~output (
	.i(\D[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[0]~output .bus_hold = "false";
defparam \D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \D[1]~output (
	.i(\D[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[1]~output .bus_hold = "false";
defparam \D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \D[2]~output (
	.i(\D[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[2]~output .bus_hold = "false";
defparam \D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \ESTQ[0]~output (
	.i(\ESTQ~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[0]~output .bus_hold = "false";
defparam \ESTQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \ESTQ[1]~output (
	.i(\ESTQ~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[1]~output .bus_hold = "false";
defparam \ESTQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N2
cycloneiv_io_obuf \ESTQ[2]~output (
	.i(!\ESTQ~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[2]~output .bus_hold = "false";
defparam \ESTQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \ESTQ[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[3]~output .bus_hold = "false";
defparam \ESTQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \ESTQ[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[4]~output .bus_hold = "false";
defparam \ESTQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \ESTQ[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[5]~output .bus_hold = "false";
defparam \ESTQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \ESTQ[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[6]~output .bus_hold = "false";
defparam \ESTQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \ESTQ[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[7]~output .bus_hold = "false";
defparam \ESTQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \ESTQ[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[8]~output .bus_hold = "false";
defparam \ESTQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \V[0]~input (
	.i(V[0]),
	.ibar(gnd),
	.o(\V[0]~input_o ));
// synopsys translate_off
defparam \V[0]~input .bus_hold = "false";
defparam \V[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \V[8]~input (
	.i(V[8]),
	.ibar(gnd),
	.o(\V[8]~input_o ));
// synopsys translate_off
defparam \V[8]~input .bus_hold = "false";
defparam \V[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N8
cycloneiv_io_ibuf \V[7]~input (
	.i(V[7]),
	.ibar(gnd),
	.o(\V[7]~input_o ));
// synopsys translate_off
defparam \V[7]~input .bus_hold = "false";
defparam \V[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \V[6]~input (
	.i(V[6]),
	.ibar(gnd),
	.o(\V[6]~input_o ));
// synopsys translate_off
defparam \V[6]~input .bus_hold = "false";
defparam \V[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N22
cycloneiv_io_ibuf \V[4]~input (
	.i(V[4]),
	.ibar(gnd),
	.o(\V[4]~input_o ));
// synopsys translate_off
defparam \V[4]~input .bus_hold = "false";
defparam \V[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N8
cycloneiv_io_ibuf \V[2]~input (
	.i(V[2]),
	.ibar(gnd),
	.o(\V[2]~input_o ));
// synopsys translate_off
defparam \V[2]~input .bus_hold = "false";
defparam \V[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N8
cycloneiv_io_ibuf \V[1]~input (
	.i(V[1]),
	.ibar(gnd),
	.o(\V[1]~input_o ));
// synopsys translate_off
defparam \V[1]~input .bus_hold = "false";
defparam \V[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneiv_lcell_comb \accumulator|adder|bit1|sum~0 (
// Equation(s):
// \accumulator|adder|bit1|sum~0_combout  = \accumulator|temp2 [1] $ (\V[1]~input_o  $ (((\accumulator|temp2 [0] & \V[0]~input_o ))))

	.dataa(\accumulator|temp2 [1]),
	.datab(\accumulator|temp2 [0]),
	.datac(\V[0]~input_o ),
	.datad(\V[1]~input_o ),
	.cin(gnd),
	.combout(\accumulator|adder|bit1|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit1|sum~0 .lut_mask = 16'h956A;
defparam \accumulator|adder|bit1|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
cycloneiv_lcell_comb \accumulator|temp2~2 (
// Equation(s):
// \accumulator|temp2~2_combout  = (\accumulator|adder|bit1|sum~0_combout  & \Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accumulator|adder|bit1|sum~0_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~2_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~2 .lut_mask = 16'hF000;
defparam \accumulator|temp2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N8
cycloneiv_io_ibuf \C~input (
	.i(C),
	.ibar(gnd),
	.o(\C~input_o ));
// synopsys translate_off
defparam \C~input .bus_hold = "false";
defparam \C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N8
cycloneiv_io_ibuf \V[5]~input (
	.i(V[5]),
	.ibar(gnd),
	.o(\V[5]~input_o ));
// synopsys translate_off
defparam \V[5]~input .bus_hold = "false";
defparam \V[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneiv_lcell_comb \next_state~0 (
// Equation(s):
// \next_state~0_combout  = (\V[7]~input_o  & (\V[5]~input_o )) # (!\V[7]~input_o  & ((\V[0]~input_o )))

	.dataa(\V[7]~input_o ),
	.datab(\V[5]~input_o ),
	.datac(\V[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~0 .lut_mask = 16'hD8D8;
defparam \next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneiv_lcell_comb \next_state~1 (
// Equation(s):
// \next_state~1_combout  = (\V[8]~input_o  & (((\V[4]~input_o )))) # (!\V[8]~input_o  & ((\V[2]~input_o  & ((\V[6]~input_o ) # (\V[4]~input_o ))) # (!\V[2]~input_o  & (\V[6]~input_o  & \V[4]~input_o ))))

	.dataa(\V[8]~input_o ),
	.datab(\V[2]~input_o ),
	.datac(\V[6]~input_o ),
	.datad(\V[4]~input_o ),
	.cin(gnd),
	.combout(\next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~1 .lut_mask = 16'hFE40;
defparam \next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneiv_lcell_comb \next_state~2 (
// Equation(s):
// \next_state~2_combout  = (\next_state~1_combout  & (!\V[1]~input_o  & (!\next_state~0_combout  & !\V[4]~input_o ))) # (!\next_state~1_combout  & (\V[4]~input_o  & (\V[1]~input_o  $ (\next_state~0_combout ))))

	.dataa(\V[1]~input_o ),
	.datab(\next_state~0_combout ),
	.datac(\next_state~1_combout ),
	.datad(\V[4]~input_o ),
	.cin(gnd),
	.combout(\next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~2 .lut_mask = 16'h0610;
defparam \next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N1
cycloneiv_io_ibuf \V[3]~input (
	.i(V[3]),
	.ibar(gnd),
	.o(\V[3]~input_o ));
// synopsys translate_off
defparam \V[3]~input .bus_hold = "false";
defparam \V[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneiv_lcell_comb \next_state~3 (
// Equation(s):
// \next_state~3_combout  = ((\next_state~0_combout  & ((\V[5]~input_o ) # (!\V[3]~input_o ))) # (!\next_state~0_combout  & ((\V[3]~input_o ) # (!\V[5]~input_o )))) # (!\next_state~2_combout )

	.dataa(\next_state~2_combout ),
	.datab(\next_state~0_combout ),
	.datac(\V[3]~input_o ),
	.datad(\V[5]~input_o ),
	.cin(gnd),
	.combout(\next_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~3 .lut_mask = 16'hFD7F;
defparam \next_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
cycloneiv_lcell_comb \accumulator|temp2[7]~1 (
// Equation(s):
// \accumulator|temp2[7]~1_combout  = ((\C~input_o  & !\next_state~3_combout )) # (!\Selector0~0_combout )

	.dataa(\C~input_o ),
	.datab(gnd),
	.datac(\next_state~3_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2[7]~1 .lut_mask = 16'h0AFF;
defparam \accumulator|temp2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N7
dffeas \accumulator|temp2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[1] .is_wysiwyg = "true";
defparam \accumulator|temp2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
cycloneiv_lcell_comb \accumulator|adder|bit1|c_out~0 (
// Equation(s):
// \accumulator|adder|bit1|c_out~0_combout  = (\V[1]~input_o  & ((\accumulator|temp2 [1]) # ((\accumulator|temp2 [0] & \V[0]~input_o )))) # (!\V[1]~input_o  & (\accumulator|temp2 [0] & (\V[0]~input_o  & \accumulator|temp2 [1])))

	.dataa(\V[1]~input_o ),
	.datab(\accumulator|temp2 [0]),
	.datac(\V[0]~input_o ),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\accumulator|adder|bit1|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit1|c_out~0 .lut_mask = 16'hEA80;
defparam \accumulator|adder|bit1|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
cycloneiv_lcell_comb \accumulator|temp2~3 (
// Equation(s):
// \accumulator|temp2~3_combout  = (\Selector0~0_combout  & (\V[2]~input_o  $ (\accumulator|adder|bit1|c_out~0_combout  $ (\accumulator|temp2 [2]))))

	.dataa(\V[2]~input_o ),
	.datab(\accumulator|adder|bit1|c_out~0_combout ),
	.datac(\accumulator|temp2 [2]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~3_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~3 .lut_mask = 16'h9600;
defparam \accumulator|temp2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N5
dffeas \accumulator|temp2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[2] .is_wysiwyg = "true";
defparam \accumulator|temp2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
cycloneiv_lcell_comb \accumulator|adder|bit2|c_out~0 (
// Equation(s):
// \accumulator|adder|bit2|c_out~0_combout  = (\V[2]~input_o  & ((\accumulator|temp2 [2]) # (\accumulator|adder|bit1|c_out~0_combout ))) # (!\V[2]~input_o  & (\accumulator|temp2 [2] & \accumulator|adder|bit1|c_out~0_combout ))

	.dataa(gnd),
	.datab(\V[2]~input_o ),
	.datac(\accumulator|temp2 [2]),
	.datad(\accumulator|adder|bit1|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit2|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit2|c_out~0 .lut_mask = 16'hFCC0;
defparam \accumulator|adder|bit2|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
cycloneiv_lcell_comb \accumulator|temp2~4 (
// Equation(s):
// \accumulator|temp2~4_combout  = (\Selector0~0_combout  & (\accumulator|adder|bit2|c_out~0_combout  $ (\V[3]~input_o  $ (\accumulator|temp2 [3]))))

	.dataa(\accumulator|adder|bit2|c_out~0_combout ),
	.datab(\V[3]~input_o ),
	.datac(\accumulator|temp2 [3]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~4_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~4 .lut_mask = 16'h9600;
defparam \accumulator|temp2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N27
dffeas \accumulator|temp2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[3] .is_wysiwyg = "true";
defparam \accumulator|temp2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
cycloneiv_lcell_comb \accumulator|adder|bit3|c_out~0 (
// Equation(s):
// \accumulator|adder|bit3|c_out~0_combout  = (\accumulator|temp2 [3] & ((\accumulator|adder|bit2|c_out~0_combout ) # (\V[3]~input_o ))) # (!\accumulator|temp2 [3] & (\accumulator|adder|bit2|c_out~0_combout  & \V[3]~input_o ))

	.dataa(\accumulator|temp2 [3]),
	.datab(gnd),
	.datac(\accumulator|adder|bit2|c_out~0_combout ),
	.datad(\V[3]~input_o ),
	.cin(gnd),
	.combout(\accumulator|adder|bit3|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit3|c_out~0 .lut_mask = 16'hFAA0;
defparam \accumulator|adder|bit3|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
cycloneiv_lcell_comb \accumulator|temp2~5 (
// Equation(s):
// \accumulator|temp2~5_combout  = (\Selector0~0_combout  & (\V[4]~input_o  $ (\accumulator|adder|bit3|c_out~0_combout  $ (\accumulator|temp2 [4]))))

	.dataa(\V[4]~input_o ),
	.datab(\accumulator|adder|bit3|c_out~0_combout ),
	.datac(\accumulator|temp2 [4]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~5_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~5 .lut_mask = 16'h9600;
defparam \accumulator|temp2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N13
dffeas \accumulator|temp2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[4] .is_wysiwyg = "true";
defparam \accumulator|temp2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N14
cycloneiv_lcell_comb \accumulator|adder|bit4|c_out~0 (
// Equation(s):
// \accumulator|adder|bit4|c_out~0_combout  = (\accumulator|temp2 [4] & ((\V[4]~input_o ) # (\accumulator|adder|bit3|c_out~0_combout ))) # (!\accumulator|temp2 [4] & (\V[4]~input_o  & \accumulator|adder|bit3|c_out~0_combout ))

	.dataa(\accumulator|temp2 [4]),
	.datab(gnd),
	.datac(\V[4]~input_o ),
	.datad(\accumulator|adder|bit3|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit4|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit4|c_out~0 .lut_mask = 16'hFAA0;
defparam \accumulator|adder|bit4|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
cycloneiv_lcell_comb \accumulator|temp2~6 (
// Equation(s):
// \accumulator|temp2~6_combout  = (\Selector0~0_combout  & (\accumulator|adder|bit4|c_out~0_combout  $ (\V[5]~input_o  $ (\accumulator|temp2 [5]))))

	.dataa(\accumulator|adder|bit4|c_out~0_combout ),
	.datab(\V[5]~input_o ),
	.datac(\accumulator|temp2 [5]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~6_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~6 .lut_mask = 16'h9600;
defparam \accumulator|temp2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N11
dffeas \accumulator|temp2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[5] .is_wysiwyg = "true";
defparam \accumulator|temp2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
cycloneiv_lcell_comb \accumulator|adder|bit5|c_out~0 (
// Equation(s):
// \accumulator|adder|bit5|c_out~0_combout  = (\accumulator|temp2 [5] & ((\V[5]~input_o ) # (\accumulator|adder|bit4|c_out~0_combout ))) # (!\accumulator|temp2 [5] & (\V[5]~input_o  & \accumulator|adder|bit4|c_out~0_combout ))

	.dataa(\accumulator|temp2 [5]),
	.datab(gnd),
	.datac(\V[5]~input_o ),
	.datad(\accumulator|adder|bit4|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit5|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit5|c_out~0 .lut_mask = 16'hFAA0;
defparam \accumulator|adder|bit5|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
cycloneiv_lcell_comb \accumulator|temp2~7 (
// Equation(s):
// \accumulator|temp2~7_combout  = (\Selector0~0_combout  & (\V[6]~input_o  $ (\accumulator|adder|bit5|c_out~0_combout  $ (\accumulator|temp2 [6]))))

	.dataa(\V[6]~input_o ),
	.datab(\accumulator|adder|bit5|c_out~0_combout ),
	.datac(\accumulator|temp2 [6]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~7_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~7 .lut_mask = 16'h9600;
defparam \accumulator|temp2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N9
dffeas \accumulator|temp2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[6] .is_wysiwyg = "true";
defparam \accumulator|temp2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
cycloneiv_lcell_comb \accumulator|adder|bit6|c_out~0 (
// Equation(s):
// \accumulator|adder|bit6|c_out~0_combout  = (\V[6]~input_o  & \accumulator|temp2 [6])

	.dataa(gnd),
	.datab(\V[6]~input_o ),
	.datac(gnd),
	.datad(\accumulator|temp2 [6]),
	.cin(gnd),
	.combout(\accumulator|adder|bit6|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit6|c_out~0 .lut_mask = 16'hCC00;
defparam \accumulator|adder|bit6|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N30
cycloneiv_lcell_comb \accumulator|adder|bit6|c_out~1 (
// Equation(s):
// \accumulator|adder|bit6|c_out~1_combout  = (\V[6]~input_o ) # (\accumulator|temp2 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\V[6]~input_o ),
	.datad(\accumulator|temp2 [6]),
	.cin(gnd),
	.combout(\accumulator|adder|bit6|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit6|c_out~1 .lut_mask = 16'hFFF0;
defparam \accumulator|adder|bit6|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
cycloneiv_lcell_comb \accumulator|adder|bit6|c_out~2 (
// Equation(s):
// \accumulator|adder|bit6|c_out~2_combout  = (\accumulator|adder|bit6|c_out~1_combout  & ((\accumulator|temp2 [5] & ((\V[5]~input_o ) # (\accumulator|adder|bit4|c_out~0_combout ))) # (!\accumulator|temp2 [5] & (\V[5]~input_o  & 
// \accumulator|adder|bit4|c_out~0_combout ))))

	.dataa(\accumulator|temp2 [5]),
	.datab(\V[5]~input_o ),
	.datac(\accumulator|adder|bit4|c_out~0_combout ),
	.datad(\accumulator|adder|bit6|c_out~1_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit6|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit6|c_out~2 .lut_mask = 16'hE800;
defparam \accumulator|adder|bit6|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N30
cycloneiv_lcell_comb \accumulator|adder|bit7|sum~0 (
// Equation(s):
// \accumulator|adder|bit7|sum~0_combout  = \V[7]~input_o  $ (\accumulator|temp2 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\V[7]~input_o ),
	.datad(\accumulator|temp2 [7]),
	.cin(gnd),
	.combout(\accumulator|adder|bit7|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit7|sum~0 .lut_mask = 16'h0FF0;
defparam \accumulator|adder|bit7|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
cycloneiv_lcell_comb \accumulator|temp2~8 (
// Equation(s):
// \accumulator|temp2~8_combout  = (\Selector0~0_combout  & (\accumulator|adder|bit7|sum~0_combout  $ (((\accumulator|adder|bit6|c_out~0_combout ) # (\accumulator|adder|bit6|c_out~2_combout )))))

	.dataa(\accumulator|adder|bit6|c_out~0_combout ),
	.datab(\accumulator|adder|bit6|c_out~2_combout ),
	.datac(\accumulator|adder|bit7|sum~0_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~8_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~8 .lut_mask = 16'h1E00;
defparam \accumulator|temp2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N23
dffeas \accumulator|temp2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[7] .is_wysiwyg = "true";
defparam \accumulator|temp2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
cycloneiv_lcell_comb \accumulator|adder|bit7|c_out~0 (
// Equation(s):
// \accumulator|adder|bit7|c_out~0_combout  = (\V[7]~input_o  & ((\accumulator|adder|bit6|c_out~0_combout ) # ((\accumulator|temp2 [7]) # (\accumulator|adder|bit6|c_out~2_combout )))) # (!\V[7]~input_o  & (\accumulator|temp2 [7] & 
// ((\accumulator|adder|bit6|c_out~0_combout ) # (\accumulator|adder|bit6|c_out~2_combout ))))

	.dataa(\V[7]~input_o ),
	.datab(\accumulator|adder|bit6|c_out~0_combout ),
	.datac(\accumulator|temp2 [7]),
	.datad(\accumulator|adder|bit6|c_out~2_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit7|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit7|c_out~0 .lut_mask = 16'hFAE8;
defparam \accumulator|adder|bit7|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneiv_lcell_comb \accumulator|temp2~9 (
// Equation(s):
// \accumulator|temp2~9_combout  = (\Selector0~0_combout  & (\V[8]~input_o  $ (\accumulator|adder|bit7|c_out~0_combout  $ (\accumulator|temp2 [8]))))

	.dataa(\V[8]~input_o ),
	.datab(\accumulator|adder|bit7|c_out~0_combout ),
	.datac(\accumulator|temp2 [8]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~9_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~9 .lut_mask = 16'h9600;
defparam \accumulator|temp2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N1
dffeas \accumulator|temp2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[8] .is_wysiwyg = "true";
defparam \accumulator|temp2[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \choice[2]~input (
	.i(choice[2]),
	.ibar(gnd),
	.o(\choice[2]~input_o ));
// synopsys translate_off
defparam \choice[2]~input .bus_hold = "false";
defparam \choice[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N22
cycloneiv_io_ibuf \choice[1]~input (
	.i(choice[1]),
	.ibar(gnd),
	.o(\choice[1]~input_o ));
// synopsys translate_off
defparam \choice[1]~input .bus_hold = "false";
defparam \choice[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N8
cycloneiv_io_ibuf \choice[0]~input (
	.i(choice[0]),
	.ibar(gnd),
	.o(\choice[0]~input_o ));
// synopsys translate_off
defparam \choice[0]~input .bus_hold = "false";
defparam \choice[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N22
cycloneiv_lcell_comb \mux|output[8]~1 (
// Equation(s):
// \mux|output[8]~1_combout  = (\choice[2]~input_o  & (!\choice[1]~input_o )) # (!\choice[2]~input_o  & ((\choice[1]~input_o ) # (\choice[0]~input_o )))

	.dataa(gnd),
	.datab(\choice[2]~input_o ),
	.datac(\choice[1]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[8]~1 .lut_mask = 16'h3F3C;
defparam \mux|output[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N20
cycloneiv_lcell_comb \mux|output[1]~0 (
// Equation(s):
// \mux|output[1]~0_combout  = (!\choice[2]~input_o  & (\choice[1]~input_o  $ (\choice[0]~input_o )))

	.dataa(gnd),
	.datab(\choice[2]~input_o ),
	.datac(\choice[1]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[1]~0 .lut_mask = 16'h0330;
defparam \mux|output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N26
cycloneiv_lcell_comb \mux|output[1] (
// Equation(s):
// \mux|output [1] = (\mux|output[8]~1_combout  & ((\mux|output[1]~0_combout ))) # (!\mux|output[8]~1_combout  & (\mux|output [1]))

	.dataa(\mux|output [1]),
	.datab(gnd),
	.datac(\mux|output[8]~1_combout ),
	.datad(\mux|output[1]~0_combout ),
	.cin(gnd),
	.combout(\mux|output [1]),
	.cout());
// synopsys translate_off
defparam \mux|output[1] .lut_mask = 16'hFA0A;
defparam \mux|output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y40_N27
dffeas \price_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[7] .is_wysiwyg = "true";
defparam \price_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N11
dffeas \price_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux|output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[4] .is_wysiwyg = "true";
defparam \price_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N3
dffeas \price_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux|output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[1] .is_wysiwyg = "true";
defparam \price_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y40_N5
dffeas \price_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux|output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[2] .is_wysiwyg = "true";
defparam \price_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N16
cycloneiv_lcell_comb \subtractor|subtractor|bit2|c_out~0 (
// Equation(s):
// \subtractor|subtractor|bit2|c_out~0_combout  = (\accumulator|temp2 [2] & (price_reg[1] & (price_reg[2] & !\accumulator|temp2 [1]))) # (!\accumulator|temp2 [2] & ((price_reg[2]) # ((price_reg[1] & !\accumulator|temp2 [1]))))

	.dataa(\accumulator|temp2 [2]),
	.datab(price_reg[1]),
	.datac(price_reg[2]),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit2|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit2|c_out~0 .lut_mask = 16'h50D4;
defparam \subtractor|subtractor|bit2|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N8
cycloneiv_lcell_comb \subtractor|subtractor|bit4|c_out~0 (
// Equation(s):
// \subtractor|subtractor|bit4|c_out~0_combout  = (price_reg[4] & (((!\accumulator|temp2 [3] & \subtractor|subtractor|bit2|c_out~0_combout )) # (!\accumulator|temp2 [4]))) # (!price_reg[4] & (!\accumulator|temp2 [3] & (!\accumulator|temp2 [4] & 
// \subtractor|subtractor|bit2|c_out~0_combout )))

	.dataa(price_reg[4]),
	.datab(\accumulator|temp2 [3]),
	.datac(\accumulator|temp2 [4]),
	.datad(\subtractor|subtractor|bit2|c_out~0_combout ),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|c_out~0 .lut_mask = 16'h2B0A;
defparam \subtractor|subtractor|bit4|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N18
cycloneiv_lcell_comb \next_state~4 (
// Equation(s):
// \next_state~4_combout  = (!\accumulator|temp2 [6] & (\subtractor|subtractor|bit4|c_out~0_combout  & !\accumulator|temp2 [5]))

	.dataa(\accumulator|temp2 [6]),
	.datab(gnd),
	.datac(\subtractor|subtractor|bit4|c_out~0_combout ),
	.datad(\accumulator|temp2 [5]),
	.cin(gnd),
	.combout(\next_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~4 .lut_mask = 16'h0050;
defparam \next_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneiv_lcell_comb \next_state~6 (
// Equation(s):
// \next_state~6_combout  = (\accumulator|temp2 [8]) # ((price_reg[7] & (\accumulator|temp2 [7] & !\next_state~4_combout )) # (!price_reg[7] & ((\accumulator|temp2 [7]) # (!\next_state~4_combout ))))

	.dataa(\accumulator|temp2 [8]),
	.datab(price_reg[7]),
	.datac(\accumulator|temp2 [7]),
	.datad(\next_state~4_combout ),
	.cin(gnd),
	.combout(\next_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~6 .lut_mask = 16'hBAFB;
defparam \next_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N1
cycloneiv_io_ibuf \nRST~input (
	.i(nRST),
	.ibar(gnd),
	.o(\nRST~input_o ));
// synopsys translate_off
defparam \nRST~input .bus_hold = "false";
defparam \nRST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N30
cycloneiv_lcell_comb \CSTATE~5 (
// Equation(s):
// \CSTATE~5_combout  = (\CSTATE.Coin_Reception~q  & !\next_state~6_combout )

	.dataa(gnd),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(gnd),
	.datad(\next_state~6_combout ),
	.cin(gnd),
	.combout(\CSTATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~5 .lut_mask = 16'h00CC;
defparam \CSTATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N25
dffeas \choice_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\choice[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[1] .is_wysiwyg = "true";
defparam \choice_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N11
dffeas \choice_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\choice[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[0] .is_wysiwyg = "true";
defparam \choice_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N14
cycloneiv_lcell_comb \D~0 (
// Equation(s):
// \D~0_combout  = (\CSTATE.salgado_dispensation~q  & choice_reg[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(choice_reg[0]),
	.cin(gnd),
	.combout(\D~0_combout ),
	.cout());
// synopsys translate_off
defparam \D~0 .lut_mask = 16'hF000;
defparam \D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneiv_lcell_comb \NSTATE~5 (
// Equation(s):
// \NSTATE~5_combout  = (!stock_S0_reg[18] & (!stock_S0_reg[16] & (!stock_S0_reg[17] & !stock_S0_reg[19])))

	.dataa(stock_S0_reg[18]),
	.datab(stock_S0_reg[16]),
	.datac(stock_S0_reg[17]),
	.datad(stock_S0_reg[19]),
	.cin(gnd),
	.combout(\NSTATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~5 .lut_mask = 16'h0001;
defparam \NSTATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
cycloneiv_lcell_comb \NSTATE~6 (
// Equation(s):
// \NSTATE~6_combout  = (!stock_S0_reg[22] & (!stock_S0_reg[20] & (!stock_S0_reg[23] & !stock_S0_reg[21])))

	.dataa(stock_S0_reg[22]),
	.datab(stock_S0_reg[20]),
	.datac(stock_S0_reg[23]),
	.datad(stock_S0_reg[21]),
	.cin(gnd),
	.combout(\NSTATE~6_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~6 .lut_mask = 16'h0001;
defparam \NSTATE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N12
cycloneiv_lcell_comb \NSTATE~1 (
// Equation(s):
// \NSTATE~1_combout  = (!stock_S0_reg[6] & (!stock_S0_reg[7] & (!stock_S0_reg[5] & !stock_S0_reg[4])))

	.dataa(stock_S0_reg[6]),
	.datab(stock_S0_reg[7]),
	.datac(stock_S0_reg[5]),
	.datad(stock_S0_reg[4]),
	.cin(gnd),
	.combout(\NSTATE~1_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~1 .lut_mask = 16'h0001;
defparam \NSTATE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N16
cycloneiv_lcell_comb \NSTATE~3 (
// Equation(s):
// \NSTATE~3_combout  = (!stock_S0_reg[13] & (!stock_S0_reg[15] & (!stock_S0_reg[12] & !stock_S0_reg[14])))

	.dataa(stock_S0_reg[13]),
	.datab(stock_S0_reg[15]),
	.datac(stock_S0_reg[12]),
	.datad(stock_S0_reg[14]),
	.cin(gnd),
	.combout(\NSTATE~3_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~3 .lut_mask = 16'h0001;
defparam \NSTATE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N22
cycloneiv_lcell_comb \NSTATE~2 (
// Equation(s):
// \NSTATE~2_combout  = (!stock_S0_reg[10] & (!stock_S0_reg[11] & (!stock_S0_reg[8] & !stock_S0_reg[9])))

	.dataa(stock_S0_reg[10]),
	.datab(stock_S0_reg[11]),
	.datac(stock_S0_reg[8]),
	.datad(stock_S0_reg[9]),
	.cin(gnd),
	.combout(\NSTATE~2_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~2 .lut_mask = 16'h0001;
defparam \NSTATE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N6
cycloneiv_lcell_comb \NSTATE~0 (
// Equation(s):
// \NSTATE~0_combout  = (!stock_S0_reg[3] & (!stock_S0_reg[2] & (stock_S0_reg[0] & !stock_S0_reg[1])))

	.dataa(stock_S0_reg[3]),
	.datab(stock_S0_reg[2]),
	.datac(stock_S0_reg[0]),
	.datad(stock_S0_reg[1]),
	.cin(gnd),
	.combout(\NSTATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~0 .lut_mask = 16'h0010;
defparam \NSTATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N26
cycloneiv_lcell_comb \NSTATE~4 (
// Equation(s):
// \NSTATE~4_combout  = (\NSTATE~1_combout  & (\NSTATE~3_combout  & (\NSTATE~2_combout  & \NSTATE~0_combout )))

	.dataa(\NSTATE~1_combout ),
	.datab(\NSTATE~3_combout ),
	.datac(\NSTATE~2_combout ),
	.datad(\NSTATE~0_combout ),
	.cin(gnd),
	.combout(\NSTATE~4_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~4 .lut_mask = 16'h8000;
defparam \NSTATE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N24
cycloneiv_lcell_comb \NSTATE~7 (
// Equation(s):
// \NSTATE~7_combout  = (!stock_S0_reg[27] & (!stock_S0_reg[25] & (!stock_S0_reg[26] & !stock_S0_reg[24])))

	.dataa(stock_S0_reg[27]),
	.datab(stock_S0_reg[25]),
	.datac(stock_S0_reg[26]),
	.datad(stock_S0_reg[24]),
	.cin(gnd),
	.combout(\NSTATE~7_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~7 .lut_mask = 16'h0001;
defparam \NSTATE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N10
cycloneiv_lcell_comb \NSTATE~8 (
// Equation(s):
// \NSTATE~8_combout  = (!stock_S0_reg[29] & (!stock_S0_reg[30] & (!stock_S0_reg[28] & \NSTATE~7_combout )))

	.dataa(stock_S0_reg[29]),
	.datab(stock_S0_reg[30]),
	.datac(stock_S0_reg[28]),
	.datad(\NSTATE~7_combout ),
	.cin(gnd),
	.combout(\NSTATE~8_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~8 .lut_mask = 16'h0100;
defparam \NSTATE~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N28
cycloneiv_lcell_comb \NSTATE~9 (
// Equation(s):
// \NSTATE~9_combout  = (\NSTATE~5_combout  & (\NSTATE~6_combout  & (\NSTATE~4_combout  & \NSTATE~8_combout )))

	.dataa(\NSTATE~5_combout ),
	.datab(\NSTATE~6_combout ),
	.datac(\NSTATE~4_combout ),
	.datad(\NSTATE~8_combout ),
	.cin(gnd),
	.combout(\NSTATE~9_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~9 .lut_mask = 16'h8000;
defparam \NSTATE~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N30
cycloneiv_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (!stock_S0_reg[31] & !\NSTATE~9_combout )

	.dataa(stock_S0_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\NSTATE~9_combout ),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'h0055;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N5
dffeas \choice_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\choice[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[2] .is_wysiwyg = "true";
defparam \choice_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
cycloneiv_lcell_comb \stock_S0_reg[31]~95 (
// Equation(s):
// \stock_S0_reg[31]~95_combout  = (!choice_reg[1] & (\D~0_combout  & (\LessThan5~0_combout  & !choice_reg[2])))

	.dataa(choice_reg[1]),
	.datab(\D~0_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(choice_reg[2]),
	.cin(gnd),
	.combout(\stock_S0_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[31]~95 .lut_mask = 16'h0040;
defparam \stock_S0_reg[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N8
cycloneiv_lcell_comb \stock_S0_reg[0]~96 (
// Equation(s):
// \stock_S0_reg[0]~96_combout  = \stock_S0_reg[31]~95_combout  $ (stock_S0_reg[0])

	.dataa(\stock_S0_reg[31]~95_combout ),
	.datab(gnd),
	.datac(stock_S0_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S0_reg[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[0]~96 .lut_mask = 16'h5A5A;
defparam \stock_S0_reg[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N9
dffeas \stock_S0_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[0]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[0] .is_wysiwyg = "true";
defparam \stock_S0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N0
cycloneiv_lcell_comb \stock_S0_reg[1]~32 (
// Equation(s):
// \stock_S0_reg[1]~32_cout  = CARRY(!stock_S0_reg[0])

	.dataa(gnd),
	.datab(stock_S0_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S0_reg[1]~32_cout ));
// synopsys translate_off
defparam \stock_S0_reg[1]~32 .lut_mask = 16'h0033;
defparam \stock_S0_reg[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N2
cycloneiv_lcell_comb \stock_S0_reg[1]~33 (
// Equation(s):
// \stock_S0_reg[1]~33_combout  = (stock_S0_reg[1] & (\stock_S0_reg[1]~32_cout  & VCC)) # (!stock_S0_reg[1] & (!\stock_S0_reg[1]~32_cout ))
// \stock_S0_reg[1]~34  = CARRY((!stock_S0_reg[1] & !\stock_S0_reg[1]~32_cout ))

	.dataa(gnd),
	.datab(stock_S0_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[1]~32_cout ),
	.combout(\stock_S0_reg[1]~33_combout ),
	.cout(\stock_S0_reg[1]~34 ));
// synopsys translate_off
defparam \stock_S0_reg[1]~33 .lut_mask = 16'hC303;
defparam \stock_S0_reg[1]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N3
dffeas \stock_S0_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[1] .is_wysiwyg = "true";
defparam \stock_S0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N4
cycloneiv_lcell_comb \stock_S0_reg[2]~35 (
// Equation(s):
// \stock_S0_reg[2]~35_combout  = (stock_S0_reg[2] & ((GND) # (!\stock_S0_reg[1]~34 ))) # (!stock_S0_reg[2] & (\stock_S0_reg[1]~34  $ (GND)))
// \stock_S0_reg[2]~36  = CARRY((stock_S0_reg[2]) # (!\stock_S0_reg[1]~34 ))

	.dataa(gnd),
	.datab(stock_S0_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[1]~34 ),
	.combout(\stock_S0_reg[2]~35_combout ),
	.cout(\stock_S0_reg[2]~36 ));
// synopsys translate_off
defparam \stock_S0_reg[2]~35 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N5
dffeas \stock_S0_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[2] .is_wysiwyg = "true";
defparam \stock_S0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N6
cycloneiv_lcell_comb \stock_S0_reg[3]~37 (
// Equation(s):
// \stock_S0_reg[3]~37_combout  = (stock_S0_reg[3] & (\stock_S0_reg[2]~36  & VCC)) # (!stock_S0_reg[3] & (!\stock_S0_reg[2]~36 ))
// \stock_S0_reg[3]~38  = CARRY((!stock_S0_reg[3] & !\stock_S0_reg[2]~36 ))

	.dataa(stock_S0_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[2]~36 ),
	.combout(\stock_S0_reg[3]~37_combout ),
	.cout(\stock_S0_reg[3]~38 ));
// synopsys translate_off
defparam \stock_S0_reg[3]~37 .lut_mask = 16'hA505;
defparam \stock_S0_reg[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N7
dffeas \stock_S0_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[3] .is_wysiwyg = "true";
defparam \stock_S0_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N8
cycloneiv_lcell_comb \stock_S0_reg[4]~39 (
// Equation(s):
// \stock_S0_reg[4]~39_combout  = (stock_S0_reg[4] & ((GND) # (!\stock_S0_reg[3]~38 ))) # (!stock_S0_reg[4] & (\stock_S0_reg[3]~38  $ (GND)))
// \stock_S0_reg[4]~40  = CARRY((stock_S0_reg[4]) # (!\stock_S0_reg[3]~38 ))

	.dataa(gnd),
	.datab(stock_S0_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[3]~38 ),
	.combout(\stock_S0_reg[4]~39_combout ),
	.cout(\stock_S0_reg[4]~40 ));
// synopsys translate_off
defparam \stock_S0_reg[4]~39 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N9
dffeas \stock_S0_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[4] .is_wysiwyg = "true";
defparam \stock_S0_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N10
cycloneiv_lcell_comb \stock_S0_reg[5]~41 (
// Equation(s):
// \stock_S0_reg[5]~41_combout  = (stock_S0_reg[5] & (\stock_S0_reg[4]~40  & VCC)) # (!stock_S0_reg[5] & (!\stock_S0_reg[4]~40 ))
// \stock_S0_reg[5]~42  = CARRY((!stock_S0_reg[5] & !\stock_S0_reg[4]~40 ))

	.dataa(stock_S0_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[4]~40 ),
	.combout(\stock_S0_reg[5]~41_combout ),
	.cout(\stock_S0_reg[5]~42 ));
// synopsys translate_off
defparam \stock_S0_reg[5]~41 .lut_mask = 16'hA505;
defparam \stock_S0_reg[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N11
dffeas \stock_S0_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[5] .is_wysiwyg = "true";
defparam \stock_S0_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N12
cycloneiv_lcell_comb \stock_S0_reg[6]~43 (
// Equation(s):
// \stock_S0_reg[6]~43_combout  = (stock_S0_reg[6] & ((GND) # (!\stock_S0_reg[5]~42 ))) # (!stock_S0_reg[6] & (\stock_S0_reg[5]~42  $ (GND)))
// \stock_S0_reg[6]~44  = CARRY((stock_S0_reg[6]) # (!\stock_S0_reg[5]~42 ))

	.dataa(stock_S0_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[5]~42 ),
	.combout(\stock_S0_reg[6]~43_combout ),
	.cout(\stock_S0_reg[6]~44 ));
// synopsys translate_off
defparam \stock_S0_reg[6]~43 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N13
dffeas \stock_S0_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[6] .is_wysiwyg = "true";
defparam \stock_S0_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N14
cycloneiv_lcell_comb \stock_S0_reg[7]~45 (
// Equation(s):
// \stock_S0_reg[7]~45_combout  = (stock_S0_reg[7] & (\stock_S0_reg[6]~44  & VCC)) # (!stock_S0_reg[7] & (!\stock_S0_reg[6]~44 ))
// \stock_S0_reg[7]~46  = CARRY((!stock_S0_reg[7] & !\stock_S0_reg[6]~44 ))

	.dataa(gnd),
	.datab(stock_S0_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[6]~44 ),
	.combout(\stock_S0_reg[7]~45_combout ),
	.cout(\stock_S0_reg[7]~46 ));
// synopsys translate_off
defparam \stock_S0_reg[7]~45 .lut_mask = 16'hC303;
defparam \stock_S0_reg[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N15
dffeas \stock_S0_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[7] .is_wysiwyg = "true";
defparam \stock_S0_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N16
cycloneiv_lcell_comb \stock_S0_reg[8]~47 (
// Equation(s):
// \stock_S0_reg[8]~47_combout  = (stock_S0_reg[8] & ((GND) # (!\stock_S0_reg[7]~46 ))) # (!stock_S0_reg[8] & (\stock_S0_reg[7]~46  $ (GND)))
// \stock_S0_reg[8]~48  = CARRY((stock_S0_reg[8]) # (!\stock_S0_reg[7]~46 ))

	.dataa(gnd),
	.datab(stock_S0_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[7]~46 ),
	.combout(\stock_S0_reg[8]~47_combout ),
	.cout(\stock_S0_reg[8]~48 ));
// synopsys translate_off
defparam \stock_S0_reg[8]~47 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N17
dffeas \stock_S0_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[8] .is_wysiwyg = "true";
defparam \stock_S0_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N18
cycloneiv_lcell_comb \stock_S0_reg[9]~49 (
// Equation(s):
// \stock_S0_reg[9]~49_combout  = (stock_S0_reg[9] & (\stock_S0_reg[8]~48  & VCC)) # (!stock_S0_reg[9] & (!\stock_S0_reg[8]~48 ))
// \stock_S0_reg[9]~50  = CARRY((!stock_S0_reg[9] & !\stock_S0_reg[8]~48 ))

	.dataa(gnd),
	.datab(stock_S0_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[8]~48 ),
	.combout(\stock_S0_reg[9]~49_combout ),
	.cout(\stock_S0_reg[9]~50 ));
// synopsys translate_off
defparam \stock_S0_reg[9]~49 .lut_mask = 16'hC303;
defparam \stock_S0_reg[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N19
dffeas \stock_S0_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[9] .is_wysiwyg = "true";
defparam \stock_S0_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N20
cycloneiv_lcell_comb \stock_S0_reg[10]~51 (
// Equation(s):
// \stock_S0_reg[10]~51_combout  = (stock_S0_reg[10] & ((GND) # (!\stock_S0_reg[9]~50 ))) # (!stock_S0_reg[10] & (\stock_S0_reg[9]~50  $ (GND)))
// \stock_S0_reg[10]~52  = CARRY((stock_S0_reg[10]) # (!\stock_S0_reg[9]~50 ))

	.dataa(gnd),
	.datab(stock_S0_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[9]~50 ),
	.combout(\stock_S0_reg[10]~51_combout ),
	.cout(\stock_S0_reg[10]~52 ));
// synopsys translate_off
defparam \stock_S0_reg[10]~51 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N21
dffeas \stock_S0_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[10] .is_wysiwyg = "true";
defparam \stock_S0_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N22
cycloneiv_lcell_comb \stock_S0_reg[11]~53 (
// Equation(s):
// \stock_S0_reg[11]~53_combout  = (stock_S0_reg[11] & (\stock_S0_reg[10]~52  & VCC)) # (!stock_S0_reg[11] & (!\stock_S0_reg[10]~52 ))
// \stock_S0_reg[11]~54  = CARRY((!stock_S0_reg[11] & !\stock_S0_reg[10]~52 ))

	.dataa(stock_S0_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[10]~52 ),
	.combout(\stock_S0_reg[11]~53_combout ),
	.cout(\stock_S0_reg[11]~54 ));
// synopsys translate_off
defparam \stock_S0_reg[11]~53 .lut_mask = 16'hA505;
defparam \stock_S0_reg[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N23
dffeas \stock_S0_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[11] .is_wysiwyg = "true";
defparam \stock_S0_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N24
cycloneiv_lcell_comb \stock_S0_reg[12]~55 (
// Equation(s):
// \stock_S0_reg[12]~55_combout  = (stock_S0_reg[12] & ((GND) # (!\stock_S0_reg[11]~54 ))) # (!stock_S0_reg[12] & (\stock_S0_reg[11]~54  $ (GND)))
// \stock_S0_reg[12]~56  = CARRY((stock_S0_reg[12]) # (!\stock_S0_reg[11]~54 ))

	.dataa(gnd),
	.datab(stock_S0_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[11]~54 ),
	.combout(\stock_S0_reg[12]~55_combout ),
	.cout(\stock_S0_reg[12]~56 ));
// synopsys translate_off
defparam \stock_S0_reg[12]~55 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N25
dffeas \stock_S0_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[12]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[12] .is_wysiwyg = "true";
defparam \stock_S0_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N26
cycloneiv_lcell_comb \stock_S0_reg[13]~57 (
// Equation(s):
// \stock_S0_reg[13]~57_combout  = (stock_S0_reg[13] & (\stock_S0_reg[12]~56  & VCC)) # (!stock_S0_reg[13] & (!\stock_S0_reg[12]~56 ))
// \stock_S0_reg[13]~58  = CARRY((!stock_S0_reg[13] & !\stock_S0_reg[12]~56 ))

	.dataa(stock_S0_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[12]~56 ),
	.combout(\stock_S0_reg[13]~57_combout ),
	.cout(\stock_S0_reg[13]~58 ));
// synopsys translate_off
defparam \stock_S0_reg[13]~57 .lut_mask = 16'hA505;
defparam \stock_S0_reg[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N27
dffeas \stock_S0_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[13] .is_wysiwyg = "true";
defparam \stock_S0_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N28
cycloneiv_lcell_comb \stock_S0_reg[14]~59 (
// Equation(s):
// \stock_S0_reg[14]~59_combout  = (stock_S0_reg[14] & ((GND) # (!\stock_S0_reg[13]~58 ))) # (!stock_S0_reg[14] & (\stock_S0_reg[13]~58  $ (GND)))
// \stock_S0_reg[14]~60  = CARRY((stock_S0_reg[14]) # (!\stock_S0_reg[13]~58 ))

	.dataa(gnd),
	.datab(stock_S0_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[13]~58 ),
	.combout(\stock_S0_reg[14]~59_combout ),
	.cout(\stock_S0_reg[14]~60 ));
// synopsys translate_off
defparam \stock_S0_reg[14]~59 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \stock_S0_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[14]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[14] .is_wysiwyg = "true";
defparam \stock_S0_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N30
cycloneiv_lcell_comb \stock_S0_reg[15]~61 (
// Equation(s):
// \stock_S0_reg[15]~61_combout  = (stock_S0_reg[15] & (\stock_S0_reg[14]~60  & VCC)) # (!stock_S0_reg[15] & (!\stock_S0_reg[14]~60 ))
// \stock_S0_reg[15]~62  = CARRY((!stock_S0_reg[15] & !\stock_S0_reg[14]~60 ))

	.dataa(stock_S0_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[14]~60 ),
	.combout(\stock_S0_reg[15]~61_combout ),
	.cout(\stock_S0_reg[15]~62 ));
// synopsys translate_off
defparam \stock_S0_reg[15]~61 .lut_mask = 16'hA505;
defparam \stock_S0_reg[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y36_N31
dffeas \stock_S0_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[15] .is_wysiwyg = "true";
defparam \stock_S0_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
cycloneiv_lcell_comb \stock_S0_reg[16]~63 (
// Equation(s):
// \stock_S0_reg[16]~63_combout  = (stock_S0_reg[16] & ((GND) # (!\stock_S0_reg[15]~62 ))) # (!stock_S0_reg[16] & (\stock_S0_reg[15]~62  $ (GND)))
// \stock_S0_reg[16]~64  = CARRY((stock_S0_reg[16]) # (!\stock_S0_reg[15]~62 ))

	.dataa(gnd),
	.datab(stock_S0_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[15]~62 ),
	.combout(\stock_S0_reg[16]~63_combout ),
	.cout(\stock_S0_reg[16]~64 ));
// synopsys translate_off
defparam \stock_S0_reg[16]~63 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N1
dffeas \stock_S0_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[16]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[16] .is_wysiwyg = "true";
defparam \stock_S0_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
cycloneiv_lcell_comb \stock_S0_reg[17]~65 (
// Equation(s):
// \stock_S0_reg[17]~65_combout  = (stock_S0_reg[17] & (\stock_S0_reg[16]~64  & VCC)) # (!stock_S0_reg[17] & (!\stock_S0_reg[16]~64 ))
// \stock_S0_reg[17]~66  = CARRY((!stock_S0_reg[17] & !\stock_S0_reg[16]~64 ))

	.dataa(gnd),
	.datab(stock_S0_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[16]~64 ),
	.combout(\stock_S0_reg[17]~65_combout ),
	.cout(\stock_S0_reg[17]~66 ));
// synopsys translate_off
defparam \stock_S0_reg[17]~65 .lut_mask = 16'hC303;
defparam \stock_S0_reg[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N3
dffeas \stock_S0_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[17] .is_wysiwyg = "true";
defparam \stock_S0_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
cycloneiv_lcell_comb \stock_S0_reg[18]~67 (
// Equation(s):
// \stock_S0_reg[18]~67_combout  = (stock_S0_reg[18] & ((GND) # (!\stock_S0_reg[17]~66 ))) # (!stock_S0_reg[18] & (\stock_S0_reg[17]~66  $ (GND)))
// \stock_S0_reg[18]~68  = CARRY((stock_S0_reg[18]) # (!\stock_S0_reg[17]~66 ))

	.dataa(gnd),
	.datab(stock_S0_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[17]~66 ),
	.combout(\stock_S0_reg[18]~67_combout ),
	.cout(\stock_S0_reg[18]~68 ));
// synopsys translate_off
defparam \stock_S0_reg[18]~67 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N5
dffeas \stock_S0_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[18] .is_wysiwyg = "true";
defparam \stock_S0_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N6
cycloneiv_lcell_comb \stock_S0_reg[19]~69 (
// Equation(s):
// \stock_S0_reg[19]~69_combout  = (stock_S0_reg[19] & (\stock_S0_reg[18]~68  & VCC)) # (!stock_S0_reg[19] & (!\stock_S0_reg[18]~68 ))
// \stock_S0_reg[19]~70  = CARRY((!stock_S0_reg[19] & !\stock_S0_reg[18]~68 ))

	.dataa(stock_S0_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[18]~68 ),
	.combout(\stock_S0_reg[19]~69_combout ),
	.cout(\stock_S0_reg[19]~70 ));
// synopsys translate_off
defparam \stock_S0_reg[19]~69 .lut_mask = 16'hA505;
defparam \stock_S0_reg[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N7
dffeas \stock_S0_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[19] .is_wysiwyg = "true";
defparam \stock_S0_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
cycloneiv_lcell_comb \stock_S0_reg[20]~71 (
// Equation(s):
// \stock_S0_reg[20]~71_combout  = (stock_S0_reg[20] & ((GND) # (!\stock_S0_reg[19]~70 ))) # (!stock_S0_reg[20] & (\stock_S0_reg[19]~70  $ (GND)))
// \stock_S0_reg[20]~72  = CARRY((stock_S0_reg[20]) # (!\stock_S0_reg[19]~70 ))

	.dataa(gnd),
	.datab(stock_S0_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[19]~70 ),
	.combout(\stock_S0_reg[20]~71_combout ),
	.cout(\stock_S0_reg[20]~72 ));
// synopsys translate_off
defparam \stock_S0_reg[20]~71 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N9
dffeas \stock_S0_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[20]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[20] .is_wysiwyg = "true";
defparam \stock_S0_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
cycloneiv_lcell_comb \stock_S0_reg[21]~73 (
// Equation(s):
// \stock_S0_reg[21]~73_combout  = (stock_S0_reg[21] & (\stock_S0_reg[20]~72  & VCC)) # (!stock_S0_reg[21] & (!\stock_S0_reg[20]~72 ))
// \stock_S0_reg[21]~74  = CARRY((!stock_S0_reg[21] & !\stock_S0_reg[20]~72 ))

	.dataa(stock_S0_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[20]~72 ),
	.combout(\stock_S0_reg[21]~73_combout ),
	.cout(\stock_S0_reg[21]~74 ));
// synopsys translate_off
defparam \stock_S0_reg[21]~73 .lut_mask = 16'hA505;
defparam \stock_S0_reg[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N11
dffeas \stock_S0_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[21] .is_wysiwyg = "true";
defparam \stock_S0_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
cycloneiv_lcell_comb \stock_S0_reg[22]~75 (
// Equation(s):
// \stock_S0_reg[22]~75_combout  = (stock_S0_reg[22] & ((GND) # (!\stock_S0_reg[21]~74 ))) # (!stock_S0_reg[22] & (\stock_S0_reg[21]~74  $ (GND)))
// \stock_S0_reg[22]~76  = CARRY((stock_S0_reg[22]) # (!\stock_S0_reg[21]~74 ))

	.dataa(stock_S0_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[21]~74 ),
	.combout(\stock_S0_reg[22]~75_combout ),
	.cout(\stock_S0_reg[22]~76 ));
// synopsys translate_off
defparam \stock_S0_reg[22]~75 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \stock_S0_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[22] .is_wysiwyg = "true";
defparam \stock_S0_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N14
cycloneiv_lcell_comb \stock_S0_reg[23]~77 (
// Equation(s):
// \stock_S0_reg[23]~77_combout  = (stock_S0_reg[23] & (\stock_S0_reg[22]~76  & VCC)) # (!stock_S0_reg[23] & (!\stock_S0_reg[22]~76 ))
// \stock_S0_reg[23]~78  = CARRY((!stock_S0_reg[23] & !\stock_S0_reg[22]~76 ))

	.dataa(gnd),
	.datab(stock_S0_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[22]~76 ),
	.combout(\stock_S0_reg[23]~77_combout ),
	.cout(\stock_S0_reg[23]~78 ));
// synopsys translate_off
defparam \stock_S0_reg[23]~77 .lut_mask = 16'hC303;
defparam \stock_S0_reg[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N15
dffeas \stock_S0_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[23]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[23] .is_wysiwyg = "true";
defparam \stock_S0_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N16
cycloneiv_lcell_comb \stock_S0_reg[24]~79 (
// Equation(s):
// \stock_S0_reg[24]~79_combout  = (stock_S0_reg[24] & ((GND) # (!\stock_S0_reg[23]~78 ))) # (!stock_S0_reg[24] & (\stock_S0_reg[23]~78  $ (GND)))
// \stock_S0_reg[24]~80  = CARRY((stock_S0_reg[24]) # (!\stock_S0_reg[23]~78 ))

	.dataa(gnd),
	.datab(stock_S0_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[23]~78 ),
	.combout(\stock_S0_reg[24]~79_combout ),
	.cout(\stock_S0_reg[24]~80 ));
// synopsys translate_off
defparam \stock_S0_reg[24]~79 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N17
dffeas \stock_S0_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[24] .is_wysiwyg = "true";
defparam \stock_S0_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N18
cycloneiv_lcell_comb \stock_S0_reg[25]~81 (
// Equation(s):
// \stock_S0_reg[25]~81_combout  = (stock_S0_reg[25] & (\stock_S0_reg[24]~80  & VCC)) # (!stock_S0_reg[25] & (!\stock_S0_reg[24]~80 ))
// \stock_S0_reg[25]~82  = CARRY((!stock_S0_reg[25] & !\stock_S0_reg[24]~80 ))

	.dataa(gnd),
	.datab(stock_S0_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[24]~80 ),
	.combout(\stock_S0_reg[25]~81_combout ),
	.cout(\stock_S0_reg[25]~82 ));
// synopsys translate_off
defparam \stock_S0_reg[25]~81 .lut_mask = 16'hC303;
defparam \stock_S0_reg[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N19
dffeas \stock_S0_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[25] .is_wysiwyg = "true";
defparam \stock_S0_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N20
cycloneiv_lcell_comb \stock_S0_reg[26]~83 (
// Equation(s):
// \stock_S0_reg[26]~83_combout  = (stock_S0_reg[26] & ((GND) # (!\stock_S0_reg[25]~82 ))) # (!stock_S0_reg[26] & (\stock_S0_reg[25]~82  $ (GND)))
// \stock_S0_reg[26]~84  = CARRY((stock_S0_reg[26]) # (!\stock_S0_reg[25]~82 ))

	.dataa(gnd),
	.datab(stock_S0_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[25]~82 ),
	.combout(\stock_S0_reg[26]~83_combout ),
	.cout(\stock_S0_reg[26]~84 ));
// synopsys translate_off
defparam \stock_S0_reg[26]~83 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N21
dffeas \stock_S0_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[26] .is_wysiwyg = "true";
defparam \stock_S0_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
cycloneiv_lcell_comb \stock_S0_reg[27]~85 (
// Equation(s):
// \stock_S0_reg[27]~85_combout  = (stock_S0_reg[27] & (\stock_S0_reg[26]~84  & VCC)) # (!stock_S0_reg[27] & (!\stock_S0_reg[26]~84 ))
// \stock_S0_reg[27]~86  = CARRY((!stock_S0_reg[27] & !\stock_S0_reg[26]~84 ))

	.dataa(stock_S0_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[26]~84 ),
	.combout(\stock_S0_reg[27]~85_combout ),
	.cout(\stock_S0_reg[27]~86 ));
// synopsys translate_off
defparam \stock_S0_reg[27]~85 .lut_mask = 16'hA505;
defparam \stock_S0_reg[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N23
dffeas \stock_S0_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[27] .is_wysiwyg = "true";
defparam \stock_S0_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
cycloneiv_lcell_comb \stock_S0_reg[28]~87 (
// Equation(s):
// \stock_S0_reg[28]~87_combout  = (stock_S0_reg[28] & ((GND) # (!\stock_S0_reg[27]~86 ))) # (!stock_S0_reg[28] & (\stock_S0_reg[27]~86  $ (GND)))
// \stock_S0_reg[28]~88  = CARRY((stock_S0_reg[28]) # (!\stock_S0_reg[27]~86 ))

	.dataa(gnd),
	.datab(stock_S0_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[27]~86 ),
	.combout(\stock_S0_reg[28]~87_combout ),
	.cout(\stock_S0_reg[28]~88 ));
// synopsys translate_off
defparam \stock_S0_reg[28]~87 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N25
dffeas \stock_S0_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[28] .is_wysiwyg = "true";
defparam \stock_S0_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
cycloneiv_lcell_comb \stock_S0_reg[29]~89 (
// Equation(s):
// \stock_S0_reg[29]~89_combout  = (stock_S0_reg[29] & (\stock_S0_reg[28]~88  & VCC)) # (!stock_S0_reg[29] & (!\stock_S0_reg[28]~88 ))
// \stock_S0_reg[29]~90  = CARRY((!stock_S0_reg[29] & !\stock_S0_reg[28]~88 ))

	.dataa(stock_S0_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[28]~88 ),
	.combout(\stock_S0_reg[29]~89_combout ),
	.cout(\stock_S0_reg[29]~90 ));
// synopsys translate_off
defparam \stock_S0_reg[29]~89 .lut_mask = 16'hA505;
defparam \stock_S0_reg[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N27
dffeas \stock_S0_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[29] .is_wysiwyg = "true";
defparam \stock_S0_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
cycloneiv_lcell_comb \stock_S0_reg[30]~91 (
// Equation(s):
// \stock_S0_reg[30]~91_combout  = (stock_S0_reg[30] & ((GND) # (!\stock_S0_reg[29]~90 ))) # (!stock_S0_reg[30] & (\stock_S0_reg[29]~90  $ (GND)))
// \stock_S0_reg[30]~92  = CARRY((stock_S0_reg[30]) # (!\stock_S0_reg[29]~90 ))

	.dataa(gnd),
	.datab(stock_S0_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[29]~90 ),
	.combout(\stock_S0_reg[30]~91_combout ),
	.cout(\stock_S0_reg[30]~92 ));
// synopsys translate_off
defparam \stock_S0_reg[30]~91 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N29
dffeas \stock_S0_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[30] .is_wysiwyg = "true";
defparam \stock_S0_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N30
cycloneiv_lcell_comb \stock_S0_reg[31]~93 (
// Equation(s):
// \stock_S0_reg[31]~93_combout  = stock_S0_reg[31] $ (!\stock_S0_reg[30]~92 )

	.dataa(stock_S0_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S0_reg[30]~92 ),
	.combout(\stock_S0_reg[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[31]~93 .lut_mask = 16'hA5A5;
defparam \stock_S0_reg[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y35_N31
dffeas \stock_S0_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[31]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[31] .is_wysiwyg = "true";
defparam \stock_S0_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N2
cycloneiv_lcell_comb \stock_S1_reg[31]~95 (
// Equation(s):
// \stock_S1_reg[31]~95_combout  = (!choice_reg[0] & (choice_reg[1] & (!choice_reg[2] & \CSTATE.salgado_dispensation~q )))

	.dataa(choice_reg[0]),
	.datab(choice_reg[1]),
	.datac(choice_reg[2]),
	.datad(\CSTATE.salgado_dispensation~q ),
	.cin(gnd),
	.combout(\stock_S1_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S1_reg[31]~95 .lut_mask = 16'h0400;
defparam \stock_S1_reg[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
cycloneiv_lcell_comb \stock_S1_reg[0]~97 (
// Equation(s):
// \stock_S1_reg[0]~97_combout  = stock_S1_reg[0] $ (((\stock_S1_reg[31]~95_combout  & !\LessThan6~10_combout )))

	.dataa(gnd),
	.datab(\stock_S1_reg[31]~95_combout ),
	.datac(stock_S1_reg[0]),
	.datad(\LessThan6~10_combout ),
	.cin(gnd),
	.combout(\stock_S1_reg[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S1_reg[0]~97 .lut_mask = 16'hF03C;
defparam \stock_S1_reg[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N19
dffeas \stock_S1_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[0]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[0] .is_wysiwyg = "true";
defparam \stock_S1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
cycloneiv_lcell_comb \stock_S1_reg[1]~32 (
// Equation(s):
// \stock_S1_reg[1]~32_cout  = CARRY(!stock_S1_reg[0])

	.dataa(gnd),
	.datab(stock_S1_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S1_reg[1]~32_cout ));
// synopsys translate_off
defparam \stock_S1_reg[1]~32 .lut_mask = 16'h0033;
defparam \stock_S1_reg[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
cycloneiv_lcell_comb \stock_S1_reg[1]~33 (
// Equation(s):
// \stock_S1_reg[1]~33_combout  = (stock_S1_reg[1] & (\stock_S1_reg[1]~32_cout  & VCC)) # (!stock_S1_reg[1] & (!\stock_S1_reg[1]~32_cout ))
// \stock_S1_reg[1]~34  = CARRY((!stock_S1_reg[1] & !\stock_S1_reg[1]~32_cout ))

	.dataa(gnd),
	.datab(stock_S1_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[1]~32_cout ),
	.combout(\stock_S1_reg[1]~33_combout ),
	.cout(\stock_S1_reg[1]~34 ));
// synopsys translate_off
defparam \stock_S1_reg[1]~33 .lut_mask = 16'hC303;
defparam \stock_S1_reg[1]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
cycloneiv_lcell_comb \stock_S1_reg[31]~96 (
// Equation(s):
// \stock_S1_reg[31]~96_combout  = (\stock_S1_reg[31]~95_combout  & !\LessThan6~10_combout )

	.dataa(gnd),
	.datab(\stock_S1_reg[31]~95_combout ),
	.datac(gnd),
	.datad(\LessThan6~10_combout ),
	.cin(gnd),
	.combout(\stock_S1_reg[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S1_reg[31]~96 .lut_mask = 16'h00CC;
defparam \stock_S1_reg[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \stock_S1_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[1] .is_wysiwyg = "true";
defparam \stock_S1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
cycloneiv_lcell_comb \stock_S1_reg[2]~35 (
// Equation(s):
// \stock_S1_reg[2]~35_combout  = (stock_S1_reg[2] & ((GND) # (!\stock_S1_reg[1]~34 ))) # (!stock_S1_reg[2] & (\stock_S1_reg[1]~34  $ (GND)))
// \stock_S1_reg[2]~36  = CARRY((stock_S1_reg[2]) # (!\stock_S1_reg[1]~34 ))

	.dataa(gnd),
	.datab(stock_S1_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[1]~34 ),
	.combout(\stock_S1_reg[2]~35_combout ),
	.cout(\stock_S1_reg[2]~36 ));
// synopsys translate_off
defparam \stock_S1_reg[2]~35 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N5
dffeas \stock_S1_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[2] .is_wysiwyg = "true";
defparam \stock_S1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
cycloneiv_lcell_comb \stock_S1_reg[3]~37 (
// Equation(s):
// \stock_S1_reg[3]~37_combout  = (stock_S1_reg[3] & (\stock_S1_reg[2]~36  & VCC)) # (!stock_S1_reg[3] & (!\stock_S1_reg[2]~36 ))
// \stock_S1_reg[3]~38  = CARRY((!stock_S1_reg[3] & !\stock_S1_reg[2]~36 ))

	.dataa(stock_S1_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[2]~36 ),
	.combout(\stock_S1_reg[3]~37_combout ),
	.cout(\stock_S1_reg[3]~38 ));
// synopsys translate_off
defparam \stock_S1_reg[3]~37 .lut_mask = 16'hA505;
defparam \stock_S1_reg[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N7
dffeas \stock_S1_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[3] .is_wysiwyg = "true";
defparam \stock_S1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
cycloneiv_lcell_comb \stock_S1_reg[4]~39 (
// Equation(s):
// \stock_S1_reg[4]~39_combout  = (stock_S1_reg[4] & ((GND) # (!\stock_S1_reg[3]~38 ))) # (!stock_S1_reg[4] & (\stock_S1_reg[3]~38  $ (GND)))
// \stock_S1_reg[4]~40  = CARRY((stock_S1_reg[4]) # (!\stock_S1_reg[3]~38 ))

	.dataa(gnd),
	.datab(stock_S1_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[3]~38 ),
	.combout(\stock_S1_reg[4]~39_combout ),
	.cout(\stock_S1_reg[4]~40 ));
// synopsys translate_off
defparam \stock_S1_reg[4]~39 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \stock_S1_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[4] .is_wysiwyg = "true";
defparam \stock_S1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
cycloneiv_lcell_comb \stock_S1_reg[5]~41 (
// Equation(s):
// \stock_S1_reg[5]~41_combout  = (stock_S1_reg[5] & (\stock_S1_reg[4]~40  & VCC)) # (!stock_S1_reg[5] & (!\stock_S1_reg[4]~40 ))
// \stock_S1_reg[5]~42  = CARRY((!stock_S1_reg[5] & !\stock_S1_reg[4]~40 ))

	.dataa(stock_S1_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[4]~40 ),
	.combout(\stock_S1_reg[5]~41_combout ),
	.cout(\stock_S1_reg[5]~42 ));
// synopsys translate_off
defparam \stock_S1_reg[5]~41 .lut_mask = 16'hA505;
defparam \stock_S1_reg[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \stock_S1_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[5] .is_wysiwyg = "true";
defparam \stock_S1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
cycloneiv_lcell_comb \stock_S1_reg[6]~43 (
// Equation(s):
// \stock_S1_reg[6]~43_combout  = (stock_S1_reg[6] & ((GND) # (!\stock_S1_reg[5]~42 ))) # (!stock_S1_reg[6] & (\stock_S1_reg[5]~42  $ (GND)))
// \stock_S1_reg[6]~44  = CARRY((stock_S1_reg[6]) # (!\stock_S1_reg[5]~42 ))

	.dataa(stock_S1_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[5]~42 ),
	.combout(\stock_S1_reg[6]~43_combout ),
	.cout(\stock_S1_reg[6]~44 ));
// synopsys translate_off
defparam \stock_S1_reg[6]~43 .lut_mask = 16'h5AAF;
defparam \stock_S1_reg[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \stock_S1_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[6] .is_wysiwyg = "true";
defparam \stock_S1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
cycloneiv_lcell_comb \stock_S1_reg[7]~45 (
// Equation(s):
// \stock_S1_reg[7]~45_combout  = (stock_S1_reg[7] & (\stock_S1_reg[6]~44  & VCC)) # (!stock_S1_reg[7] & (!\stock_S1_reg[6]~44 ))
// \stock_S1_reg[7]~46  = CARRY((!stock_S1_reg[7] & !\stock_S1_reg[6]~44 ))

	.dataa(gnd),
	.datab(stock_S1_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[6]~44 ),
	.combout(\stock_S1_reg[7]~45_combout ),
	.cout(\stock_S1_reg[7]~46 ));
// synopsys translate_off
defparam \stock_S1_reg[7]~45 .lut_mask = 16'hC303;
defparam \stock_S1_reg[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \stock_S1_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[7] .is_wysiwyg = "true";
defparam \stock_S1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
cycloneiv_lcell_comb \stock_S1_reg[8]~47 (
// Equation(s):
// \stock_S1_reg[8]~47_combout  = (stock_S1_reg[8] & ((GND) # (!\stock_S1_reg[7]~46 ))) # (!stock_S1_reg[8] & (\stock_S1_reg[7]~46  $ (GND)))
// \stock_S1_reg[8]~48  = CARRY((stock_S1_reg[8]) # (!\stock_S1_reg[7]~46 ))

	.dataa(gnd),
	.datab(stock_S1_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[7]~46 ),
	.combout(\stock_S1_reg[8]~47_combout ),
	.cout(\stock_S1_reg[8]~48 ));
// synopsys translate_off
defparam \stock_S1_reg[8]~47 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N17
dffeas \stock_S1_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[8] .is_wysiwyg = "true";
defparam \stock_S1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
cycloneiv_lcell_comb \stock_S1_reg[9]~49 (
// Equation(s):
// \stock_S1_reg[9]~49_combout  = (stock_S1_reg[9] & (\stock_S1_reg[8]~48  & VCC)) # (!stock_S1_reg[9] & (!\stock_S1_reg[8]~48 ))
// \stock_S1_reg[9]~50  = CARRY((!stock_S1_reg[9] & !\stock_S1_reg[8]~48 ))

	.dataa(gnd),
	.datab(stock_S1_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[8]~48 ),
	.combout(\stock_S1_reg[9]~49_combout ),
	.cout(\stock_S1_reg[9]~50 ));
// synopsys translate_off
defparam \stock_S1_reg[9]~49 .lut_mask = 16'hC303;
defparam \stock_S1_reg[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N19
dffeas \stock_S1_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[9] .is_wysiwyg = "true";
defparam \stock_S1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
cycloneiv_lcell_comb \stock_S1_reg[10]~51 (
// Equation(s):
// \stock_S1_reg[10]~51_combout  = (stock_S1_reg[10] & ((GND) # (!\stock_S1_reg[9]~50 ))) # (!stock_S1_reg[10] & (\stock_S1_reg[9]~50  $ (GND)))
// \stock_S1_reg[10]~52  = CARRY((stock_S1_reg[10]) # (!\stock_S1_reg[9]~50 ))

	.dataa(gnd),
	.datab(stock_S1_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[9]~50 ),
	.combout(\stock_S1_reg[10]~51_combout ),
	.cout(\stock_S1_reg[10]~52 ));
// synopsys translate_off
defparam \stock_S1_reg[10]~51 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N21
dffeas \stock_S1_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[10] .is_wysiwyg = "true";
defparam \stock_S1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
cycloneiv_lcell_comb \stock_S1_reg[11]~53 (
// Equation(s):
// \stock_S1_reg[11]~53_combout  = (stock_S1_reg[11] & (\stock_S1_reg[10]~52  & VCC)) # (!stock_S1_reg[11] & (!\stock_S1_reg[10]~52 ))
// \stock_S1_reg[11]~54  = CARRY((!stock_S1_reg[11] & !\stock_S1_reg[10]~52 ))

	.dataa(stock_S1_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[10]~52 ),
	.combout(\stock_S1_reg[11]~53_combout ),
	.cout(\stock_S1_reg[11]~54 ));
// synopsys translate_off
defparam \stock_S1_reg[11]~53 .lut_mask = 16'hA505;
defparam \stock_S1_reg[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \stock_S1_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[11] .is_wysiwyg = "true";
defparam \stock_S1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
cycloneiv_lcell_comb \stock_S1_reg[12]~55 (
// Equation(s):
// \stock_S1_reg[12]~55_combout  = (stock_S1_reg[12] & ((GND) # (!\stock_S1_reg[11]~54 ))) # (!stock_S1_reg[12] & (\stock_S1_reg[11]~54  $ (GND)))
// \stock_S1_reg[12]~56  = CARRY((stock_S1_reg[12]) # (!\stock_S1_reg[11]~54 ))

	.dataa(gnd),
	.datab(stock_S1_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[11]~54 ),
	.combout(\stock_S1_reg[12]~55_combout ),
	.cout(\stock_S1_reg[12]~56 ));
// synopsys translate_off
defparam \stock_S1_reg[12]~55 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \stock_S1_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[12]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[12] .is_wysiwyg = "true";
defparam \stock_S1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
cycloneiv_lcell_comb \stock_S1_reg[13]~57 (
// Equation(s):
// \stock_S1_reg[13]~57_combout  = (stock_S1_reg[13] & (\stock_S1_reg[12]~56  & VCC)) # (!stock_S1_reg[13] & (!\stock_S1_reg[12]~56 ))
// \stock_S1_reg[13]~58  = CARRY((!stock_S1_reg[13] & !\stock_S1_reg[12]~56 ))

	.dataa(stock_S1_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[12]~56 ),
	.combout(\stock_S1_reg[13]~57_combout ),
	.cout(\stock_S1_reg[13]~58 ));
// synopsys translate_off
defparam \stock_S1_reg[13]~57 .lut_mask = 16'hA505;
defparam \stock_S1_reg[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \stock_S1_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[13] .is_wysiwyg = "true";
defparam \stock_S1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
cycloneiv_lcell_comb \stock_S1_reg[14]~59 (
// Equation(s):
// \stock_S1_reg[14]~59_combout  = (stock_S1_reg[14] & ((GND) # (!\stock_S1_reg[13]~58 ))) # (!stock_S1_reg[14] & (\stock_S1_reg[13]~58  $ (GND)))
// \stock_S1_reg[14]~60  = CARRY((stock_S1_reg[14]) # (!\stock_S1_reg[13]~58 ))

	.dataa(gnd),
	.datab(stock_S1_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[13]~58 ),
	.combout(\stock_S1_reg[14]~59_combout ),
	.cout(\stock_S1_reg[14]~60 ));
// synopsys translate_off
defparam \stock_S1_reg[14]~59 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \stock_S1_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[14]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[14] .is_wysiwyg = "true";
defparam \stock_S1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
cycloneiv_lcell_comb \stock_S1_reg[15]~61 (
// Equation(s):
// \stock_S1_reg[15]~61_combout  = (stock_S1_reg[15] & (\stock_S1_reg[14]~60  & VCC)) # (!stock_S1_reg[15] & (!\stock_S1_reg[14]~60 ))
// \stock_S1_reg[15]~62  = CARRY((!stock_S1_reg[15] & !\stock_S1_reg[14]~60 ))

	.dataa(stock_S1_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[14]~60 ),
	.combout(\stock_S1_reg[15]~61_combout ),
	.cout(\stock_S1_reg[15]~62 ));
// synopsys translate_off
defparam \stock_S1_reg[15]~61 .lut_mask = 16'hA505;
defparam \stock_S1_reg[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N31
dffeas \stock_S1_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[15] .is_wysiwyg = "true";
defparam \stock_S1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneiv_lcell_comb \stock_S1_reg[16]~63 (
// Equation(s):
// \stock_S1_reg[16]~63_combout  = (stock_S1_reg[16] & ((GND) # (!\stock_S1_reg[15]~62 ))) # (!stock_S1_reg[16] & (\stock_S1_reg[15]~62  $ (GND)))
// \stock_S1_reg[16]~64  = CARRY((stock_S1_reg[16]) # (!\stock_S1_reg[15]~62 ))

	.dataa(gnd),
	.datab(stock_S1_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[15]~62 ),
	.combout(\stock_S1_reg[16]~63_combout ),
	.cout(\stock_S1_reg[16]~64 ));
// synopsys translate_off
defparam \stock_S1_reg[16]~63 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N1
dffeas \stock_S1_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[16]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[16] .is_wysiwyg = "true";
defparam \stock_S1_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N2
cycloneiv_lcell_comb \stock_S1_reg[17]~65 (
// Equation(s):
// \stock_S1_reg[17]~65_combout  = (stock_S1_reg[17] & (\stock_S1_reg[16]~64  & VCC)) # (!stock_S1_reg[17] & (!\stock_S1_reg[16]~64 ))
// \stock_S1_reg[17]~66  = CARRY((!stock_S1_reg[17] & !\stock_S1_reg[16]~64 ))

	.dataa(gnd),
	.datab(stock_S1_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[16]~64 ),
	.combout(\stock_S1_reg[17]~65_combout ),
	.cout(\stock_S1_reg[17]~66 ));
// synopsys translate_off
defparam \stock_S1_reg[17]~65 .lut_mask = 16'hC303;
defparam \stock_S1_reg[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N3
dffeas \stock_S1_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[17] .is_wysiwyg = "true";
defparam \stock_S1_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
cycloneiv_lcell_comb \stock_S1_reg[18]~67 (
// Equation(s):
// \stock_S1_reg[18]~67_combout  = (stock_S1_reg[18] & ((GND) # (!\stock_S1_reg[17]~66 ))) # (!stock_S1_reg[18] & (\stock_S1_reg[17]~66  $ (GND)))
// \stock_S1_reg[18]~68  = CARRY((stock_S1_reg[18]) # (!\stock_S1_reg[17]~66 ))

	.dataa(gnd),
	.datab(stock_S1_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[17]~66 ),
	.combout(\stock_S1_reg[18]~67_combout ),
	.cout(\stock_S1_reg[18]~68 ));
// synopsys translate_off
defparam \stock_S1_reg[18]~67 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \stock_S1_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[18] .is_wysiwyg = "true";
defparam \stock_S1_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
cycloneiv_lcell_comb \stock_S1_reg[19]~69 (
// Equation(s):
// \stock_S1_reg[19]~69_combout  = (stock_S1_reg[19] & (\stock_S1_reg[18]~68  & VCC)) # (!stock_S1_reg[19] & (!\stock_S1_reg[18]~68 ))
// \stock_S1_reg[19]~70  = CARRY((!stock_S1_reg[19] & !\stock_S1_reg[18]~68 ))

	.dataa(stock_S1_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[18]~68 ),
	.combout(\stock_S1_reg[19]~69_combout ),
	.cout(\stock_S1_reg[19]~70 ));
// synopsys translate_off
defparam \stock_S1_reg[19]~69 .lut_mask = 16'hA505;
defparam \stock_S1_reg[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N7
dffeas \stock_S1_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[19] .is_wysiwyg = "true";
defparam \stock_S1_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
cycloneiv_lcell_comb \stock_S1_reg[20]~71 (
// Equation(s):
// \stock_S1_reg[20]~71_combout  = (stock_S1_reg[20] & ((GND) # (!\stock_S1_reg[19]~70 ))) # (!stock_S1_reg[20] & (\stock_S1_reg[19]~70  $ (GND)))
// \stock_S1_reg[20]~72  = CARRY((stock_S1_reg[20]) # (!\stock_S1_reg[19]~70 ))

	.dataa(stock_S1_reg[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[19]~70 ),
	.combout(\stock_S1_reg[20]~71_combout ),
	.cout(\stock_S1_reg[20]~72 ));
// synopsys translate_off
defparam \stock_S1_reg[20]~71 .lut_mask = 16'h5AAF;
defparam \stock_S1_reg[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
cycloneiv_lcell_comb \stock_S1_reg[20]~feeder (
// Equation(s):
// \stock_S1_reg[20]~feeder_combout  = \stock_S1_reg[20]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\stock_S1_reg[20]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S1_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S1_reg[20]~feeder .lut_mask = 16'hF0F0;
defparam \stock_S1_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \stock_S1_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[20] .is_wysiwyg = "true";
defparam \stock_S1_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
cycloneiv_lcell_comb \stock_S1_reg[21]~73 (
// Equation(s):
// \stock_S1_reg[21]~73_combout  = (stock_S1_reg[21] & (\stock_S1_reg[20]~72  & VCC)) # (!stock_S1_reg[21] & (!\stock_S1_reg[20]~72 ))
// \stock_S1_reg[21]~74  = CARRY((!stock_S1_reg[21] & !\stock_S1_reg[20]~72 ))

	.dataa(stock_S1_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[20]~72 ),
	.combout(\stock_S1_reg[21]~73_combout ),
	.cout(\stock_S1_reg[21]~74 ));
// synopsys translate_off
defparam \stock_S1_reg[21]~73 .lut_mask = 16'hA505;
defparam \stock_S1_reg[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N11
dffeas \stock_S1_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[21] .is_wysiwyg = "true";
defparam \stock_S1_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
cycloneiv_lcell_comb \stock_S1_reg[22]~75 (
// Equation(s):
// \stock_S1_reg[22]~75_combout  = (stock_S1_reg[22] & ((GND) # (!\stock_S1_reg[21]~74 ))) # (!stock_S1_reg[22] & (\stock_S1_reg[21]~74  $ (GND)))
// \stock_S1_reg[22]~76  = CARRY((stock_S1_reg[22]) # (!\stock_S1_reg[21]~74 ))

	.dataa(stock_S1_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[21]~74 ),
	.combout(\stock_S1_reg[22]~75_combout ),
	.cout(\stock_S1_reg[22]~76 ));
// synopsys translate_off
defparam \stock_S1_reg[22]~75 .lut_mask = 16'h5AAF;
defparam \stock_S1_reg[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N13
dffeas \stock_S1_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[22] .is_wysiwyg = "true";
defparam \stock_S1_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
cycloneiv_lcell_comb \stock_S1_reg[23]~77 (
// Equation(s):
// \stock_S1_reg[23]~77_combout  = (stock_S1_reg[23] & (\stock_S1_reg[22]~76  & VCC)) # (!stock_S1_reg[23] & (!\stock_S1_reg[22]~76 ))
// \stock_S1_reg[23]~78  = CARRY((!stock_S1_reg[23] & !\stock_S1_reg[22]~76 ))

	.dataa(stock_S1_reg[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[22]~76 ),
	.combout(\stock_S1_reg[23]~77_combout ),
	.cout(\stock_S1_reg[23]~78 ));
// synopsys translate_off
defparam \stock_S1_reg[23]~77 .lut_mask = 16'hA505;
defparam \stock_S1_reg[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \stock_S1_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stock_S1_reg[23]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[23] .is_wysiwyg = "true";
defparam \stock_S1_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
cycloneiv_lcell_comb \stock_S1_reg[24]~79 (
// Equation(s):
// \stock_S1_reg[24]~79_combout  = (stock_S1_reg[24] & ((GND) # (!\stock_S1_reg[23]~78 ))) # (!stock_S1_reg[24] & (\stock_S1_reg[23]~78  $ (GND)))
// \stock_S1_reg[24]~80  = CARRY((stock_S1_reg[24]) # (!\stock_S1_reg[23]~78 ))

	.dataa(gnd),
	.datab(stock_S1_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[23]~78 ),
	.combout(\stock_S1_reg[24]~79_combout ),
	.cout(\stock_S1_reg[24]~80 ));
// synopsys translate_off
defparam \stock_S1_reg[24]~79 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N17
dffeas \stock_S1_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[24] .is_wysiwyg = "true";
defparam \stock_S1_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
cycloneiv_lcell_comb \stock_S1_reg[25]~81 (
// Equation(s):
// \stock_S1_reg[25]~81_combout  = (stock_S1_reg[25] & (\stock_S1_reg[24]~80  & VCC)) # (!stock_S1_reg[25] & (!\stock_S1_reg[24]~80 ))
// \stock_S1_reg[25]~82  = CARRY((!stock_S1_reg[25] & !\stock_S1_reg[24]~80 ))

	.dataa(gnd),
	.datab(stock_S1_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[24]~80 ),
	.combout(\stock_S1_reg[25]~81_combout ),
	.cout(\stock_S1_reg[25]~82 ));
// synopsys translate_off
defparam \stock_S1_reg[25]~81 .lut_mask = 16'hC303;
defparam \stock_S1_reg[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N19
dffeas \stock_S1_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[25] .is_wysiwyg = "true";
defparam \stock_S1_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
cycloneiv_lcell_comb \stock_S1_reg[26]~83 (
// Equation(s):
// \stock_S1_reg[26]~83_combout  = (stock_S1_reg[26] & ((GND) # (!\stock_S1_reg[25]~82 ))) # (!stock_S1_reg[26] & (\stock_S1_reg[25]~82  $ (GND)))
// \stock_S1_reg[26]~84  = CARRY((stock_S1_reg[26]) # (!\stock_S1_reg[25]~82 ))

	.dataa(gnd),
	.datab(stock_S1_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[25]~82 ),
	.combout(\stock_S1_reg[26]~83_combout ),
	.cout(\stock_S1_reg[26]~84 ));
// synopsys translate_off
defparam \stock_S1_reg[26]~83 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \stock_S1_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[26] .is_wysiwyg = "true";
defparam \stock_S1_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
cycloneiv_lcell_comb \stock_S1_reg[27]~85 (
// Equation(s):
// \stock_S1_reg[27]~85_combout  = (stock_S1_reg[27] & (\stock_S1_reg[26]~84  & VCC)) # (!stock_S1_reg[27] & (!\stock_S1_reg[26]~84 ))
// \stock_S1_reg[27]~86  = CARRY((!stock_S1_reg[27] & !\stock_S1_reg[26]~84 ))

	.dataa(stock_S1_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[26]~84 ),
	.combout(\stock_S1_reg[27]~85_combout ),
	.cout(\stock_S1_reg[27]~86 ));
// synopsys translate_off
defparam \stock_S1_reg[27]~85 .lut_mask = 16'hA505;
defparam \stock_S1_reg[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N23
dffeas \stock_S1_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[27] .is_wysiwyg = "true";
defparam \stock_S1_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
cycloneiv_lcell_comb \stock_S1_reg[28]~87 (
// Equation(s):
// \stock_S1_reg[28]~87_combout  = (stock_S1_reg[28] & ((GND) # (!\stock_S1_reg[27]~86 ))) # (!stock_S1_reg[28] & (\stock_S1_reg[27]~86  $ (GND)))
// \stock_S1_reg[28]~88  = CARRY((stock_S1_reg[28]) # (!\stock_S1_reg[27]~86 ))

	.dataa(gnd),
	.datab(stock_S1_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[27]~86 ),
	.combout(\stock_S1_reg[28]~87_combout ),
	.cout(\stock_S1_reg[28]~88 ));
// synopsys translate_off
defparam \stock_S1_reg[28]~87 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \stock_S1_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[28] .is_wysiwyg = "true";
defparam \stock_S1_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
cycloneiv_lcell_comb \stock_S1_reg[29]~89 (
// Equation(s):
// \stock_S1_reg[29]~89_combout  = (stock_S1_reg[29] & (\stock_S1_reg[28]~88  & VCC)) # (!stock_S1_reg[29] & (!\stock_S1_reg[28]~88 ))
// \stock_S1_reg[29]~90  = CARRY((!stock_S1_reg[29] & !\stock_S1_reg[28]~88 ))

	.dataa(stock_S1_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[28]~88 ),
	.combout(\stock_S1_reg[29]~89_combout ),
	.cout(\stock_S1_reg[29]~90 ));
// synopsys translate_off
defparam \stock_S1_reg[29]~89 .lut_mask = 16'hA505;
defparam \stock_S1_reg[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N27
dffeas \stock_S1_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[29] .is_wysiwyg = "true";
defparam \stock_S1_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
cycloneiv_lcell_comb \stock_S1_reg[30]~91 (
// Equation(s):
// \stock_S1_reg[30]~91_combout  = (stock_S1_reg[30] & ((GND) # (!\stock_S1_reg[29]~90 ))) # (!stock_S1_reg[30] & (\stock_S1_reg[29]~90  $ (GND)))
// \stock_S1_reg[30]~92  = CARRY((stock_S1_reg[30]) # (!\stock_S1_reg[29]~90 ))

	.dataa(gnd),
	.datab(stock_S1_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S1_reg[29]~90 ),
	.combout(\stock_S1_reg[30]~91_combout ),
	.cout(\stock_S1_reg[30]~92 ));
// synopsys translate_off
defparam \stock_S1_reg[30]~91 .lut_mask = 16'h3CCF;
defparam \stock_S1_reg[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \stock_S1_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[30] .is_wysiwyg = "true";
defparam \stock_S1_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
cycloneiv_lcell_comb \stock_S1_reg[31]~93 (
// Equation(s):
// \stock_S1_reg[31]~93_combout  = stock_S1_reg[31] $ (!\stock_S1_reg[30]~92 )

	.dataa(stock_S1_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S1_reg[30]~92 ),
	.combout(\stock_S1_reg[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S1_reg[31]~93 .lut_mask = 16'hA5A5;
defparam \stock_S1_reg[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N31
dffeas \stock_S1_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S1_reg[31]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S1_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S1_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S1_reg[31] .is_wysiwyg = "true";
defparam \stock_S1_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
cycloneiv_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (!stock_S1_reg[4] & (!stock_S1_reg[6] & (!stock_S1_reg[7] & !stock_S1_reg[5])))

	.dataa(stock_S1_reg[4]),
	.datab(stock_S1_reg[6]),
	.datac(stock_S1_reg[7]),
	.datad(stock_S1_reg[5]),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h0001;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
cycloneiv_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (!stock_S1_reg[1] & (!stock_S1_reg[2] & (!stock_S1_reg[3] & stock_S1_reg[0])))

	.dataa(stock_S1_reg[1]),
	.datab(stock_S1_reg[2]),
	.datac(stock_S1_reg[3]),
	.datad(stock_S1_reg[0]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'h0100;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
cycloneiv_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_combout  = (!stock_S1_reg[13] & (!stock_S1_reg[14] & (!stock_S1_reg[12] & !stock_S1_reg[15])))

	.dataa(stock_S1_reg[13]),
	.datab(stock_S1_reg[14]),
	.datac(stock_S1_reg[12]),
	.datad(stock_S1_reg[15]),
	.cin(gnd),
	.combout(\LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'h0001;
defparam \LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
cycloneiv_lcell_comb \LessThan6~2 (
// Equation(s):
// \LessThan6~2_combout  = (!stock_S1_reg[8] & (!stock_S1_reg[9] & (!stock_S1_reg[10] & !stock_S1_reg[11])))

	.dataa(stock_S1_reg[8]),
	.datab(stock_S1_reg[9]),
	.datac(stock_S1_reg[10]),
	.datad(stock_S1_reg[11]),
	.cin(gnd),
	.combout(\LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~2 .lut_mask = 16'h0001;
defparam \LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cycloneiv_lcell_comb \LessThan6~4 (
// Equation(s):
// \LessThan6~4_combout  = (\LessThan6~1_combout  & (\LessThan6~0_combout  & (\LessThan6~3_combout  & \LessThan6~2_combout )))

	.dataa(\LessThan6~1_combout ),
	.datab(\LessThan6~0_combout ),
	.datac(\LessThan6~3_combout ),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~4 .lut_mask = 16'h8000;
defparam \LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
cycloneiv_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_combout  = (!stock_S1_reg[16] & (!stock_S1_reg[18] & (!stock_S1_reg[17] & !stock_S1_reg[19])))

	.dataa(stock_S1_reg[16]),
	.datab(stock_S1_reg[18]),
	.datac(stock_S1_reg[17]),
	.datad(stock_S1_reg[19]),
	.cin(gnd),
	.combout(\LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~5 .lut_mask = 16'h0001;
defparam \LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
cycloneiv_lcell_comb \LessThan6~6 (
// Equation(s):
// \LessThan6~6_combout  = (!stock_S1_reg[23] & (!stock_S1_reg[20] & (!stock_S1_reg[22] & !stock_S1_reg[21])))

	.dataa(stock_S1_reg[23]),
	.datab(stock_S1_reg[20]),
	.datac(stock_S1_reg[22]),
	.datad(stock_S1_reg[21]),
	.cin(gnd),
	.combout(\LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~6 .lut_mask = 16'h0001;
defparam \LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
cycloneiv_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_combout  = (\LessThan6~5_combout  & \LessThan6~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan6~5_combout ),
	.datad(\LessThan6~6_combout ),
	.cin(gnd),
	.combout(\LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~7 .lut_mask = 16'hF000;
defparam \LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
cycloneiv_lcell_comb \LessThan6~8 (
// Equation(s):
// \LessThan6~8_combout  = (!stock_S1_reg[24] & (!stock_S1_reg[25] & (!stock_S1_reg[27] & !stock_S1_reg[26])))

	.dataa(stock_S1_reg[24]),
	.datab(stock_S1_reg[25]),
	.datac(stock_S1_reg[27]),
	.datad(stock_S1_reg[26]),
	.cin(gnd),
	.combout(\LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~8 .lut_mask = 16'h0001;
defparam \LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
cycloneiv_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_combout  = (!stock_S1_reg[29] & (!stock_S1_reg[28] & (!stock_S1_reg[30] & \LessThan6~8_combout )))

	.dataa(stock_S1_reg[29]),
	.datab(stock_S1_reg[28]),
	.datac(stock_S1_reg[30]),
	.datad(\LessThan6~8_combout ),
	.cin(gnd),
	.combout(\LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~9 .lut_mask = 16'h0100;
defparam \LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
cycloneiv_lcell_comb \LessThan6~10 (
// Equation(s):
// \LessThan6~10_combout  = (stock_S1_reg[31]) # ((\LessThan6~4_combout  & (\LessThan6~7_combout  & \LessThan6~9_combout )))

	.dataa(stock_S1_reg[31]),
	.datab(\LessThan6~4_combout ),
	.datac(\LessThan6~7_combout ),
	.datad(\LessThan6~9_combout ),
	.cin(gnd),
	.combout(\LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~10 .lut_mask = 16'hEAAA;
defparam \LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N14
cycloneiv_lcell_comb \next_state~5 (
// Equation(s):
// \next_state~5_combout  = (\C~input_o  & (((!stock_S0_reg[31] & !\NSTATE~9_combout )) # (!\LessThan6~10_combout )))

	.dataa(stock_S0_reg[31]),
	.datab(\NSTATE~9_combout ),
	.datac(\C~input_o ),
	.datad(\LessThan6~10_combout ),
	.cin(gnd),
	.combout(\next_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~5 .lut_mask = 16'h10F0;
defparam \next_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N16
cycloneiv_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (choice_reg[2]) # ((choice_reg[0] & ((stock_S0_reg[31]) # (choice_reg[1]))) # (!choice_reg[0] & ((!choice_reg[1]))))

	.dataa(choice_reg[0]),
	.datab(choice_reg[2]),
	.datac(stock_S0_reg[31]),
	.datad(choice_reg[1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEEFD;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N20
cycloneiv_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout ) # ((choice_reg[1] & ((\LessThan6~10_combout ))) # (!choice_reg[1] & (\NSTATE~9_combout )))

	.dataa(choice_reg[1]),
	.datab(\NSTATE~9_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\LessThan6~10_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hFEF4;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
cycloneiv_lcell_comb \LessThan6~11 (
// Equation(s):
// \LessThan6~11_combout  = (\LessThan6~6_combout  & (\LessThan6~4_combout  & (\LessThan6~5_combout  & \LessThan6~9_combout )))

	.dataa(\LessThan6~6_combout ),
	.datab(\LessThan6~4_combout ),
	.datac(\LessThan6~5_combout ),
	.datad(\LessThan6~9_combout ),
	.cin(gnd),
	.combout(\LessThan6~11_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~11 .lut_mask = 16'h8000;
defparam \LessThan6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N12
cycloneiv_lcell_comb \NSTATE~10 (
// Equation(s):
// \NSTATE~10_combout  = (stock_S1_reg[31] & (!stock_S0_reg[31] & (\NSTATE~9_combout ))) # (!stock_S1_reg[31] & ((\LessThan6~11_combout ) # ((!stock_S0_reg[31] & \NSTATE~9_combout ))))

	.dataa(stock_S1_reg[31]),
	.datab(stock_S0_reg[31]),
	.datac(\NSTATE~9_combout ),
	.datad(\LessThan6~11_combout ),
	.cin(gnd),
	.combout(\NSTATE~10_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~10 .lut_mask = 16'h7530;
defparam \NSTATE~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
cycloneiv_lcell_comb \NSTATE~11 (
// Equation(s):
// \NSTATE~11_combout  = (\next_state~5_combout  & ((\NSTATE~10_combout ))) # (!\next_state~5_combout  & (\Mux3~1_combout ))

	.dataa(\next_state~5_combout ),
	.datab(gnd),
	.datac(\Mux3~1_combout ),
	.datad(\NSTATE~10_combout ),
	.cin(gnd),
	.combout(\NSTATE~11_combout ),
	.cout());
// synopsys translate_off
defparam \NSTATE~11 .lut_mask = 16'hFA50;
defparam \NSTATE~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
cycloneiv_lcell_comb \CSTATE~6 (
// Equation(s):
// \CSTATE~6_combout  = (\nRST~input_o  & ((\CSTATE~5_combout ) # ((!\CSTATE.INIT_STATE~q  & !\NSTATE~11_combout ))))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(\nRST~input_o ),
	.datac(\CSTATE~5_combout ),
	.datad(\NSTATE~11_combout ),
	.cin(gnd),
	.combout(\CSTATE~6_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~6 .lut_mask = 16'hC0C4;
defparam \CSTATE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N29
dffeas \CSTATE.Coin_Reception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.Coin_Reception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.Coin_Reception .is_wysiwyg = "true";
defparam \CSTATE.Coin_Reception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N6
cycloneiv_lcell_comb \CSTATE~7 (
// Equation(s):
// \CSTATE~7_combout  = (\next_state~6_combout  & (\nRST~input_o  & \CSTATE.Coin_Reception~q ))

	.dataa(\next_state~6_combout ),
	.datab(\nRST~input_o ),
	.datac(gnd),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\CSTATE~7_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~7 .lut_mask = 16'h8800;
defparam \CSTATE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N7
dffeas \CSTATE.salgado_dispensation (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.salgado_dispensation~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.salgado_dispensation .is_wysiwyg = "true";
defparam \CSTATE.salgado_dispensation .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N22
cycloneiv_lcell_comb \CSTATE~8 (
// Equation(s):
// \CSTATE~8_combout  = (!\CSTATE.salgado_dispensation~q  & (\nRST~input_o  & ((\CSTATE.INIT_STATE~q ) # (!\NSTATE~11_combout ))))

	.dataa(\CSTATE.salgado_dispensation~q ),
	.datab(\nRST~input_o ),
	.datac(\CSTATE.INIT_STATE~q ),
	.datad(\NSTATE~11_combout ),
	.cin(gnd),
	.combout(\CSTATE~8_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~8 .lut_mask = 16'h4044;
defparam \CSTATE~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N23
dffeas \CSTATE.INIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.INIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.INIT_STATE .is_wysiwyg = "true";
defparam \CSTATE.INIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N30
cycloneiv_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\CSTATE.Coin_Reception~q ) # ((!\CSTATE.INIT_STATE~q  & ((\next_state~5_combout ) # (!\Mux3~1_combout ))))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(\next_state~5_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hDCDD;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
cycloneiv_lcell_comb \accumulator|temp2~0 (
// Equation(s):
// \accumulator|temp2~0_combout  = (\Selector0~0_combout  & (\V[0]~input_o  $ (\accumulator|temp2 [0])))

	.dataa(gnd),
	.datab(\V[0]~input_o ),
	.datac(\accumulator|temp2 [0]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~0 .lut_mask = 16'h3C00;
defparam \accumulator|temp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N25
dffeas \accumulator|temp2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[0] .is_wysiwyg = "true";
defparam \accumulator|temp2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneiv_lcell_comb \P~0 (
// Equation(s):
// \P~0_combout  = (\accumulator|temp2 [0] & \CSTATE.Coin_Reception~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accumulator|temp2 [0]),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\P~0_combout ),
	.cout());
// synopsys translate_off
defparam \P~0 .lut_mask = 16'hF000;
defparam \P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneiv_lcell_comb \P~1 (
// Equation(s):
// \P~1_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\P~1_combout ),
	.cout());
// synopsys translate_off
defparam \P~1 .lut_mask = 16'hF000;
defparam \P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N4
cycloneiv_lcell_comb \P~2 (
// Equation(s):
// \P~2_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [2])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [2]),
	.cin(gnd),
	.combout(\P~2_combout ),
	.cout());
// synopsys translate_off
defparam \P~2 .lut_mask = 16'hAA00;
defparam \P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N2
cycloneiv_lcell_comb \P~3 (
// Equation(s):
// \P~3_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [3])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [3]),
	.cin(gnd),
	.combout(\P~3_combout ),
	.cout());
// synopsys translate_off
defparam \P~3 .lut_mask = 16'hAA00;
defparam \P~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N10
cycloneiv_lcell_comb \P~4 (
// Equation(s):
// \P~4_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [4])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(\accumulator|temp2 [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~4_combout ),
	.cout());
// synopsys translate_off
defparam \P~4 .lut_mask = 16'h8888;
defparam \P~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N0
cycloneiv_lcell_comb \P~5 (
// Equation(s):
// \P~5_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [5])

	.dataa(gnd),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(gnd),
	.datad(\accumulator|temp2 [5]),
	.cin(gnd),
	.combout(\P~5_combout ),
	.cout());
// synopsys translate_off
defparam \P~5 .lut_mask = 16'hCC00;
defparam \P~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneiv_lcell_comb \P~6 (
// Equation(s):
// \P~6_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [6])

	.dataa(gnd),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(gnd),
	.datad(\accumulator|temp2 [6]),
	.cin(gnd),
	.combout(\P~6_combout ),
	.cout());
// synopsys translate_off
defparam \P~6 .lut_mask = 16'hCC00;
defparam \P~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N20
cycloneiv_lcell_comb \P~7 (
// Equation(s):
// \P~7_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [7])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [7]),
	.cin(gnd),
	.combout(\P~7_combout ),
	.cout());
// synopsys translate_off
defparam \P~7 .lut_mask = 16'hAA00;
defparam \P~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N2
cycloneiv_lcell_comb \P~8 (
// Equation(s):
// \P~8_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [8])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [8]),
	.cin(gnd),
	.combout(\P~8_combout ),
	.cout());
// synopsys translate_off
defparam \P~8 .lut_mask = 16'hAA00;
defparam \P~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneiv_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\CSTATE.Coin_Reception~q  & (\next_state~3_combout  & ((\V[0]~input_o )))) # (!\CSTATE.Coin_Reception~q  & (((\accumulator|temp2 [0]))))

	.dataa(\next_state~3_combout ),
	.datab(\accumulator|temp2 [0]),
	.datac(\V[0]~input_o ),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hA0CC;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneiv_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\CSTATE.Coin_Reception~q  & (\V[1]~input_o  & (\next_state~3_combout ))) # (!\CSTATE.Coin_Reception~q  & (((\accumulator|temp2 [1]))))

	.dataa(\V[1]~input_o ),
	.datab(\next_state~3_combout ),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h8F80;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneiv_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\CSTATE.salgado_dispensation~q  & (\accumulator|temp2 [1] $ ((price_reg[1])))) # (!\CSTATE.salgado_dispensation~q  & (((\Selector8~0_combout ))))

	.dataa(\accumulator|temp2 [1]),
	.datab(price_reg[1]),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h6F60;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N6
cycloneiv_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\CSTATE.Coin_Reception~q  & (((\V[2]~input_o  & \next_state~3_combout )))) # (!\CSTATE.Coin_Reception~q  & (\accumulator|temp2 [2]))

	.dataa(\accumulator|temp2 [2]),
	.datab(\V[2]~input_o ),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\next_state~3_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hCA0A;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N24
cycloneiv_lcell_comb \subtractor|subtractor|bit2|sum (
// Equation(s):
// \subtractor|subtractor|bit2|sum~combout  = \accumulator|temp2 [2] $ (price_reg[2] $ (((\accumulator|temp2 [1]) # (!price_reg[1]))))

	.dataa(\accumulator|temp2 [2]),
	.datab(price_reg[1]),
	.datac(price_reg[2]),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit2|sum .lut_mask = 16'hA569;
defparam \subtractor|subtractor|bit2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N28
cycloneiv_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\CSTATE.salgado_dispensation~q  & ((!\subtractor|subtractor|bit2|sum~combout ))) # (!\CSTATE.salgado_dispensation~q  & (\Selector7~0_combout ))

	.dataa(\Selector7~0_combout ),
	.datab(\subtractor|subtractor|bit2|sum~combout ),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h3A3A;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N0
cycloneiv_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\CSTATE.Coin_Reception~q  & (\next_state~3_combout  & ((\V[3]~input_o )))) # (!\CSTATE.Coin_Reception~q  & (((\accumulator|temp2 [3]))))

	.dataa(\next_state~3_combout ),
	.datab(\accumulator|temp2 [3]),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\V[3]~input_o ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hAC0C;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N30
cycloneiv_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\CSTATE.salgado_dispensation~q  & ((\accumulator|temp2 [3] $ (\subtractor|subtractor|bit2|c_out~0_combout )))) # (!\CSTATE.salgado_dispensation~q  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\accumulator|temp2 [3]),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\subtractor|subtractor|bit2|c_out~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h3ACA;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N14
cycloneiv_lcell_comb \subtractor|subtractor|bit4|sum (
// Equation(s):
// \subtractor|subtractor|bit4|sum~combout  = price_reg[4] $ (\accumulator|temp2 [4] $ (((\accumulator|temp2 [3]) # (!\subtractor|subtractor|bit2|c_out~0_combout ))))

	.dataa(price_reg[4]),
	.datab(\accumulator|temp2 [3]),
	.datac(\accumulator|temp2 [4]),
	.datad(\subtractor|subtractor|bit2|c_out~0_combout ),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|sum .lut_mask = 16'h96A5;
defparam \subtractor|subtractor|bit4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N18
cycloneiv_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\CSTATE.Coin_Reception~q  & (\next_state~3_combout  & ((\V[4]~input_o )))) # (!\CSTATE.Coin_Reception~q  & (((\accumulator|temp2 [4]))))

	.dataa(\next_state~3_combout ),
	.datab(\accumulator|temp2 [4]),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\V[4]~input_o ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hAC0C;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y40_N12
cycloneiv_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\CSTATE.salgado_dispensation~q  & (!\subtractor|subtractor|bit4|sum~combout )) # (!\CSTATE.salgado_dispensation~q  & ((\Selector5~0_combout )))

	.dataa(\subtractor|subtractor|bit4|sum~combout ),
	.datab(gnd),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h5F50;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N20
cycloneiv_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\CSTATE.Coin_Reception~q  & (((\next_state~3_combout  & \V[5]~input_o )))) # (!\CSTATE.Coin_Reception~q  & (\accumulator|temp2 [5]))

	.dataa(\accumulator|temp2 [5]),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(\next_state~3_combout ),
	.datad(\V[5]~input_o ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hE222;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneiv_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\CSTATE.salgado_dispensation~q  & (\subtractor|subtractor|bit4|c_out~0_combout  $ (((\accumulator|temp2 [5]))))) # (!\CSTATE.salgado_dispensation~q  & (((\Selector4~0_combout ))))

	.dataa(\subtractor|subtractor|bit4|c_out~0_combout ),
	.datab(\Selector4~0_combout ),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\accumulator|temp2 [5]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h5CAC;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneiv_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\CSTATE.salgado_dispensation~q  & (\accumulator|temp2 [6] $ (((\subtractor|subtractor|bit4|c_out~0_combout  & !\accumulator|temp2 [5])))))

	.dataa(\accumulator|temp2 [6]),
	.datab(\CSTATE.salgado_dispensation~q ),
	.datac(\subtractor|subtractor|bit4|c_out~0_combout ),
	.datad(\accumulator|temp2 [5]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h8848;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N10
cycloneiv_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\CSTATE.Coin_Reception~q  & (\next_state~3_combout  & (\V[6]~input_o ))) # (!\CSTATE.Coin_Reception~q  & (((\accumulator|temp2 [6]))))

	.dataa(\next_state~3_combout ),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(\V[6]~input_o ),
	.datad(\accumulator|temp2 [6]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hB380;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N12
cycloneiv_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~0_combout ) # ((!\CSTATE.salgado_dispensation~q  & \Selector3~1_combout ))

	.dataa(gnd),
	.datab(\Selector3~0_combout ),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hCFCC;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N0
cycloneiv_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\CSTATE.salgado_dispensation~q  & (\accumulator|temp2 [7])) # (!\CSTATE.salgado_dispensation~q  & ((\CSTATE.Coin_Reception~q  & ((\V[7]~input_o ))) # (!\CSTATE.Coin_Reception~q  & (\accumulator|temp2 [7]))))

	.dataa(\accumulator|temp2 [7]),
	.datab(\CSTATE.salgado_dispensation~q ),
	.datac(\V[7]~input_o ),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hB8AA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N18
cycloneiv_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = \Selector2~0_combout  $ (((\CSTATE.salgado_dispensation~q  & (\next_state~4_combout  $ (price_reg[7])))))

	.dataa(\next_state~4_combout ),
	.datab(\CSTATE.salgado_dispensation~q ),
	.datac(price_reg[7]),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hB748;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N10
cycloneiv_lcell_comb \subtractor|subtractor|bit8|sum (
// Equation(s):
// \subtractor|subtractor|bit8|sum~combout  = \accumulator|temp2 [8] $ (((\next_state~4_combout  & (\accumulator|temp2 [7] & !price_reg[7])) # (!\next_state~4_combout  & ((\accumulator|temp2 [7]) # (!price_reg[7])))))

	.dataa(\next_state~4_combout ),
	.datab(\accumulator|temp2 [7]),
	.datac(price_reg[7]),
	.datad(\accumulator|temp2 [8]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit8|sum~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit8|sum .lut_mask = 16'hB24D;
defparam \subtractor|subtractor|bit8|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N16
cycloneiv_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\CSTATE.salgado_dispensation~q  & ((\CSTATE.Coin_Reception~q  & (\V[8]~input_o )) # (!\CSTATE.Coin_Reception~q  & ((\accumulator|temp2 [8])))))

	.dataa(\V[8]~input_o ),
	.datab(\accumulator|temp2 [8]),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0A0C;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N12
cycloneiv_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((!\subtractor|subtractor|bit8|sum~combout  & \CSTATE.salgado_dispensation~q ))

	.dataa(\subtractor|subtractor|bit8|sum~combout ),
	.datab(gnd),
	.datac(\CSTATE.salgado_dispensation~q ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFF50;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
cycloneiv_lcell_comb \stock_S2_reg[31]~95 (
// Equation(s):
// \stock_S2_reg[31]~95_combout  = (choice_reg[1] & !choice_reg[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(choice_reg[1]),
	.datad(choice_reg[2]),
	.cin(gnd),
	.combout(\stock_S2_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S2_reg[31]~95 .lut_mask = 16'h00F0;
defparam \stock_S2_reg[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N14
cycloneiv_lcell_comb \stock_S2_reg[23]~77 (
// Equation(s):
// \stock_S2_reg[23]~77_combout  = (stock_S2_reg[23] & (\stock_S2_reg[22]~76  & VCC)) # (!stock_S2_reg[23] & (!\stock_S2_reg[22]~76 ))
// \stock_S2_reg[23]~78  = CARRY((!stock_S2_reg[23] & !\stock_S2_reg[22]~76 ))

	.dataa(gnd),
	.datab(stock_S2_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[22]~76 ),
	.combout(\stock_S2_reg[23]~77_combout ),
	.cout(\stock_S2_reg[23]~78 ));
// synopsys translate_off
defparam \stock_S2_reg[23]~77 .lut_mask = 16'hC303;
defparam \stock_S2_reg[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N16
cycloneiv_lcell_comb \stock_S2_reg[24]~79 (
// Equation(s):
// \stock_S2_reg[24]~79_combout  = (stock_S2_reg[24] & ((GND) # (!\stock_S2_reg[23]~78 ))) # (!stock_S2_reg[24] & (\stock_S2_reg[23]~78  $ (GND)))
// \stock_S2_reg[24]~80  = CARRY((stock_S2_reg[24]) # (!\stock_S2_reg[23]~78 ))

	.dataa(gnd),
	.datab(stock_S2_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[23]~78 ),
	.combout(\stock_S2_reg[24]~79_combout ),
	.cout(\stock_S2_reg[24]~80 ));
// synopsys translate_off
defparam \stock_S2_reg[24]~79 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N17
dffeas \stock_S2_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[24] .is_wysiwyg = "true";
defparam \stock_S2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N18
cycloneiv_lcell_comb \stock_S2_reg[25]~81 (
// Equation(s):
// \stock_S2_reg[25]~81_combout  = (stock_S2_reg[25] & (\stock_S2_reg[24]~80  & VCC)) # (!stock_S2_reg[25] & (!\stock_S2_reg[24]~80 ))
// \stock_S2_reg[25]~82  = CARRY((!stock_S2_reg[25] & !\stock_S2_reg[24]~80 ))

	.dataa(gnd),
	.datab(stock_S2_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[24]~80 ),
	.combout(\stock_S2_reg[25]~81_combout ),
	.cout(\stock_S2_reg[25]~82 ));
// synopsys translate_off
defparam \stock_S2_reg[25]~81 .lut_mask = 16'hC303;
defparam \stock_S2_reg[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N19
dffeas \stock_S2_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[25] .is_wysiwyg = "true";
defparam \stock_S2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N20
cycloneiv_lcell_comb \stock_S2_reg[26]~83 (
// Equation(s):
// \stock_S2_reg[26]~83_combout  = (stock_S2_reg[26] & ((GND) # (!\stock_S2_reg[25]~82 ))) # (!stock_S2_reg[26] & (\stock_S2_reg[25]~82  $ (GND)))
// \stock_S2_reg[26]~84  = CARRY((stock_S2_reg[26]) # (!\stock_S2_reg[25]~82 ))

	.dataa(gnd),
	.datab(stock_S2_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[25]~82 ),
	.combout(\stock_S2_reg[26]~83_combout ),
	.cout(\stock_S2_reg[26]~84 ));
// synopsys translate_off
defparam \stock_S2_reg[26]~83 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N21
dffeas \stock_S2_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[26] .is_wysiwyg = "true";
defparam \stock_S2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N22
cycloneiv_lcell_comb \stock_S2_reg[27]~85 (
// Equation(s):
// \stock_S2_reg[27]~85_combout  = (stock_S2_reg[27] & (\stock_S2_reg[26]~84  & VCC)) # (!stock_S2_reg[27] & (!\stock_S2_reg[26]~84 ))
// \stock_S2_reg[27]~86  = CARRY((!stock_S2_reg[27] & !\stock_S2_reg[26]~84 ))

	.dataa(stock_S2_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[26]~84 ),
	.combout(\stock_S2_reg[27]~85_combout ),
	.cout(\stock_S2_reg[27]~86 ));
// synopsys translate_off
defparam \stock_S2_reg[27]~85 .lut_mask = 16'hA505;
defparam \stock_S2_reg[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N23
dffeas \stock_S2_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[27] .is_wysiwyg = "true";
defparam \stock_S2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N24
cycloneiv_lcell_comb \stock_S2_reg[28]~87 (
// Equation(s):
// \stock_S2_reg[28]~87_combout  = (stock_S2_reg[28] & ((GND) # (!\stock_S2_reg[27]~86 ))) # (!stock_S2_reg[28] & (\stock_S2_reg[27]~86  $ (GND)))
// \stock_S2_reg[28]~88  = CARRY((stock_S2_reg[28]) # (!\stock_S2_reg[27]~86 ))

	.dataa(gnd),
	.datab(stock_S2_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[27]~86 ),
	.combout(\stock_S2_reg[28]~87_combout ),
	.cout(\stock_S2_reg[28]~88 ));
// synopsys translate_off
defparam \stock_S2_reg[28]~87 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N25
dffeas \stock_S2_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[28] .is_wysiwyg = "true";
defparam \stock_S2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N26
cycloneiv_lcell_comb \stock_S2_reg[29]~89 (
// Equation(s):
// \stock_S2_reg[29]~89_combout  = (stock_S2_reg[29] & (\stock_S2_reg[28]~88  & VCC)) # (!stock_S2_reg[29] & (!\stock_S2_reg[28]~88 ))
// \stock_S2_reg[29]~90  = CARRY((!stock_S2_reg[29] & !\stock_S2_reg[28]~88 ))

	.dataa(stock_S2_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[28]~88 ),
	.combout(\stock_S2_reg[29]~89_combout ),
	.cout(\stock_S2_reg[29]~90 ));
// synopsys translate_off
defparam \stock_S2_reg[29]~89 .lut_mask = 16'hA505;
defparam \stock_S2_reg[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N27
dffeas \stock_S2_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[29] .is_wysiwyg = "true";
defparam \stock_S2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N28
cycloneiv_lcell_comb \stock_S2_reg[30]~91 (
// Equation(s):
// \stock_S2_reg[30]~91_combout  = (stock_S2_reg[30] & ((GND) # (!\stock_S2_reg[29]~90 ))) # (!stock_S2_reg[30] & (\stock_S2_reg[29]~90  $ (GND)))
// \stock_S2_reg[30]~92  = CARRY((stock_S2_reg[30]) # (!\stock_S2_reg[29]~90 ))

	.dataa(gnd),
	.datab(stock_S2_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[29]~90 ),
	.combout(\stock_S2_reg[30]~91_combout ),
	.cout(\stock_S2_reg[30]~92 ));
// synopsys translate_off
defparam \stock_S2_reg[30]~91 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N29
dffeas \stock_S2_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[30] .is_wysiwyg = "true";
defparam \stock_S2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N30
cycloneiv_lcell_comb \stock_S2_reg[31]~93 (
// Equation(s):
// \stock_S2_reg[31]~93_combout  = stock_S2_reg[31] $ (!\stock_S2_reg[30]~92 )

	.dataa(stock_S2_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S2_reg[30]~92 ),
	.combout(\stock_S2_reg[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S2_reg[31]~93 .lut_mask = 16'hA5A5;
defparam \stock_S2_reg[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N31
dffeas \stock_S2_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[31]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[31] .is_wysiwyg = "true";
defparam \stock_S2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
cycloneiv_lcell_comb \stock_S2_reg[31]~96 (
// Equation(s):
// \stock_S2_reg[31]~96_combout  = (\stock_S2_reg[31]~95_combout  & (\D~0_combout  & (!\LessThan2~9_combout  & !stock_S2_reg[31])))

	.dataa(\stock_S2_reg[31]~95_combout ),
	.datab(\D~0_combout ),
	.datac(\LessThan2~9_combout ),
	.datad(stock_S2_reg[31]),
	.cin(gnd),
	.combout(\stock_S2_reg[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S2_reg[31]~96 .lut_mask = 16'h0008;
defparam \stock_S2_reg[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneiv_lcell_comb \stock_S2_reg[0]~97 (
// Equation(s):
// \stock_S2_reg[0]~97_combout  = stock_S2_reg[0] $ (\stock_S2_reg[31]~96_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(stock_S2_reg[0]),
	.datad(\stock_S2_reg[31]~96_combout ),
	.cin(gnd),
	.combout(\stock_S2_reg[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S2_reg[0]~97 .lut_mask = 16'h0FF0;
defparam \stock_S2_reg[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N17
dffeas \stock_S2_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[0]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[0] .is_wysiwyg = "true";
defparam \stock_S2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N0
cycloneiv_lcell_comb \stock_S2_reg[1]~32 (
// Equation(s):
// \stock_S2_reg[1]~32_cout  = CARRY(!stock_S2_reg[0])

	.dataa(stock_S2_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S2_reg[1]~32_cout ));
// synopsys translate_off
defparam \stock_S2_reg[1]~32 .lut_mask = 16'h0055;
defparam \stock_S2_reg[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N2
cycloneiv_lcell_comb \stock_S2_reg[1]~33 (
// Equation(s):
// \stock_S2_reg[1]~33_combout  = (stock_S2_reg[1] & (\stock_S2_reg[1]~32_cout  & VCC)) # (!stock_S2_reg[1] & (!\stock_S2_reg[1]~32_cout ))
// \stock_S2_reg[1]~34  = CARRY((!stock_S2_reg[1] & !\stock_S2_reg[1]~32_cout ))

	.dataa(gnd),
	.datab(stock_S2_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[1]~32_cout ),
	.combout(\stock_S2_reg[1]~33_combout ),
	.cout(\stock_S2_reg[1]~34 ));
// synopsys translate_off
defparam \stock_S2_reg[1]~33 .lut_mask = 16'hC303;
defparam \stock_S2_reg[1]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N3
dffeas \stock_S2_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[1] .is_wysiwyg = "true";
defparam \stock_S2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N4
cycloneiv_lcell_comb \stock_S2_reg[2]~35 (
// Equation(s):
// \stock_S2_reg[2]~35_combout  = (stock_S2_reg[2] & ((GND) # (!\stock_S2_reg[1]~34 ))) # (!stock_S2_reg[2] & (\stock_S2_reg[1]~34  $ (GND)))
// \stock_S2_reg[2]~36  = CARRY((stock_S2_reg[2]) # (!\stock_S2_reg[1]~34 ))

	.dataa(gnd),
	.datab(stock_S2_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[1]~34 ),
	.combout(\stock_S2_reg[2]~35_combout ),
	.cout(\stock_S2_reg[2]~36 ));
// synopsys translate_off
defparam \stock_S2_reg[2]~35 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N5
dffeas \stock_S2_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[2] .is_wysiwyg = "true";
defparam \stock_S2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N6
cycloneiv_lcell_comb \stock_S2_reg[3]~37 (
// Equation(s):
// \stock_S2_reg[3]~37_combout  = (stock_S2_reg[3] & (\stock_S2_reg[2]~36  & VCC)) # (!stock_S2_reg[3] & (!\stock_S2_reg[2]~36 ))
// \stock_S2_reg[3]~38  = CARRY((!stock_S2_reg[3] & !\stock_S2_reg[2]~36 ))

	.dataa(stock_S2_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[2]~36 ),
	.combout(\stock_S2_reg[3]~37_combout ),
	.cout(\stock_S2_reg[3]~38 ));
// synopsys translate_off
defparam \stock_S2_reg[3]~37 .lut_mask = 16'hA505;
defparam \stock_S2_reg[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N7
dffeas \stock_S2_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[3] .is_wysiwyg = "true";
defparam \stock_S2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N8
cycloneiv_lcell_comb \stock_S2_reg[4]~39 (
// Equation(s):
// \stock_S2_reg[4]~39_combout  = (stock_S2_reg[4] & ((GND) # (!\stock_S2_reg[3]~38 ))) # (!stock_S2_reg[4] & (\stock_S2_reg[3]~38  $ (GND)))
// \stock_S2_reg[4]~40  = CARRY((stock_S2_reg[4]) # (!\stock_S2_reg[3]~38 ))

	.dataa(gnd),
	.datab(stock_S2_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[3]~38 ),
	.combout(\stock_S2_reg[4]~39_combout ),
	.cout(\stock_S2_reg[4]~40 ));
// synopsys translate_off
defparam \stock_S2_reg[4]~39 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N9
dffeas \stock_S2_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[4] .is_wysiwyg = "true";
defparam \stock_S2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N10
cycloneiv_lcell_comb \stock_S2_reg[5]~41 (
// Equation(s):
// \stock_S2_reg[5]~41_combout  = (stock_S2_reg[5] & (\stock_S2_reg[4]~40  & VCC)) # (!stock_S2_reg[5] & (!\stock_S2_reg[4]~40 ))
// \stock_S2_reg[5]~42  = CARRY((!stock_S2_reg[5] & !\stock_S2_reg[4]~40 ))

	.dataa(stock_S2_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[4]~40 ),
	.combout(\stock_S2_reg[5]~41_combout ),
	.cout(\stock_S2_reg[5]~42 ));
// synopsys translate_off
defparam \stock_S2_reg[5]~41 .lut_mask = 16'hA505;
defparam \stock_S2_reg[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N11
dffeas \stock_S2_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[5] .is_wysiwyg = "true";
defparam \stock_S2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N12
cycloneiv_lcell_comb \stock_S2_reg[6]~43 (
// Equation(s):
// \stock_S2_reg[6]~43_combout  = (stock_S2_reg[6] & ((GND) # (!\stock_S2_reg[5]~42 ))) # (!stock_S2_reg[6] & (\stock_S2_reg[5]~42  $ (GND)))
// \stock_S2_reg[6]~44  = CARRY((stock_S2_reg[6]) # (!\stock_S2_reg[5]~42 ))

	.dataa(stock_S2_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[5]~42 ),
	.combout(\stock_S2_reg[6]~43_combout ),
	.cout(\stock_S2_reg[6]~44 ));
// synopsys translate_off
defparam \stock_S2_reg[6]~43 .lut_mask = 16'h5AAF;
defparam \stock_S2_reg[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N13
dffeas \stock_S2_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[6] .is_wysiwyg = "true";
defparam \stock_S2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N14
cycloneiv_lcell_comb \stock_S2_reg[7]~45 (
// Equation(s):
// \stock_S2_reg[7]~45_combout  = (stock_S2_reg[7] & (\stock_S2_reg[6]~44  & VCC)) # (!stock_S2_reg[7] & (!\stock_S2_reg[6]~44 ))
// \stock_S2_reg[7]~46  = CARRY((!stock_S2_reg[7] & !\stock_S2_reg[6]~44 ))

	.dataa(gnd),
	.datab(stock_S2_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[6]~44 ),
	.combout(\stock_S2_reg[7]~45_combout ),
	.cout(\stock_S2_reg[7]~46 ));
// synopsys translate_off
defparam \stock_S2_reg[7]~45 .lut_mask = 16'hC303;
defparam \stock_S2_reg[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N15
dffeas \stock_S2_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[7] .is_wysiwyg = "true";
defparam \stock_S2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N16
cycloneiv_lcell_comb \stock_S2_reg[8]~47 (
// Equation(s):
// \stock_S2_reg[8]~47_combout  = (stock_S2_reg[8] & ((GND) # (!\stock_S2_reg[7]~46 ))) # (!stock_S2_reg[8] & (\stock_S2_reg[7]~46  $ (GND)))
// \stock_S2_reg[8]~48  = CARRY((stock_S2_reg[8]) # (!\stock_S2_reg[7]~46 ))

	.dataa(gnd),
	.datab(stock_S2_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[7]~46 ),
	.combout(\stock_S2_reg[8]~47_combout ),
	.cout(\stock_S2_reg[8]~48 ));
// synopsys translate_off
defparam \stock_S2_reg[8]~47 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N17
dffeas \stock_S2_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[8] .is_wysiwyg = "true";
defparam \stock_S2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N18
cycloneiv_lcell_comb \stock_S2_reg[9]~49 (
// Equation(s):
// \stock_S2_reg[9]~49_combout  = (stock_S2_reg[9] & (\stock_S2_reg[8]~48  & VCC)) # (!stock_S2_reg[9] & (!\stock_S2_reg[8]~48 ))
// \stock_S2_reg[9]~50  = CARRY((!stock_S2_reg[9] & !\stock_S2_reg[8]~48 ))

	.dataa(gnd),
	.datab(stock_S2_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[8]~48 ),
	.combout(\stock_S2_reg[9]~49_combout ),
	.cout(\stock_S2_reg[9]~50 ));
// synopsys translate_off
defparam \stock_S2_reg[9]~49 .lut_mask = 16'hC303;
defparam \stock_S2_reg[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N19
dffeas \stock_S2_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[9] .is_wysiwyg = "true";
defparam \stock_S2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N20
cycloneiv_lcell_comb \stock_S2_reg[10]~51 (
// Equation(s):
// \stock_S2_reg[10]~51_combout  = (stock_S2_reg[10] & ((GND) # (!\stock_S2_reg[9]~50 ))) # (!stock_S2_reg[10] & (\stock_S2_reg[9]~50  $ (GND)))
// \stock_S2_reg[10]~52  = CARRY((stock_S2_reg[10]) # (!\stock_S2_reg[9]~50 ))

	.dataa(gnd),
	.datab(stock_S2_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[9]~50 ),
	.combout(\stock_S2_reg[10]~51_combout ),
	.cout(\stock_S2_reg[10]~52 ));
// synopsys translate_off
defparam \stock_S2_reg[10]~51 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N21
dffeas \stock_S2_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[10] .is_wysiwyg = "true";
defparam \stock_S2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N22
cycloneiv_lcell_comb \stock_S2_reg[11]~53 (
// Equation(s):
// \stock_S2_reg[11]~53_combout  = (stock_S2_reg[11] & (\stock_S2_reg[10]~52  & VCC)) # (!stock_S2_reg[11] & (!\stock_S2_reg[10]~52 ))
// \stock_S2_reg[11]~54  = CARRY((!stock_S2_reg[11] & !\stock_S2_reg[10]~52 ))

	.dataa(stock_S2_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[10]~52 ),
	.combout(\stock_S2_reg[11]~53_combout ),
	.cout(\stock_S2_reg[11]~54 ));
// synopsys translate_off
defparam \stock_S2_reg[11]~53 .lut_mask = 16'hA505;
defparam \stock_S2_reg[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N23
dffeas \stock_S2_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[11] .is_wysiwyg = "true";
defparam \stock_S2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N24
cycloneiv_lcell_comb \stock_S2_reg[12]~55 (
// Equation(s):
// \stock_S2_reg[12]~55_combout  = (stock_S2_reg[12] & ((GND) # (!\stock_S2_reg[11]~54 ))) # (!stock_S2_reg[12] & (\stock_S2_reg[11]~54  $ (GND)))
// \stock_S2_reg[12]~56  = CARRY((stock_S2_reg[12]) # (!\stock_S2_reg[11]~54 ))

	.dataa(gnd),
	.datab(stock_S2_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[11]~54 ),
	.combout(\stock_S2_reg[12]~55_combout ),
	.cout(\stock_S2_reg[12]~56 ));
// synopsys translate_off
defparam \stock_S2_reg[12]~55 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N25
dffeas \stock_S2_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[12]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[12] .is_wysiwyg = "true";
defparam \stock_S2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N26
cycloneiv_lcell_comb \stock_S2_reg[13]~57 (
// Equation(s):
// \stock_S2_reg[13]~57_combout  = (stock_S2_reg[13] & (\stock_S2_reg[12]~56  & VCC)) # (!stock_S2_reg[13] & (!\stock_S2_reg[12]~56 ))
// \stock_S2_reg[13]~58  = CARRY((!stock_S2_reg[13] & !\stock_S2_reg[12]~56 ))

	.dataa(stock_S2_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[12]~56 ),
	.combout(\stock_S2_reg[13]~57_combout ),
	.cout(\stock_S2_reg[13]~58 ));
// synopsys translate_off
defparam \stock_S2_reg[13]~57 .lut_mask = 16'hA505;
defparam \stock_S2_reg[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N27
dffeas \stock_S2_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[13] .is_wysiwyg = "true";
defparam \stock_S2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N28
cycloneiv_lcell_comb \stock_S2_reg[14]~59 (
// Equation(s):
// \stock_S2_reg[14]~59_combout  = (stock_S2_reg[14] & ((GND) # (!\stock_S2_reg[13]~58 ))) # (!stock_S2_reg[14] & (\stock_S2_reg[13]~58  $ (GND)))
// \stock_S2_reg[14]~60  = CARRY((stock_S2_reg[14]) # (!\stock_S2_reg[13]~58 ))

	.dataa(gnd),
	.datab(stock_S2_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[13]~58 ),
	.combout(\stock_S2_reg[14]~59_combout ),
	.cout(\stock_S2_reg[14]~60 ));
// synopsys translate_off
defparam \stock_S2_reg[14]~59 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N29
dffeas \stock_S2_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[14]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[14] .is_wysiwyg = "true";
defparam \stock_S2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N30
cycloneiv_lcell_comb \stock_S2_reg[15]~61 (
// Equation(s):
// \stock_S2_reg[15]~61_combout  = (stock_S2_reg[15] & (\stock_S2_reg[14]~60  & VCC)) # (!stock_S2_reg[15] & (!\stock_S2_reg[14]~60 ))
// \stock_S2_reg[15]~62  = CARRY((!stock_S2_reg[15] & !\stock_S2_reg[14]~60 ))

	.dataa(stock_S2_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[14]~60 ),
	.combout(\stock_S2_reg[15]~61_combout ),
	.cout(\stock_S2_reg[15]~62 ));
// synopsys translate_off
defparam \stock_S2_reg[15]~61 .lut_mask = 16'hA505;
defparam \stock_S2_reg[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y39_N31
dffeas \stock_S2_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[15] .is_wysiwyg = "true";
defparam \stock_S2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N0
cycloneiv_lcell_comb \stock_S2_reg[16]~63 (
// Equation(s):
// \stock_S2_reg[16]~63_combout  = (stock_S2_reg[16] & ((GND) # (!\stock_S2_reg[15]~62 ))) # (!stock_S2_reg[16] & (\stock_S2_reg[15]~62  $ (GND)))
// \stock_S2_reg[16]~64  = CARRY((stock_S2_reg[16]) # (!\stock_S2_reg[15]~62 ))

	.dataa(gnd),
	.datab(stock_S2_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[15]~62 ),
	.combout(\stock_S2_reg[16]~63_combout ),
	.cout(\stock_S2_reg[16]~64 ));
// synopsys translate_off
defparam \stock_S2_reg[16]~63 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N1
dffeas \stock_S2_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[16]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[16] .is_wysiwyg = "true";
defparam \stock_S2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N2
cycloneiv_lcell_comb \stock_S2_reg[17]~65 (
// Equation(s):
// \stock_S2_reg[17]~65_combout  = (stock_S2_reg[17] & (\stock_S2_reg[16]~64  & VCC)) # (!stock_S2_reg[17] & (!\stock_S2_reg[16]~64 ))
// \stock_S2_reg[17]~66  = CARRY((!stock_S2_reg[17] & !\stock_S2_reg[16]~64 ))

	.dataa(gnd),
	.datab(stock_S2_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[16]~64 ),
	.combout(\stock_S2_reg[17]~65_combout ),
	.cout(\stock_S2_reg[17]~66 ));
// synopsys translate_off
defparam \stock_S2_reg[17]~65 .lut_mask = 16'hC303;
defparam \stock_S2_reg[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N3
dffeas \stock_S2_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[17] .is_wysiwyg = "true";
defparam \stock_S2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N4
cycloneiv_lcell_comb \stock_S2_reg[18]~67 (
// Equation(s):
// \stock_S2_reg[18]~67_combout  = (stock_S2_reg[18] & ((GND) # (!\stock_S2_reg[17]~66 ))) # (!stock_S2_reg[18] & (\stock_S2_reg[17]~66  $ (GND)))
// \stock_S2_reg[18]~68  = CARRY((stock_S2_reg[18]) # (!\stock_S2_reg[17]~66 ))

	.dataa(gnd),
	.datab(stock_S2_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[17]~66 ),
	.combout(\stock_S2_reg[18]~67_combout ),
	.cout(\stock_S2_reg[18]~68 ));
// synopsys translate_off
defparam \stock_S2_reg[18]~67 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N5
dffeas \stock_S2_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[18] .is_wysiwyg = "true";
defparam \stock_S2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N6
cycloneiv_lcell_comb \stock_S2_reg[19]~69 (
// Equation(s):
// \stock_S2_reg[19]~69_combout  = (stock_S2_reg[19] & (\stock_S2_reg[18]~68  & VCC)) # (!stock_S2_reg[19] & (!\stock_S2_reg[18]~68 ))
// \stock_S2_reg[19]~70  = CARRY((!stock_S2_reg[19] & !\stock_S2_reg[18]~68 ))

	.dataa(stock_S2_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[18]~68 ),
	.combout(\stock_S2_reg[19]~69_combout ),
	.cout(\stock_S2_reg[19]~70 ));
// synopsys translate_off
defparam \stock_S2_reg[19]~69 .lut_mask = 16'hA505;
defparam \stock_S2_reg[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N7
dffeas \stock_S2_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[19] .is_wysiwyg = "true";
defparam \stock_S2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N8
cycloneiv_lcell_comb \stock_S2_reg[20]~71 (
// Equation(s):
// \stock_S2_reg[20]~71_combout  = (stock_S2_reg[20] & ((GND) # (!\stock_S2_reg[19]~70 ))) # (!stock_S2_reg[20] & (\stock_S2_reg[19]~70  $ (GND)))
// \stock_S2_reg[20]~72  = CARRY((stock_S2_reg[20]) # (!\stock_S2_reg[19]~70 ))

	.dataa(gnd),
	.datab(stock_S2_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[19]~70 ),
	.combout(\stock_S2_reg[20]~71_combout ),
	.cout(\stock_S2_reg[20]~72 ));
// synopsys translate_off
defparam \stock_S2_reg[20]~71 .lut_mask = 16'h3CCF;
defparam \stock_S2_reg[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N9
dffeas \stock_S2_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[20]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[20] .is_wysiwyg = "true";
defparam \stock_S2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N10
cycloneiv_lcell_comb \stock_S2_reg[21]~73 (
// Equation(s):
// \stock_S2_reg[21]~73_combout  = (stock_S2_reg[21] & (\stock_S2_reg[20]~72  & VCC)) # (!stock_S2_reg[21] & (!\stock_S2_reg[20]~72 ))
// \stock_S2_reg[21]~74  = CARRY((!stock_S2_reg[21] & !\stock_S2_reg[20]~72 ))

	.dataa(stock_S2_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[20]~72 ),
	.combout(\stock_S2_reg[21]~73_combout ),
	.cout(\stock_S2_reg[21]~74 ));
// synopsys translate_off
defparam \stock_S2_reg[21]~73 .lut_mask = 16'hA505;
defparam \stock_S2_reg[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N11
dffeas \stock_S2_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[21] .is_wysiwyg = "true";
defparam \stock_S2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N12
cycloneiv_lcell_comb \stock_S2_reg[22]~75 (
// Equation(s):
// \stock_S2_reg[22]~75_combout  = (stock_S2_reg[22] & ((GND) # (!\stock_S2_reg[21]~74 ))) # (!stock_S2_reg[22] & (\stock_S2_reg[21]~74  $ (GND)))
// \stock_S2_reg[22]~76  = CARRY((stock_S2_reg[22]) # (!\stock_S2_reg[21]~74 ))

	.dataa(stock_S2_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S2_reg[21]~74 ),
	.combout(\stock_S2_reg[22]~75_combout ),
	.cout(\stock_S2_reg[22]~76 ));
// synopsys translate_off
defparam \stock_S2_reg[22]~75 .lut_mask = 16'h5AAF;
defparam \stock_S2_reg[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N13
dffeas \stock_S2_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[22] .is_wysiwyg = "true";
defparam \stock_S2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y38_N15
dffeas \stock_S2_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S2_reg[23]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S2_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S2_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S2_reg[23] .is_wysiwyg = "true";
defparam \stock_S2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
cycloneiv_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (!stock_S2_reg[23] & (!stock_S2_reg[21] & (!stock_S2_reg[22] & !stock_S2_reg[20])))

	.dataa(stock_S2_reg[23]),
	.datab(stock_S2_reg[21]),
	.datac(stock_S2_reg[22]),
	.datad(stock_S2_reg[20]),
	.cin(gnd),
	.combout(\LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~6 .lut_mask = 16'h0001;
defparam \LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N0
cycloneiv_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = (!stock_S2_reg[19] & (!stock_S2_reg[17] & (!stock_S2_reg[16] & !stock_S2_reg[18])))

	.dataa(stock_S2_reg[19]),
	.datab(stock_S2_reg[17]),
	.datac(stock_S2_reg[16]),
	.datad(stock_S2_reg[18]),
	.cin(gnd),
	.combout(\LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h0001;
defparam \LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
cycloneiv_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = (!stock_S2_reg[26] & (!stock_S2_reg[27] & (!stock_S2_reg[24] & !stock_S2_reg[25])))

	.dataa(stock_S2_reg[26]),
	.datab(stock_S2_reg[27]),
	.datac(stock_S2_reg[24]),
	.datad(stock_S2_reg[25]),
	.cin(gnd),
	.combout(\LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h0001;
defparam \LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
cycloneiv_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = (!stock_S2_reg[29] & (!stock_S2_reg[30] & (\LessThan2~7_combout  & !stock_S2_reg[28])))

	.dataa(stock_S2_reg[29]),
	.datab(stock_S2_reg[30]),
	.datac(\LessThan2~7_combout ),
	.datad(stock_S2_reg[28]),
	.cin(gnd),
	.combout(\LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~8 .lut_mask = 16'h0010;
defparam \LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneiv_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (!stock_S2_reg[10] & (!stock_S2_reg[8] & (!stock_S2_reg[11] & !stock_S2_reg[9])))

	.dataa(stock_S2_reg[10]),
	.datab(stock_S2_reg[8]),
	.datac(stock_S2_reg[11]),
	.datad(stock_S2_reg[9]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'h0001;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneiv_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!stock_S2_reg[1] & (stock_S2_reg[0] & (!stock_S2_reg[2] & !stock_S2_reg[3])))

	.dataa(stock_S2_reg[1]),
	.datab(stock_S2_reg[0]),
	.datac(stock_S2_reg[2]),
	.datad(stock_S2_reg[3]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0004;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneiv_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!stock_S2_reg[7] & (!stock_S2_reg[5] & (!stock_S2_reg[4] & !stock_S2_reg[6])))

	.dataa(stock_S2_reg[7]),
	.datab(stock_S2_reg[5]),
	.datac(stock_S2_reg[4]),
	.datad(stock_S2_reg[6]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0001;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneiv_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (!stock_S2_reg[15] & (!stock_S2_reg[14] & (!stock_S2_reg[12] & !stock_S2_reg[13])))

	.dataa(stock_S2_reg[15]),
	.datab(stock_S2_reg[14]),
	.datac(stock_S2_reg[12]),
	.datad(stock_S2_reg[13]),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h0001;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneiv_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (\LessThan2~2_combout  & (\LessThan2~0_combout  & (\LessThan2~1_combout  & \LessThan2~3_combout )))

	.dataa(\LessThan2~2_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(\LessThan2~3_combout ),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'h8000;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
cycloneiv_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = (\LessThan2~6_combout  & (\LessThan2~5_combout  & (\LessThan2~8_combout  & \LessThan2~4_combout )))

	.dataa(\LessThan2~6_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(\LessThan2~8_combout ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h8000;
defparam \LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N26
cycloneiv_lcell_comb \D[0]~1 (
// Equation(s):
// \D[0]~1_combout  = (choice_reg[1] & (choice_reg[0] & ((\LessThan2~9_combout ) # (stock_S2_reg[31]))))

	.dataa(choice_reg[1]),
	.datab(choice_reg[0]),
	.datac(\LessThan2~9_combout ),
	.datad(stock_S2_reg[31]),
	.cin(gnd),
	.combout(\D[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~1 .lut_mask = 16'h8880;
defparam \D[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N10
cycloneiv_lcell_comb \stock_S4_reg[31]~36 (
// Equation(s):
// \stock_S4_reg[31]~36_combout  = (choice_reg[2] & (\D~0_combout  & (!choice_reg[1] & \stock_S4_reg[31]~31_combout )))

	.dataa(choice_reg[2]),
	.datab(\D~0_combout ),
	.datac(choice_reg[1]),
	.datad(\stock_S4_reg[31]~31_combout ),
	.cin(gnd),
	.combout(\stock_S4_reg[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[31]~36 .lut_mask = 16'h0800;
defparam \stock_S4_reg[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
cycloneiv_lcell_comb \stock_S4_reg[0]~41 (
// Equation(s):
// \stock_S4_reg[0]~41_combout  = stock_S4_reg[0] $ (\stock_S4_reg[31]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(stock_S4_reg[0]),
	.datad(\stock_S4_reg[31]~36_combout ),
	.cin(gnd),
	.combout(\stock_S4_reg[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[0]~41 .lut_mask = 16'h0FF0;
defparam \stock_S4_reg[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N1
dffeas \stock_S4_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[0]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[0] .is_wysiwyg = "true";
defparam \stock_S4_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N0
cycloneiv_lcell_comb \stock_S4_reg[1]~33 (
// Equation(s):
// \stock_S4_reg[1]~33_cout  = CARRY(!stock_S4_reg[0])

	.dataa(gnd),
	.datab(stock_S4_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S4_reg[1]~33_cout ));
// synopsys translate_off
defparam \stock_S4_reg[1]~33 .lut_mask = 16'h0033;
defparam \stock_S4_reg[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N2
cycloneiv_lcell_comb \stock_S4_reg[1]~34 (
// Equation(s):
// \stock_S4_reg[1]~34_combout  = (stock_S4_reg[1] & (\stock_S4_reg[1]~33_cout  & VCC)) # (!stock_S4_reg[1] & (!\stock_S4_reg[1]~33_cout ))
// \stock_S4_reg[1]~35  = CARRY((!stock_S4_reg[1] & !\stock_S4_reg[1]~33_cout ))

	.dataa(gnd),
	.datab(stock_S4_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[1]~33_cout ),
	.combout(\stock_S4_reg[1]~34_combout ),
	.cout(\stock_S4_reg[1]~35 ));
// synopsys translate_off
defparam \stock_S4_reg[1]~34 .lut_mask = 16'hC303;
defparam \stock_S4_reg[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N3
dffeas \stock_S4_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[1] .is_wysiwyg = "true";
defparam \stock_S4_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N4
cycloneiv_lcell_comb \stock_S4_reg[2]~37 (
// Equation(s):
// \stock_S4_reg[2]~37_combout  = (stock_S4_reg[2] & ((GND) # (!\stock_S4_reg[1]~35 ))) # (!stock_S4_reg[2] & (\stock_S4_reg[1]~35  $ (GND)))
// \stock_S4_reg[2]~38  = CARRY((stock_S4_reg[2]) # (!\stock_S4_reg[1]~35 ))

	.dataa(gnd),
	.datab(stock_S4_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[1]~35 ),
	.combout(\stock_S4_reg[2]~37_combout ),
	.cout(\stock_S4_reg[2]~38 ));
// synopsys translate_off
defparam \stock_S4_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N5
dffeas \stock_S4_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[2] .is_wysiwyg = "true";
defparam \stock_S4_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N6
cycloneiv_lcell_comb \stock_S4_reg[3]~39 (
// Equation(s):
// \stock_S4_reg[3]~39_combout  = (stock_S4_reg[3] & (\stock_S4_reg[2]~38  & VCC)) # (!stock_S4_reg[3] & (!\stock_S4_reg[2]~38 ))
// \stock_S4_reg[3]~40  = CARRY((!stock_S4_reg[3] & !\stock_S4_reg[2]~38 ))

	.dataa(stock_S4_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[2]~38 ),
	.combout(\stock_S4_reg[3]~39_combout ),
	.cout(\stock_S4_reg[3]~40 ));
// synopsys translate_off
defparam \stock_S4_reg[3]~39 .lut_mask = 16'hA505;
defparam \stock_S4_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N7
dffeas \stock_S4_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[3] .is_wysiwyg = "true";
defparam \stock_S4_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N8
cycloneiv_lcell_comb \stock_S4_reg[4]~42 (
// Equation(s):
// \stock_S4_reg[4]~42_combout  = (stock_S4_reg[4] & ((GND) # (!\stock_S4_reg[3]~40 ))) # (!stock_S4_reg[4] & (\stock_S4_reg[3]~40  $ (GND)))
// \stock_S4_reg[4]~43  = CARRY((stock_S4_reg[4]) # (!\stock_S4_reg[3]~40 ))

	.dataa(gnd),
	.datab(stock_S4_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[3]~40 ),
	.combout(\stock_S4_reg[4]~42_combout ),
	.cout(\stock_S4_reg[4]~43 ));
// synopsys translate_off
defparam \stock_S4_reg[4]~42 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N9
dffeas \stock_S4_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[4] .is_wysiwyg = "true";
defparam \stock_S4_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N10
cycloneiv_lcell_comb \stock_S4_reg[5]~44 (
// Equation(s):
// \stock_S4_reg[5]~44_combout  = (stock_S4_reg[5] & (\stock_S4_reg[4]~43  & VCC)) # (!stock_S4_reg[5] & (!\stock_S4_reg[4]~43 ))
// \stock_S4_reg[5]~45  = CARRY((!stock_S4_reg[5] & !\stock_S4_reg[4]~43 ))

	.dataa(stock_S4_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[4]~43 ),
	.combout(\stock_S4_reg[5]~44_combout ),
	.cout(\stock_S4_reg[5]~45 ));
// synopsys translate_off
defparam \stock_S4_reg[5]~44 .lut_mask = 16'hA505;
defparam \stock_S4_reg[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N11
dffeas \stock_S4_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[5] .is_wysiwyg = "true";
defparam \stock_S4_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N12
cycloneiv_lcell_comb \stock_S4_reg[6]~46 (
// Equation(s):
// \stock_S4_reg[6]~46_combout  = (stock_S4_reg[6] & ((GND) # (!\stock_S4_reg[5]~45 ))) # (!stock_S4_reg[6] & (\stock_S4_reg[5]~45  $ (GND)))
// \stock_S4_reg[6]~47  = CARRY((stock_S4_reg[6]) # (!\stock_S4_reg[5]~45 ))

	.dataa(stock_S4_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[5]~45 ),
	.combout(\stock_S4_reg[6]~46_combout ),
	.cout(\stock_S4_reg[6]~47 ));
// synopsys translate_off
defparam \stock_S4_reg[6]~46 .lut_mask = 16'h5AAF;
defparam \stock_S4_reg[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N13
dffeas \stock_S4_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[6] .is_wysiwyg = "true";
defparam \stock_S4_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N14
cycloneiv_lcell_comb \stock_S4_reg[7]~48 (
// Equation(s):
// \stock_S4_reg[7]~48_combout  = (stock_S4_reg[7] & (\stock_S4_reg[6]~47  & VCC)) # (!stock_S4_reg[7] & (!\stock_S4_reg[6]~47 ))
// \stock_S4_reg[7]~49  = CARRY((!stock_S4_reg[7] & !\stock_S4_reg[6]~47 ))

	.dataa(gnd),
	.datab(stock_S4_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[6]~47 ),
	.combout(\stock_S4_reg[7]~48_combout ),
	.cout(\stock_S4_reg[7]~49 ));
// synopsys translate_off
defparam \stock_S4_reg[7]~48 .lut_mask = 16'hC303;
defparam \stock_S4_reg[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N15
dffeas \stock_S4_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[7] .is_wysiwyg = "true";
defparam \stock_S4_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N16
cycloneiv_lcell_comb \stock_S4_reg[8]~50 (
// Equation(s):
// \stock_S4_reg[8]~50_combout  = (stock_S4_reg[8] & ((GND) # (!\stock_S4_reg[7]~49 ))) # (!stock_S4_reg[8] & (\stock_S4_reg[7]~49  $ (GND)))
// \stock_S4_reg[8]~51  = CARRY((stock_S4_reg[8]) # (!\stock_S4_reg[7]~49 ))

	.dataa(gnd),
	.datab(stock_S4_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[7]~49 ),
	.combout(\stock_S4_reg[8]~50_combout ),
	.cout(\stock_S4_reg[8]~51 ));
// synopsys translate_off
defparam \stock_S4_reg[8]~50 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N17
dffeas \stock_S4_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[8] .is_wysiwyg = "true";
defparam \stock_S4_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N18
cycloneiv_lcell_comb \stock_S4_reg[9]~52 (
// Equation(s):
// \stock_S4_reg[9]~52_combout  = (stock_S4_reg[9] & (\stock_S4_reg[8]~51  & VCC)) # (!stock_S4_reg[9] & (!\stock_S4_reg[8]~51 ))
// \stock_S4_reg[9]~53  = CARRY((!stock_S4_reg[9] & !\stock_S4_reg[8]~51 ))

	.dataa(gnd),
	.datab(stock_S4_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[8]~51 ),
	.combout(\stock_S4_reg[9]~52_combout ),
	.cout(\stock_S4_reg[9]~53 ));
// synopsys translate_off
defparam \stock_S4_reg[9]~52 .lut_mask = 16'hC303;
defparam \stock_S4_reg[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N19
dffeas \stock_S4_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[9] .is_wysiwyg = "true";
defparam \stock_S4_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N20
cycloneiv_lcell_comb \stock_S4_reg[10]~54 (
// Equation(s):
// \stock_S4_reg[10]~54_combout  = (stock_S4_reg[10] & ((GND) # (!\stock_S4_reg[9]~53 ))) # (!stock_S4_reg[10] & (\stock_S4_reg[9]~53  $ (GND)))
// \stock_S4_reg[10]~55  = CARRY((stock_S4_reg[10]) # (!\stock_S4_reg[9]~53 ))

	.dataa(gnd),
	.datab(stock_S4_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[9]~53 ),
	.combout(\stock_S4_reg[10]~54_combout ),
	.cout(\stock_S4_reg[10]~55 ));
// synopsys translate_off
defparam \stock_S4_reg[10]~54 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N21
dffeas \stock_S4_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[10] .is_wysiwyg = "true";
defparam \stock_S4_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N22
cycloneiv_lcell_comb \stock_S4_reg[11]~56 (
// Equation(s):
// \stock_S4_reg[11]~56_combout  = (stock_S4_reg[11] & (\stock_S4_reg[10]~55  & VCC)) # (!stock_S4_reg[11] & (!\stock_S4_reg[10]~55 ))
// \stock_S4_reg[11]~57  = CARRY((!stock_S4_reg[11] & !\stock_S4_reg[10]~55 ))

	.dataa(stock_S4_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[10]~55 ),
	.combout(\stock_S4_reg[11]~56_combout ),
	.cout(\stock_S4_reg[11]~57 ));
// synopsys translate_off
defparam \stock_S4_reg[11]~56 .lut_mask = 16'hA505;
defparam \stock_S4_reg[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N23
dffeas \stock_S4_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[11] .is_wysiwyg = "true";
defparam \stock_S4_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N24
cycloneiv_lcell_comb \stock_S4_reg[12]~58 (
// Equation(s):
// \stock_S4_reg[12]~58_combout  = (stock_S4_reg[12] & ((GND) # (!\stock_S4_reg[11]~57 ))) # (!stock_S4_reg[12] & (\stock_S4_reg[11]~57  $ (GND)))
// \stock_S4_reg[12]~59  = CARRY((stock_S4_reg[12]) # (!\stock_S4_reg[11]~57 ))

	.dataa(gnd),
	.datab(stock_S4_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[11]~57 ),
	.combout(\stock_S4_reg[12]~58_combout ),
	.cout(\stock_S4_reg[12]~59 ));
// synopsys translate_off
defparam \stock_S4_reg[12]~58 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N25
dffeas \stock_S4_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[12] .is_wysiwyg = "true";
defparam \stock_S4_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N26
cycloneiv_lcell_comb \stock_S4_reg[13]~60 (
// Equation(s):
// \stock_S4_reg[13]~60_combout  = (stock_S4_reg[13] & (\stock_S4_reg[12]~59  & VCC)) # (!stock_S4_reg[13] & (!\stock_S4_reg[12]~59 ))
// \stock_S4_reg[13]~61  = CARRY((!stock_S4_reg[13] & !\stock_S4_reg[12]~59 ))

	.dataa(stock_S4_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[12]~59 ),
	.combout(\stock_S4_reg[13]~60_combout ),
	.cout(\stock_S4_reg[13]~61 ));
// synopsys translate_off
defparam \stock_S4_reg[13]~60 .lut_mask = 16'hA505;
defparam \stock_S4_reg[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N27
dffeas \stock_S4_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[13] .is_wysiwyg = "true";
defparam \stock_S4_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N28
cycloneiv_lcell_comb \stock_S4_reg[14]~62 (
// Equation(s):
// \stock_S4_reg[14]~62_combout  = (stock_S4_reg[14] & ((GND) # (!\stock_S4_reg[13]~61 ))) # (!stock_S4_reg[14] & (\stock_S4_reg[13]~61  $ (GND)))
// \stock_S4_reg[14]~63  = CARRY((stock_S4_reg[14]) # (!\stock_S4_reg[13]~61 ))

	.dataa(gnd),
	.datab(stock_S4_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[13]~61 ),
	.combout(\stock_S4_reg[14]~62_combout ),
	.cout(\stock_S4_reg[14]~63 ));
// synopsys translate_off
defparam \stock_S4_reg[14]~62 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N29
dffeas \stock_S4_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[14] .is_wysiwyg = "true";
defparam \stock_S4_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N30
cycloneiv_lcell_comb \stock_S4_reg[15]~64 (
// Equation(s):
// \stock_S4_reg[15]~64_combout  = (stock_S4_reg[15] & (\stock_S4_reg[14]~63  & VCC)) # (!stock_S4_reg[15] & (!\stock_S4_reg[14]~63 ))
// \stock_S4_reg[15]~65  = CARRY((!stock_S4_reg[15] & !\stock_S4_reg[14]~63 ))

	.dataa(stock_S4_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[14]~63 ),
	.combout(\stock_S4_reg[15]~64_combout ),
	.cout(\stock_S4_reg[15]~65 ));
// synopsys translate_off
defparam \stock_S4_reg[15]~64 .lut_mask = 16'hA505;
defparam \stock_S4_reg[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N31
dffeas \stock_S4_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[15] .is_wysiwyg = "true";
defparam \stock_S4_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
cycloneiv_lcell_comb \stock_S4_reg[16]~66 (
// Equation(s):
// \stock_S4_reg[16]~66_combout  = (stock_S4_reg[16] & ((GND) # (!\stock_S4_reg[15]~65 ))) # (!stock_S4_reg[16] & (\stock_S4_reg[15]~65  $ (GND)))
// \stock_S4_reg[16]~67  = CARRY((stock_S4_reg[16]) # (!\stock_S4_reg[15]~65 ))

	.dataa(gnd),
	.datab(stock_S4_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[15]~65 ),
	.combout(\stock_S4_reg[16]~66_combout ),
	.cout(\stock_S4_reg[16]~67 ));
// synopsys translate_off
defparam \stock_S4_reg[16]~66 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \stock_S4_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[16] .is_wysiwyg = "true";
defparam \stock_S4_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneiv_lcell_comb \stock_S4_reg[17]~68 (
// Equation(s):
// \stock_S4_reg[17]~68_combout  = (stock_S4_reg[17] & (\stock_S4_reg[16]~67  & VCC)) # (!stock_S4_reg[17] & (!\stock_S4_reg[16]~67 ))
// \stock_S4_reg[17]~69  = CARRY((!stock_S4_reg[17] & !\stock_S4_reg[16]~67 ))

	.dataa(gnd),
	.datab(stock_S4_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[16]~67 ),
	.combout(\stock_S4_reg[17]~68_combout ),
	.cout(\stock_S4_reg[17]~69 ));
// synopsys translate_off
defparam \stock_S4_reg[17]~68 .lut_mask = 16'hC303;
defparam \stock_S4_reg[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \stock_S4_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[17] .is_wysiwyg = "true";
defparam \stock_S4_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
cycloneiv_lcell_comb \stock_S4_reg[18]~70 (
// Equation(s):
// \stock_S4_reg[18]~70_combout  = (stock_S4_reg[18] & ((GND) # (!\stock_S4_reg[17]~69 ))) # (!stock_S4_reg[18] & (\stock_S4_reg[17]~69  $ (GND)))
// \stock_S4_reg[18]~71  = CARRY((stock_S4_reg[18]) # (!\stock_S4_reg[17]~69 ))

	.dataa(stock_S4_reg[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[17]~69 ),
	.combout(\stock_S4_reg[18]~70_combout ),
	.cout(\stock_S4_reg[18]~71 ));
// synopsys translate_off
defparam \stock_S4_reg[18]~70 .lut_mask = 16'h5AAF;
defparam \stock_S4_reg[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
cycloneiv_lcell_comb \stock_S4_reg[18]~feeder (
// Equation(s):
// \stock_S4_reg[18]~feeder_combout  = \stock_S4_reg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\stock_S4_reg[18]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S4_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[18]~feeder .lut_mask = 16'hF0F0;
defparam \stock_S4_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N17
dffeas \stock_S4_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[18] .is_wysiwyg = "true";
defparam \stock_S4_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
cycloneiv_lcell_comb \stock_S4_reg[19]~72 (
// Equation(s):
// \stock_S4_reg[19]~72_combout  = (stock_S4_reg[19] & (\stock_S4_reg[18]~71  & VCC)) # (!stock_S4_reg[19] & (!\stock_S4_reg[18]~71 ))
// \stock_S4_reg[19]~73  = CARRY((!stock_S4_reg[19] & !\stock_S4_reg[18]~71 ))

	.dataa(stock_S4_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[18]~71 ),
	.combout(\stock_S4_reg[19]~72_combout ),
	.cout(\stock_S4_reg[19]~73 ));
// synopsys translate_off
defparam \stock_S4_reg[19]~72 .lut_mask = 16'hA505;
defparam \stock_S4_reg[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
cycloneiv_lcell_comb \stock_S4_reg[19]~feeder (
// Equation(s):
// \stock_S4_reg[19]~feeder_combout  = \stock_S4_reg[19]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S4_reg[19]~72_combout ),
	.cin(gnd),
	.combout(\stock_S4_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \stock_S4_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \stock_S4_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[19] .is_wysiwyg = "true";
defparam \stock_S4_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N8
cycloneiv_lcell_comb \stock_S4_reg[20]~74 (
// Equation(s):
// \stock_S4_reg[20]~74_combout  = (stock_S4_reg[20] & ((GND) # (!\stock_S4_reg[19]~73 ))) # (!stock_S4_reg[20] & (\stock_S4_reg[19]~73  $ (GND)))
// \stock_S4_reg[20]~75  = CARRY((stock_S4_reg[20]) # (!\stock_S4_reg[19]~73 ))

	.dataa(gnd),
	.datab(stock_S4_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[19]~73 ),
	.combout(\stock_S4_reg[20]~74_combout ),
	.cout(\stock_S4_reg[20]~75 ));
// synopsys translate_off
defparam \stock_S4_reg[20]~74 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N9
dffeas \stock_S4_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[20] .is_wysiwyg = "true";
defparam \stock_S4_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
cycloneiv_lcell_comb \stock_S4_reg[21]~76 (
// Equation(s):
// \stock_S4_reg[21]~76_combout  = (stock_S4_reg[21] & (\stock_S4_reg[20]~75  & VCC)) # (!stock_S4_reg[21] & (!\stock_S4_reg[20]~75 ))
// \stock_S4_reg[21]~77  = CARRY((!stock_S4_reg[21] & !\stock_S4_reg[20]~75 ))

	.dataa(stock_S4_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[20]~75 ),
	.combout(\stock_S4_reg[21]~76_combout ),
	.cout(\stock_S4_reg[21]~77 ));
// synopsys translate_off
defparam \stock_S4_reg[21]~76 .lut_mask = 16'hA505;
defparam \stock_S4_reg[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N11
dffeas \stock_S4_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[21] .is_wysiwyg = "true";
defparam \stock_S4_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
cycloneiv_lcell_comb \stock_S4_reg[22]~78 (
// Equation(s):
// \stock_S4_reg[22]~78_combout  = (stock_S4_reg[22] & ((GND) # (!\stock_S4_reg[21]~77 ))) # (!stock_S4_reg[22] & (\stock_S4_reg[21]~77  $ (GND)))
// \stock_S4_reg[22]~79  = CARRY((stock_S4_reg[22]) # (!\stock_S4_reg[21]~77 ))

	.dataa(stock_S4_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[21]~77 ),
	.combout(\stock_S4_reg[22]~78_combout ),
	.cout(\stock_S4_reg[22]~79 ));
// synopsys translate_off
defparam \stock_S4_reg[22]~78 .lut_mask = 16'h5AAF;
defparam \stock_S4_reg[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \stock_S4_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[22] .is_wysiwyg = "true";
defparam \stock_S4_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N14
cycloneiv_lcell_comb \stock_S4_reg[23]~80 (
// Equation(s):
// \stock_S4_reg[23]~80_combout  = (stock_S4_reg[23] & (\stock_S4_reg[22]~79  & VCC)) # (!stock_S4_reg[23] & (!\stock_S4_reg[22]~79 ))
// \stock_S4_reg[23]~81  = CARRY((!stock_S4_reg[23] & !\stock_S4_reg[22]~79 ))

	.dataa(gnd),
	.datab(stock_S4_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[22]~79 ),
	.combout(\stock_S4_reg[23]~80_combout ),
	.cout(\stock_S4_reg[23]~81 ));
// synopsys translate_off
defparam \stock_S4_reg[23]~80 .lut_mask = 16'hC303;
defparam \stock_S4_reg[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N15
dffeas \stock_S4_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[23] .is_wysiwyg = "true";
defparam \stock_S4_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
cycloneiv_lcell_comb \stock_S4_reg[24]~82 (
// Equation(s):
// \stock_S4_reg[24]~82_combout  = (stock_S4_reg[24] & ((GND) # (!\stock_S4_reg[23]~81 ))) # (!stock_S4_reg[24] & (\stock_S4_reg[23]~81  $ (GND)))
// \stock_S4_reg[24]~83  = CARRY((stock_S4_reg[24]) # (!\stock_S4_reg[23]~81 ))

	.dataa(gnd),
	.datab(stock_S4_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[23]~81 ),
	.combout(\stock_S4_reg[24]~82_combout ),
	.cout(\stock_S4_reg[24]~83 ));
// synopsys translate_off
defparam \stock_S4_reg[24]~82 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N17
dffeas \stock_S4_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[24] .is_wysiwyg = "true";
defparam \stock_S4_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
cycloneiv_lcell_comb \stock_S4_reg[25]~84 (
// Equation(s):
// \stock_S4_reg[25]~84_combout  = (stock_S4_reg[25] & (\stock_S4_reg[24]~83  & VCC)) # (!stock_S4_reg[25] & (!\stock_S4_reg[24]~83 ))
// \stock_S4_reg[25]~85  = CARRY((!stock_S4_reg[25] & !\stock_S4_reg[24]~83 ))

	.dataa(gnd),
	.datab(stock_S4_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[24]~83 ),
	.combout(\stock_S4_reg[25]~84_combout ),
	.cout(\stock_S4_reg[25]~85 ));
// synopsys translate_off
defparam \stock_S4_reg[25]~84 .lut_mask = 16'hC303;
defparam \stock_S4_reg[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \stock_S4_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[25] .is_wysiwyg = "true";
defparam \stock_S4_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
cycloneiv_lcell_comb \stock_S4_reg[26]~86 (
// Equation(s):
// \stock_S4_reg[26]~86_combout  = (stock_S4_reg[26] & ((GND) # (!\stock_S4_reg[25]~85 ))) # (!stock_S4_reg[26] & (\stock_S4_reg[25]~85  $ (GND)))
// \stock_S4_reg[26]~87  = CARRY((stock_S4_reg[26]) # (!\stock_S4_reg[25]~85 ))

	.dataa(gnd),
	.datab(stock_S4_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[25]~85 ),
	.combout(\stock_S4_reg[26]~86_combout ),
	.cout(\stock_S4_reg[26]~87 ));
// synopsys translate_off
defparam \stock_S4_reg[26]~86 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N21
dffeas \stock_S4_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[26] .is_wysiwyg = "true";
defparam \stock_S4_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
cycloneiv_lcell_comb \stock_S4_reg[27]~88 (
// Equation(s):
// \stock_S4_reg[27]~88_combout  = (stock_S4_reg[27] & (\stock_S4_reg[26]~87  & VCC)) # (!stock_S4_reg[27] & (!\stock_S4_reg[26]~87 ))
// \stock_S4_reg[27]~89  = CARRY((!stock_S4_reg[27] & !\stock_S4_reg[26]~87 ))

	.dataa(stock_S4_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[26]~87 ),
	.combout(\stock_S4_reg[27]~88_combout ),
	.cout(\stock_S4_reg[27]~89 ));
// synopsys translate_off
defparam \stock_S4_reg[27]~88 .lut_mask = 16'hA505;
defparam \stock_S4_reg[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N23
dffeas \stock_S4_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[27] .is_wysiwyg = "true";
defparam \stock_S4_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
cycloneiv_lcell_comb \stock_S4_reg[28]~90 (
// Equation(s):
// \stock_S4_reg[28]~90_combout  = (stock_S4_reg[28] & ((GND) # (!\stock_S4_reg[27]~89 ))) # (!stock_S4_reg[28] & (\stock_S4_reg[27]~89  $ (GND)))
// \stock_S4_reg[28]~91  = CARRY((stock_S4_reg[28]) # (!\stock_S4_reg[27]~89 ))

	.dataa(gnd),
	.datab(stock_S4_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[27]~89 ),
	.combout(\stock_S4_reg[28]~90_combout ),
	.cout(\stock_S4_reg[28]~91 ));
// synopsys translate_off
defparam \stock_S4_reg[28]~90 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \stock_S4_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[28] .is_wysiwyg = "true";
defparam \stock_S4_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N26
cycloneiv_lcell_comb \stock_S4_reg[29]~92 (
// Equation(s):
// \stock_S4_reg[29]~92_combout  = (stock_S4_reg[29] & (\stock_S4_reg[28]~91  & VCC)) # (!stock_S4_reg[29] & (!\stock_S4_reg[28]~91 ))
// \stock_S4_reg[29]~93  = CARRY((!stock_S4_reg[29] & !\stock_S4_reg[28]~91 ))

	.dataa(stock_S4_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[28]~91 ),
	.combout(\stock_S4_reg[29]~92_combout ),
	.cout(\stock_S4_reg[29]~93 ));
// synopsys translate_off
defparam \stock_S4_reg[29]~92 .lut_mask = 16'hA505;
defparam \stock_S4_reg[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N27
dffeas \stock_S4_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[29] .is_wysiwyg = "true";
defparam \stock_S4_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N8
cycloneiv_lcell_comb \LessThan4~8 (
// Equation(s):
// \LessThan4~8_combout  = (stock_S4_reg[26]) # ((stock_S4_reg[25]) # ((stock_S4_reg[24]) # (stock_S4_reg[27])))

	.dataa(stock_S4_reg[26]),
	.datab(stock_S4_reg[25]),
	.datac(stock_S4_reg[24]),
	.datad(stock_S4_reg[27]),
	.cin(gnd),
	.combout(\LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~8 .lut_mask = 16'hFFFE;
defparam \LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneiv_lcell_comb \stock_S4_reg[30]~94 (
// Equation(s):
// \stock_S4_reg[30]~94_combout  = (stock_S4_reg[30] & ((GND) # (!\stock_S4_reg[29]~93 ))) # (!stock_S4_reg[30] & (\stock_S4_reg[29]~93  $ (GND)))
// \stock_S4_reg[30]~95  = CARRY((stock_S4_reg[30]) # (!\stock_S4_reg[29]~93 ))

	.dataa(gnd),
	.datab(stock_S4_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S4_reg[29]~93 ),
	.combout(\stock_S4_reg[30]~94_combout ),
	.cout(\stock_S4_reg[30]~95 ));
// synopsys translate_off
defparam \stock_S4_reg[30]~94 .lut_mask = 16'h3CCF;
defparam \stock_S4_reg[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \stock_S4_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[30] .is_wysiwyg = "true";
defparam \stock_S4_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N14
cycloneiv_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_combout  = (stock_S4_reg[29]) # ((stock_S4_reg[28]) # ((\LessThan4~8_combout ) # (stock_S4_reg[30])))

	.dataa(stock_S4_reg[29]),
	.datab(stock_S4_reg[28]),
	.datac(\LessThan4~8_combout ),
	.datad(stock_S4_reg[30]),
	.cin(gnd),
	.combout(\LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'hFFFE;
defparam \LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N30
cycloneiv_lcell_comb \stock_S4_reg[31]~96 (
// Equation(s):
// \stock_S4_reg[31]~96_combout  = stock_S4_reg[31] $ (!\stock_S4_reg[30]~95 )

	.dataa(stock_S4_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S4_reg[30]~95 ),
	.combout(\stock_S4_reg[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[31]~96 .lut_mask = 16'hA5A5;
defparam \stock_S4_reg[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \stock_S4_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S4_reg[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S4_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S4_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S4_reg[31] .is_wysiwyg = "true";
defparam \stock_S4_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
cycloneiv_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = (stock_S4_reg[20]) # ((stock_S4_reg[22]) # ((stock_S4_reg[23]) # (stock_S4_reg[21])))

	.dataa(stock_S4_reg[20]),
	.datab(stock_S4_reg[22]),
	.datac(stock_S4_reg[23]),
	.datad(stock_S4_reg[21]),
	.cin(gnd),
	.combout(\LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~6 .lut_mask = 16'hFFFE;
defparam \LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
cycloneiv_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = (stock_S4_reg[19]) # ((stock_S4_reg[18]) # ((stock_S4_reg[16]) # (stock_S4_reg[17])))

	.dataa(stock_S4_reg[19]),
	.datab(stock_S4_reg[18]),
	.datac(stock_S4_reg[16]),
	.datad(stock_S4_reg[17]),
	.cin(gnd),
	.combout(\LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'hFFFE;
defparam \LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
cycloneiv_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = (\LessThan4~6_combout ) # (\LessThan4~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan4~6_combout ),
	.datad(\LessThan4~5_combout ),
	.cin(gnd),
	.combout(\LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'hFFF0;
defparam \LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
cycloneiv_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (stock_S4_reg[5]) # ((stock_S4_reg[7]) # ((stock_S4_reg[6]) # (stock_S4_reg[4])))

	.dataa(stock_S4_reg[5]),
	.datab(stock_S4_reg[7]),
	.datac(stock_S4_reg[6]),
	.datad(stock_S4_reg[4]),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneiv_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (stock_S4_reg[8]) # ((stock_S4_reg[11]) # ((stock_S4_reg[9]) # (stock_S4_reg[10])))

	.dataa(stock_S4_reg[8]),
	.datab(stock_S4_reg[11]),
	.datac(stock_S4_reg[9]),
	.datad(stock_S4_reg[10]),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'hFFFE;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N6
cycloneiv_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (stock_S4_reg[13]) # ((stock_S4_reg[14]) # ((stock_S4_reg[15]) # (stock_S4_reg[12])))

	.dataa(stock_S4_reg[13]),
	.datab(stock_S4_reg[14]),
	.datac(stock_S4_reg[15]),
	.datad(stock_S4_reg[12]),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'hFFFE;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N26
cycloneiv_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (stock_S4_reg[2]) # (((stock_S4_reg[3]) # (stock_S4_reg[1])) # (!stock_S4_reg[0]))

	.dataa(stock_S4_reg[2]),
	.datab(stock_S4_reg[0]),
	.datac(stock_S4_reg[3]),
	.datad(stock_S4_reg[1]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'hFFFB;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
cycloneiv_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (\LessThan4~1_combout ) # ((\LessThan4~2_combout ) # ((\LessThan4~3_combout ) # (\LessThan4~0_combout )))

	.dataa(\LessThan4~1_combout ),
	.datab(\LessThan4~2_combout ),
	.datac(\LessThan4~3_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = 16'hFFFE;
defparam \LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
cycloneiv_lcell_comb \stock_S4_reg[31]~31 (
// Equation(s):
// \stock_S4_reg[31]~31_combout  = (!stock_S4_reg[31] & ((\LessThan4~9_combout ) # ((\LessThan4~7_combout ) # (\LessThan4~4_combout ))))

	.dataa(\LessThan4~9_combout ),
	.datab(stock_S4_reg[31]),
	.datac(\LessThan4~7_combout ),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\stock_S4_reg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S4_reg[31]~31 .lut_mask = 16'h3332;
defparam \stock_S4_reg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
cycloneiv_lcell_comb \D[0]~2 (
// Equation(s):
// \D[0]~2_combout  = (choice_reg[2] & ((choice_reg[1]) # ((choice_reg[0] & !\stock_S4_reg[31]~31_combout ))))

	.dataa(choice_reg[2]),
	.datab(choice_reg[0]),
	.datac(choice_reg[1]),
	.datad(\stock_S4_reg[31]~31_combout ),
	.cin(gnd),
	.combout(\D[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~2 .lut_mask = 16'hA0A8;
defparam \D[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N20
cycloneiv_lcell_comb \D[0]~3 (
// Equation(s):
// \D[0]~3_combout  = (!choice_reg[2] & !choice_reg[0])

	.dataa(gnd),
	.datab(choice_reg[2]),
	.datac(gnd),
	.datad(choice_reg[0]),
	.cin(gnd),
	.combout(\D[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~3 .lut_mask = 16'h0033;
defparam \D[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneiv_lcell_comb \stock_S3_reg[31]~36 (
// Equation(s):
// \stock_S3_reg[31]~36_combout  = (!choice_reg[1] & (!choice_reg[0] & (\stock_S3_reg[31]~31_combout  & \CSTATE.salgado_dispensation~q )))

	.dataa(choice_reg[1]),
	.datab(choice_reg[0]),
	.datac(\stock_S3_reg[31]~31_combout ),
	.datad(\CSTATE.salgado_dispensation~q ),
	.cin(gnd),
	.combout(\stock_S3_reg[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[31]~36 .lut_mask = 16'h1000;
defparam \stock_S3_reg[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
cycloneiv_lcell_comb \stock_S3_reg[0]~41 (
// Equation(s):
// \stock_S3_reg[0]~41_combout  = stock_S3_reg[0] $ (\stock_S3_reg[31]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(stock_S3_reg[0]),
	.datad(\stock_S3_reg[31]~36_combout ),
	.cin(gnd),
	.combout(\stock_S3_reg[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[0]~41 .lut_mask = 16'h0FF0;
defparam \stock_S3_reg[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N5
dffeas \stock_S3_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[0]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[0] .is_wysiwyg = "true";
defparam \stock_S3_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneiv_lcell_comb \stock_S3_reg[1]~33 (
// Equation(s):
// \stock_S3_reg[1]~33_cout  = CARRY(!stock_S3_reg[0])

	.dataa(gnd),
	.datab(stock_S3_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S3_reg[1]~33_cout ));
// synopsys translate_off
defparam \stock_S3_reg[1]~33 .lut_mask = 16'h0033;
defparam \stock_S3_reg[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneiv_lcell_comb \stock_S3_reg[1]~34 (
// Equation(s):
// \stock_S3_reg[1]~34_combout  = (stock_S3_reg[1] & (\stock_S3_reg[1]~33_cout  & VCC)) # (!stock_S3_reg[1] & (!\stock_S3_reg[1]~33_cout ))
// \stock_S3_reg[1]~35  = CARRY((!stock_S3_reg[1] & !\stock_S3_reg[1]~33_cout ))

	.dataa(gnd),
	.datab(stock_S3_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[1]~33_cout ),
	.combout(\stock_S3_reg[1]~34_combout ),
	.cout(\stock_S3_reg[1]~35 ));
// synopsys translate_off
defparam \stock_S3_reg[1]~34 .lut_mask = 16'hC303;
defparam \stock_S3_reg[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N3
dffeas \stock_S3_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[1] .is_wysiwyg = "true";
defparam \stock_S3_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneiv_lcell_comb \stock_S3_reg[2]~37 (
// Equation(s):
// \stock_S3_reg[2]~37_combout  = (stock_S3_reg[2] & ((GND) # (!\stock_S3_reg[1]~35 ))) # (!stock_S3_reg[2] & (\stock_S3_reg[1]~35  $ (GND)))
// \stock_S3_reg[2]~38  = CARRY((stock_S3_reg[2]) # (!\stock_S3_reg[1]~35 ))

	.dataa(gnd),
	.datab(stock_S3_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[1]~35 ),
	.combout(\stock_S3_reg[2]~37_combout ),
	.cout(\stock_S3_reg[2]~38 ));
// synopsys translate_off
defparam \stock_S3_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N5
dffeas \stock_S3_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[2] .is_wysiwyg = "true";
defparam \stock_S3_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneiv_lcell_comb \stock_S3_reg[3]~39 (
// Equation(s):
// \stock_S3_reg[3]~39_combout  = (stock_S3_reg[3] & (\stock_S3_reg[2]~38  & VCC)) # (!stock_S3_reg[3] & (!\stock_S3_reg[2]~38 ))
// \stock_S3_reg[3]~40  = CARRY((!stock_S3_reg[3] & !\stock_S3_reg[2]~38 ))

	.dataa(stock_S3_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[2]~38 ),
	.combout(\stock_S3_reg[3]~39_combout ),
	.cout(\stock_S3_reg[3]~40 ));
// synopsys translate_off
defparam \stock_S3_reg[3]~39 .lut_mask = 16'hA505;
defparam \stock_S3_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N7
dffeas \stock_S3_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[3] .is_wysiwyg = "true";
defparam \stock_S3_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
cycloneiv_lcell_comb \stock_S3_reg[4]~42 (
// Equation(s):
// \stock_S3_reg[4]~42_combout  = (stock_S3_reg[4] & ((GND) # (!\stock_S3_reg[3]~40 ))) # (!stock_S3_reg[4] & (\stock_S3_reg[3]~40  $ (GND)))
// \stock_S3_reg[4]~43  = CARRY((stock_S3_reg[4]) # (!\stock_S3_reg[3]~40 ))

	.dataa(gnd),
	.datab(stock_S3_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[3]~40 ),
	.combout(\stock_S3_reg[4]~42_combout ),
	.cout(\stock_S3_reg[4]~43 ));
// synopsys translate_off
defparam \stock_S3_reg[4]~42 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N9
dffeas \stock_S3_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[4] .is_wysiwyg = "true";
defparam \stock_S3_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneiv_lcell_comb \stock_S3_reg[5]~44 (
// Equation(s):
// \stock_S3_reg[5]~44_combout  = (stock_S3_reg[5] & (\stock_S3_reg[4]~43  & VCC)) # (!stock_S3_reg[5] & (!\stock_S3_reg[4]~43 ))
// \stock_S3_reg[5]~45  = CARRY((!stock_S3_reg[5] & !\stock_S3_reg[4]~43 ))

	.dataa(stock_S3_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[4]~43 ),
	.combout(\stock_S3_reg[5]~44_combout ),
	.cout(\stock_S3_reg[5]~45 ));
// synopsys translate_off
defparam \stock_S3_reg[5]~44 .lut_mask = 16'hA505;
defparam \stock_S3_reg[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \stock_S3_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[5] .is_wysiwyg = "true";
defparam \stock_S3_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneiv_lcell_comb \stock_S3_reg[6]~46 (
// Equation(s):
// \stock_S3_reg[6]~46_combout  = (stock_S3_reg[6] & ((GND) # (!\stock_S3_reg[5]~45 ))) # (!stock_S3_reg[6] & (\stock_S3_reg[5]~45  $ (GND)))
// \stock_S3_reg[6]~47  = CARRY((stock_S3_reg[6]) # (!\stock_S3_reg[5]~45 ))

	.dataa(stock_S3_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[5]~45 ),
	.combout(\stock_S3_reg[6]~46_combout ),
	.cout(\stock_S3_reg[6]~47 ));
// synopsys translate_off
defparam \stock_S3_reg[6]~46 .lut_mask = 16'h5AAF;
defparam \stock_S3_reg[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N13
dffeas \stock_S3_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[6] .is_wysiwyg = "true";
defparam \stock_S3_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneiv_lcell_comb \stock_S3_reg[7]~48 (
// Equation(s):
// \stock_S3_reg[7]~48_combout  = (stock_S3_reg[7] & (\stock_S3_reg[6]~47  & VCC)) # (!stock_S3_reg[7] & (!\stock_S3_reg[6]~47 ))
// \stock_S3_reg[7]~49  = CARRY((!stock_S3_reg[7] & !\stock_S3_reg[6]~47 ))

	.dataa(gnd),
	.datab(stock_S3_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[6]~47 ),
	.combout(\stock_S3_reg[7]~48_combout ),
	.cout(\stock_S3_reg[7]~49 ));
// synopsys translate_off
defparam \stock_S3_reg[7]~48 .lut_mask = 16'hC303;
defparam \stock_S3_reg[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N15
dffeas \stock_S3_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[7] .is_wysiwyg = "true";
defparam \stock_S3_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneiv_lcell_comb \stock_S3_reg[8]~50 (
// Equation(s):
// \stock_S3_reg[8]~50_combout  = (stock_S3_reg[8] & ((GND) # (!\stock_S3_reg[7]~49 ))) # (!stock_S3_reg[8] & (\stock_S3_reg[7]~49  $ (GND)))
// \stock_S3_reg[8]~51  = CARRY((stock_S3_reg[8]) # (!\stock_S3_reg[7]~49 ))

	.dataa(gnd),
	.datab(stock_S3_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[7]~49 ),
	.combout(\stock_S3_reg[8]~50_combout ),
	.cout(\stock_S3_reg[8]~51 ));
// synopsys translate_off
defparam \stock_S3_reg[8]~50 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N17
dffeas \stock_S3_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[8] .is_wysiwyg = "true";
defparam \stock_S3_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneiv_lcell_comb \stock_S3_reg[9]~52 (
// Equation(s):
// \stock_S3_reg[9]~52_combout  = (stock_S3_reg[9] & (\stock_S3_reg[8]~51  & VCC)) # (!stock_S3_reg[9] & (!\stock_S3_reg[8]~51 ))
// \stock_S3_reg[9]~53  = CARRY((!stock_S3_reg[9] & !\stock_S3_reg[8]~51 ))

	.dataa(gnd),
	.datab(stock_S3_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[8]~51 ),
	.combout(\stock_S3_reg[9]~52_combout ),
	.cout(\stock_S3_reg[9]~53 ));
// synopsys translate_off
defparam \stock_S3_reg[9]~52 .lut_mask = 16'hC303;
defparam \stock_S3_reg[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \stock_S3_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[9] .is_wysiwyg = "true";
defparam \stock_S3_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
cycloneiv_lcell_comb \stock_S3_reg[10]~54 (
// Equation(s):
// \stock_S3_reg[10]~54_combout  = (stock_S3_reg[10] & ((GND) # (!\stock_S3_reg[9]~53 ))) # (!stock_S3_reg[10] & (\stock_S3_reg[9]~53  $ (GND)))
// \stock_S3_reg[10]~55  = CARRY((stock_S3_reg[10]) # (!\stock_S3_reg[9]~53 ))

	.dataa(gnd),
	.datab(stock_S3_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[9]~53 ),
	.combout(\stock_S3_reg[10]~54_combout ),
	.cout(\stock_S3_reg[10]~55 ));
// synopsys translate_off
defparam \stock_S3_reg[10]~54 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N21
dffeas \stock_S3_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[10] .is_wysiwyg = "true";
defparam \stock_S3_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
cycloneiv_lcell_comb \stock_S3_reg[11]~56 (
// Equation(s):
// \stock_S3_reg[11]~56_combout  = (stock_S3_reg[11] & (\stock_S3_reg[10]~55  & VCC)) # (!stock_S3_reg[11] & (!\stock_S3_reg[10]~55 ))
// \stock_S3_reg[11]~57  = CARRY((!stock_S3_reg[11] & !\stock_S3_reg[10]~55 ))

	.dataa(stock_S3_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[10]~55 ),
	.combout(\stock_S3_reg[11]~56_combout ),
	.cout(\stock_S3_reg[11]~57 ));
// synopsys translate_off
defparam \stock_S3_reg[11]~56 .lut_mask = 16'hA505;
defparam \stock_S3_reg[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \stock_S3_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[11] .is_wysiwyg = "true";
defparam \stock_S3_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneiv_lcell_comb \stock_S3_reg[12]~58 (
// Equation(s):
// \stock_S3_reg[12]~58_combout  = (stock_S3_reg[12] & ((GND) # (!\stock_S3_reg[11]~57 ))) # (!stock_S3_reg[12] & (\stock_S3_reg[11]~57  $ (GND)))
// \stock_S3_reg[12]~59  = CARRY((stock_S3_reg[12]) # (!\stock_S3_reg[11]~57 ))

	.dataa(gnd),
	.datab(stock_S3_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[11]~57 ),
	.combout(\stock_S3_reg[12]~58_combout ),
	.cout(\stock_S3_reg[12]~59 ));
// synopsys translate_off
defparam \stock_S3_reg[12]~58 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N25
dffeas \stock_S3_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[12] .is_wysiwyg = "true";
defparam \stock_S3_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
cycloneiv_lcell_comb \stock_S3_reg[13]~60 (
// Equation(s):
// \stock_S3_reg[13]~60_combout  = (stock_S3_reg[13] & (\stock_S3_reg[12]~59  & VCC)) # (!stock_S3_reg[13] & (!\stock_S3_reg[12]~59 ))
// \stock_S3_reg[13]~61  = CARRY((!stock_S3_reg[13] & !\stock_S3_reg[12]~59 ))

	.dataa(stock_S3_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[12]~59 ),
	.combout(\stock_S3_reg[13]~60_combout ),
	.cout(\stock_S3_reg[13]~61 ));
// synopsys translate_off
defparam \stock_S3_reg[13]~60 .lut_mask = 16'hA505;
defparam \stock_S3_reg[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N27
dffeas \stock_S3_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[13] .is_wysiwyg = "true";
defparam \stock_S3_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneiv_lcell_comb \stock_S3_reg[14]~62 (
// Equation(s):
// \stock_S3_reg[14]~62_combout  = (stock_S3_reg[14] & ((GND) # (!\stock_S3_reg[13]~61 ))) # (!stock_S3_reg[14] & (\stock_S3_reg[13]~61  $ (GND)))
// \stock_S3_reg[14]~63  = CARRY((stock_S3_reg[14]) # (!\stock_S3_reg[13]~61 ))

	.dataa(gnd),
	.datab(stock_S3_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[13]~61 ),
	.combout(\stock_S3_reg[14]~62_combout ),
	.cout(\stock_S3_reg[14]~63 ));
// synopsys translate_off
defparam \stock_S3_reg[14]~62 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \stock_S3_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[14] .is_wysiwyg = "true";
defparam \stock_S3_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneiv_lcell_comb \stock_S3_reg[15]~64 (
// Equation(s):
// \stock_S3_reg[15]~64_combout  = (stock_S3_reg[15] & (\stock_S3_reg[14]~63  & VCC)) # (!stock_S3_reg[15] & (!\stock_S3_reg[14]~63 ))
// \stock_S3_reg[15]~65  = CARRY((!stock_S3_reg[15] & !\stock_S3_reg[14]~63 ))

	.dataa(stock_S3_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[14]~63 ),
	.combout(\stock_S3_reg[15]~64_combout ),
	.cout(\stock_S3_reg[15]~65 ));
// synopsys translate_off
defparam \stock_S3_reg[15]~64 .lut_mask = 16'hA505;
defparam \stock_S3_reg[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N31
dffeas \stock_S3_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[15] .is_wysiwyg = "true";
defparam \stock_S3_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneiv_lcell_comb \stock_S3_reg[16]~66 (
// Equation(s):
// \stock_S3_reg[16]~66_combout  = (stock_S3_reg[16] & ((GND) # (!\stock_S3_reg[15]~65 ))) # (!stock_S3_reg[16] & (\stock_S3_reg[15]~65  $ (GND)))
// \stock_S3_reg[16]~67  = CARRY((stock_S3_reg[16]) # (!\stock_S3_reg[15]~65 ))

	.dataa(gnd),
	.datab(stock_S3_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[15]~65 ),
	.combout(\stock_S3_reg[16]~66_combout ),
	.cout(\stock_S3_reg[16]~67 ));
// synopsys translate_off
defparam \stock_S3_reg[16]~66 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N1
dffeas \stock_S3_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[16] .is_wysiwyg = "true";
defparam \stock_S3_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
cycloneiv_lcell_comb \stock_S3_reg[17]~68 (
// Equation(s):
// \stock_S3_reg[17]~68_combout  = (stock_S3_reg[17] & (\stock_S3_reg[16]~67  & VCC)) # (!stock_S3_reg[17] & (!\stock_S3_reg[16]~67 ))
// \stock_S3_reg[17]~69  = CARRY((!stock_S3_reg[17] & !\stock_S3_reg[16]~67 ))

	.dataa(gnd),
	.datab(stock_S3_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[16]~67 ),
	.combout(\stock_S3_reg[17]~68_combout ),
	.cout(\stock_S3_reg[17]~69 ));
// synopsys translate_off
defparam \stock_S3_reg[17]~68 .lut_mask = 16'hC303;
defparam \stock_S3_reg[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N3
dffeas \stock_S3_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[17] .is_wysiwyg = "true";
defparam \stock_S3_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneiv_lcell_comb \stock_S3_reg[18]~70 (
// Equation(s):
// \stock_S3_reg[18]~70_combout  = (stock_S3_reg[18] & ((GND) # (!\stock_S3_reg[17]~69 ))) # (!stock_S3_reg[18] & (\stock_S3_reg[17]~69  $ (GND)))
// \stock_S3_reg[18]~71  = CARRY((stock_S3_reg[18]) # (!\stock_S3_reg[17]~69 ))

	.dataa(gnd),
	.datab(stock_S3_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[17]~69 ),
	.combout(\stock_S3_reg[18]~70_combout ),
	.cout(\stock_S3_reg[18]~71 ));
// synopsys translate_off
defparam \stock_S3_reg[18]~70 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneiv_lcell_comb \stock_S3_reg[18]~feeder (
// Equation(s):
// \stock_S3_reg[18]~feeder_combout  = \stock_S3_reg[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S3_reg[18]~70_combout ),
	.cin(gnd),
	.combout(\stock_S3_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \stock_S3_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N25
dffeas \stock_S3_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[18] .is_wysiwyg = "true";
defparam \stock_S3_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneiv_lcell_comb \stock_S3_reg[19]~72 (
// Equation(s):
// \stock_S3_reg[19]~72_combout  = (stock_S3_reg[19] & (\stock_S3_reg[18]~71  & VCC)) # (!stock_S3_reg[19] & (!\stock_S3_reg[18]~71 ))
// \stock_S3_reg[19]~73  = CARRY((!stock_S3_reg[19] & !\stock_S3_reg[18]~71 ))

	.dataa(stock_S3_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[18]~71 ),
	.combout(\stock_S3_reg[19]~72_combout ),
	.cout(\stock_S3_reg[19]~73 ));
// synopsys translate_off
defparam \stock_S3_reg[19]~72 .lut_mask = 16'hA505;
defparam \stock_S3_reg[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N7
dffeas \stock_S3_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[19] .is_wysiwyg = "true";
defparam \stock_S3_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneiv_lcell_comb \stock_S3_reg[20]~74 (
// Equation(s):
// \stock_S3_reg[20]~74_combout  = (stock_S3_reg[20] & ((GND) # (!\stock_S3_reg[19]~73 ))) # (!stock_S3_reg[20] & (\stock_S3_reg[19]~73  $ (GND)))
// \stock_S3_reg[20]~75  = CARRY((stock_S3_reg[20]) # (!\stock_S3_reg[19]~73 ))

	.dataa(gnd),
	.datab(stock_S3_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[19]~73 ),
	.combout(\stock_S3_reg[20]~74_combout ),
	.cout(\stock_S3_reg[20]~75 ));
// synopsys translate_off
defparam \stock_S3_reg[20]~74 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneiv_lcell_comb \stock_S3_reg[20]~feeder (
// Equation(s):
// \stock_S3_reg[20]~feeder_combout  = \stock_S3_reg[20]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\stock_S3_reg[20]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S3_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[20]~feeder .lut_mask = 16'hF0F0;
defparam \stock_S3_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N23
dffeas \stock_S3_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[20] .is_wysiwyg = "true";
defparam \stock_S3_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
cycloneiv_lcell_comb \stock_S3_reg[21]~76 (
// Equation(s):
// \stock_S3_reg[21]~76_combout  = (stock_S3_reg[21] & (\stock_S3_reg[20]~75  & VCC)) # (!stock_S3_reg[21] & (!\stock_S3_reg[20]~75 ))
// \stock_S3_reg[21]~77  = CARRY((!stock_S3_reg[21] & !\stock_S3_reg[20]~75 ))

	.dataa(stock_S3_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[20]~75 ),
	.combout(\stock_S3_reg[21]~76_combout ),
	.cout(\stock_S3_reg[21]~77 ));
// synopsys translate_off
defparam \stock_S3_reg[21]~76 .lut_mask = 16'hA505;
defparam \stock_S3_reg[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N11
dffeas \stock_S3_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[21] .is_wysiwyg = "true";
defparam \stock_S3_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneiv_lcell_comb \stock_S3_reg[22]~78 (
// Equation(s):
// \stock_S3_reg[22]~78_combout  = (stock_S3_reg[22] & ((GND) # (!\stock_S3_reg[21]~77 ))) # (!stock_S3_reg[22] & (\stock_S3_reg[21]~77  $ (GND)))
// \stock_S3_reg[22]~79  = CARRY((stock_S3_reg[22]) # (!\stock_S3_reg[21]~77 ))

	.dataa(stock_S3_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[21]~77 ),
	.combout(\stock_S3_reg[22]~78_combout ),
	.cout(\stock_S3_reg[22]~79 ));
// synopsys translate_off
defparam \stock_S3_reg[22]~78 .lut_mask = 16'h5AAF;
defparam \stock_S3_reg[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneiv_lcell_comb \stock_S3_reg[22]~feeder (
// Equation(s):
// \stock_S3_reg[22]~feeder_combout  = \stock_S3_reg[22]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\stock_S3_reg[22]~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S3_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[22]~feeder .lut_mask = 16'hF0F0;
defparam \stock_S3_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N17
dffeas \stock_S3_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[22] .is_wysiwyg = "true";
defparam \stock_S3_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
cycloneiv_lcell_comb \stock_S3_reg[23]~80 (
// Equation(s):
// \stock_S3_reg[23]~80_combout  = (stock_S3_reg[23] & (\stock_S3_reg[22]~79  & VCC)) # (!stock_S3_reg[23] & (!\stock_S3_reg[22]~79 ))
// \stock_S3_reg[23]~81  = CARRY((!stock_S3_reg[23] & !\stock_S3_reg[22]~79 ))

	.dataa(gnd),
	.datab(stock_S3_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[22]~79 ),
	.combout(\stock_S3_reg[23]~80_combout ),
	.cout(\stock_S3_reg[23]~81 ));
// synopsys translate_off
defparam \stock_S3_reg[23]~80 .lut_mask = 16'hC303;
defparam \stock_S3_reg[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N15
dffeas \stock_S3_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[23] .is_wysiwyg = "true";
defparam \stock_S3_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
cycloneiv_lcell_comb \stock_S3_reg[24]~82 (
// Equation(s):
// \stock_S3_reg[24]~82_combout  = (stock_S3_reg[24] & ((GND) # (!\stock_S3_reg[23]~81 ))) # (!stock_S3_reg[24] & (\stock_S3_reg[23]~81  $ (GND)))
// \stock_S3_reg[24]~83  = CARRY((stock_S3_reg[24]) # (!\stock_S3_reg[23]~81 ))

	.dataa(gnd),
	.datab(stock_S3_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[23]~81 ),
	.combout(\stock_S3_reg[24]~82_combout ),
	.cout(\stock_S3_reg[24]~83 ));
// synopsys translate_off
defparam \stock_S3_reg[24]~82 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N1
dffeas \stock_S3_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\stock_S3_reg[24]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[24] .is_wysiwyg = "true";
defparam \stock_S3_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneiv_lcell_comb \stock_S3_reg[25]~84 (
// Equation(s):
// \stock_S3_reg[25]~84_combout  = (stock_S3_reg[25] & (\stock_S3_reg[24]~83  & VCC)) # (!stock_S3_reg[25] & (!\stock_S3_reg[24]~83 ))
// \stock_S3_reg[25]~85  = CARRY((!stock_S3_reg[25] & !\stock_S3_reg[24]~83 ))

	.dataa(gnd),
	.datab(stock_S3_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[24]~83 ),
	.combout(\stock_S3_reg[25]~84_combout ),
	.cout(\stock_S3_reg[25]~85 ));
// synopsys translate_off
defparam \stock_S3_reg[25]~84 .lut_mask = 16'hC303;
defparam \stock_S3_reg[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N19
dffeas \stock_S3_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[25] .is_wysiwyg = "true";
defparam \stock_S3_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneiv_lcell_comb \stock_S3_reg[26]~86 (
// Equation(s):
// \stock_S3_reg[26]~86_combout  = (stock_S3_reg[26] & ((GND) # (!\stock_S3_reg[25]~85 ))) # (!stock_S3_reg[26] & (\stock_S3_reg[25]~85  $ (GND)))
// \stock_S3_reg[26]~87  = CARRY((stock_S3_reg[26]) # (!\stock_S3_reg[25]~85 ))

	.dataa(gnd),
	.datab(stock_S3_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[25]~85 ),
	.combout(\stock_S3_reg[26]~86_combout ),
	.cout(\stock_S3_reg[26]~87 ));
// synopsys translate_off
defparam \stock_S3_reg[26]~86 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N21
dffeas \stock_S3_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[26] .is_wysiwyg = "true";
defparam \stock_S3_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneiv_lcell_comb \stock_S3_reg[27]~88 (
// Equation(s):
// \stock_S3_reg[27]~88_combout  = (stock_S3_reg[27] & (\stock_S3_reg[26]~87  & VCC)) # (!stock_S3_reg[27] & (!\stock_S3_reg[26]~87 ))
// \stock_S3_reg[27]~89  = CARRY((!stock_S3_reg[27] & !\stock_S3_reg[26]~87 ))

	.dataa(stock_S3_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[26]~87 ),
	.combout(\stock_S3_reg[27]~88_combout ),
	.cout(\stock_S3_reg[27]~89 ));
// synopsys translate_off
defparam \stock_S3_reg[27]~88 .lut_mask = 16'hA505;
defparam \stock_S3_reg[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \stock_S3_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[27] .is_wysiwyg = "true";
defparam \stock_S3_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
cycloneiv_lcell_comb \stock_S3_reg[28]~90 (
// Equation(s):
// \stock_S3_reg[28]~90_combout  = (stock_S3_reg[28] & ((GND) # (!\stock_S3_reg[27]~89 ))) # (!stock_S3_reg[28] & (\stock_S3_reg[27]~89  $ (GND)))
// \stock_S3_reg[28]~91  = CARRY((stock_S3_reg[28]) # (!\stock_S3_reg[27]~89 ))

	.dataa(gnd),
	.datab(stock_S3_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[27]~89 ),
	.combout(\stock_S3_reg[28]~90_combout ),
	.cout(\stock_S3_reg[28]~91 ));
// synopsys translate_off
defparam \stock_S3_reg[28]~90 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N25
dffeas \stock_S3_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[28] .is_wysiwyg = "true";
defparam \stock_S3_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
cycloneiv_lcell_comb \stock_S3_reg[29]~92 (
// Equation(s):
// \stock_S3_reg[29]~92_combout  = (stock_S3_reg[29] & (\stock_S3_reg[28]~91  & VCC)) # (!stock_S3_reg[29] & (!\stock_S3_reg[28]~91 ))
// \stock_S3_reg[29]~93  = CARRY((!stock_S3_reg[29] & !\stock_S3_reg[28]~91 ))

	.dataa(stock_S3_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[28]~91 ),
	.combout(\stock_S3_reg[29]~92_combout ),
	.cout(\stock_S3_reg[29]~93 ));
// synopsys translate_off
defparam \stock_S3_reg[29]~92 .lut_mask = 16'hA505;
defparam \stock_S3_reg[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N27
dffeas \stock_S3_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[29] .is_wysiwyg = "true";
defparam \stock_S3_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
cycloneiv_lcell_comb \stock_S3_reg[30]~94 (
// Equation(s):
// \stock_S3_reg[30]~94_combout  = (stock_S3_reg[30] & ((GND) # (!\stock_S3_reg[29]~93 ))) # (!stock_S3_reg[30] & (\stock_S3_reg[29]~93  $ (GND)))
// \stock_S3_reg[30]~95  = CARRY((stock_S3_reg[30]) # (!\stock_S3_reg[29]~93 ))

	.dataa(gnd),
	.datab(stock_S3_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S3_reg[29]~93 ),
	.combout(\stock_S3_reg[30]~94_combout ),
	.cout(\stock_S3_reg[30]~95 ));
// synopsys translate_off
defparam \stock_S3_reg[30]~94 .lut_mask = 16'h3CCF;
defparam \stock_S3_reg[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N29
dffeas \stock_S3_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[30] .is_wysiwyg = "true";
defparam \stock_S3_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N30
cycloneiv_lcell_comb \stock_S3_reg[31]~96 (
// Equation(s):
// \stock_S3_reg[31]~96_combout  = stock_S3_reg[31] $ (!\stock_S3_reg[30]~95 )

	.dataa(stock_S3_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S3_reg[30]~95 ),
	.combout(\stock_S3_reg[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[31]~96 .lut_mask = 16'hA5A5;
defparam \stock_S3_reg[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N31
dffeas \stock_S3_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S3_reg[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S3_reg[31]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S3_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S3_reg[31] .is_wysiwyg = "true";
defparam \stock_S3_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
cycloneiv_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (stock_S3_reg[2]) # (((stock_S3_reg[1]) # (stock_S3_reg[3])) # (!stock_S3_reg[0]))

	.dataa(stock_S3_reg[2]),
	.datab(stock_S3_reg[0]),
	.datac(stock_S3_reg[1]),
	.datad(stock_S3_reg[3]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'hFFFB;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneiv_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (stock_S3_reg[7]) # ((stock_S3_reg[5]) # ((stock_S3_reg[6]) # (stock_S3_reg[4])))

	.dataa(stock_S3_reg[7]),
	.datab(stock_S3_reg[5]),
	.datac(stock_S3_reg[6]),
	.datad(stock_S3_reg[4]),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'hFFFE;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneiv_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (stock_S3_reg[10]) # ((stock_S3_reg[9]) # ((stock_S3_reg[8]) # (stock_S3_reg[11])))

	.dataa(stock_S3_reg[10]),
	.datab(stock_S3_reg[9]),
	.datac(stock_S3_reg[8]),
	.datad(stock_S3_reg[11]),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'hFFFE;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
cycloneiv_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (stock_S3_reg[15]) # ((stock_S3_reg[12]) # ((stock_S3_reg[13]) # (stock_S3_reg[14])))

	.dataa(stock_S3_reg[15]),
	.datab(stock_S3_reg[12]),
	.datac(stock_S3_reg[13]),
	.datad(stock_S3_reg[14]),
	.cin(gnd),
	.combout(\LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'hFFFE;
defparam \LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneiv_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (\LessThan3~0_combout ) # ((\LessThan3~1_combout ) # ((\LessThan3~2_combout ) # (\LessThan3~3_combout )))

	.dataa(\LessThan3~0_combout ),
	.datab(\LessThan3~1_combout ),
	.datac(\LessThan3~2_combout ),
	.datad(\LessThan3~3_combout ),
	.cin(gnd),
	.combout(\LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = 16'hFFFE;
defparam \LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N0
cycloneiv_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = (stock_S3_reg[20]) # ((stock_S3_reg[23]) # ((stock_S3_reg[21]) # (stock_S3_reg[22])))

	.dataa(stock_S3_reg[20]),
	.datab(stock_S3_reg[23]),
	.datac(stock_S3_reg[21]),
	.datad(stock_S3_reg[22]),
	.cin(gnd),
	.combout(\LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = 16'hFFFE;
defparam \LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N6
cycloneiv_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (stock_S3_reg[17]) # ((stock_S3_reg[18]) # ((stock_S3_reg[16]) # (stock_S3_reg[19])))

	.dataa(stock_S3_reg[17]),
	.datab(stock_S3_reg[18]),
	.datac(stock_S3_reg[16]),
	.datad(stock_S3_reg[19]),
	.cin(gnd),
	.combout(\LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'hFFFE;
defparam \LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneiv_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = (stock_S3_reg[24]) # ((stock_S3_reg[27]) # ((stock_S3_reg[26]) # (stock_S3_reg[25])))

	.dataa(stock_S3_reg[24]),
	.datab(stock_S3_reg[27]),
	.datac(stock_S3_reg[26]),
	.datad(stock_S3_reg[25]),
	.cin(gnd),
	.combout(\LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'hFFFE;
defparam \LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneiv_lcell_comb \LessThan3~8 (
// Equation(s):
// \LessThan3~8_combout  = (stock_S3_reg[30]) # ((stock_S3_reg[29]) # ((stock_S3_reg[28]) # (\LessThan3~7_combout )))

	.dataa(stock_S3_reg[30]),
	.datab(stock_S3_reg[29]),
	.datac(stock_S3_reg[28]),
	.datad(\LessThan3~7_combout ),
	.cin(gnd),
	.combout(\LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~8 .lut_mask = 16'hFFFE;
defparam \LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneiv_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_combout  = (\LessThan3~4_combout ) # ((\LessThan3~6_combout ) # ((\LessThan3~5_combout ) # (\LessThan3~8_combout )))

	.dataa(\LessThan3~4_combout ),
	.datab(\LessThan3~6_combout ),
	.datac(\LessThan3~5_combout ),
	.datad(\LessThan3~8_combout ),
	.cin(gnd),
	.combout(\LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'hFFFE;
defparam \LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneiv_lcell_comb \stock_S3_reg[31]~31 (
// Equation(s):
// \stock_S3_reg[31]~31_combout  = (!stock_S3_reg[31] & (choice_reg[2] & \LessThan3~9_combout ))

	.dataa(stock_S3_reg[31]),
	.datab(gnd),
	.datac(choice_reg[2]),
	.datad(\LessThan3~9_combout ),
	.cin(gnd),
	.combout(\stock_S3_reg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S3_reg[31]~31 .lut_mask = 16'h5000;
defparam \stock_S3_reg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
cycloneiv_lcell_comb \D[0]~4 (
// Equation(s):
// \D[0]~4_combout  = (choice_reg[2] & (!choice_reg[0] & ((!\stock_S3_reg[31]~31_combout )))) # (!choice_reg[2] & (((!choice_reg[0] & !\stock_S3_reg[31]~31_combout )) # (!\LessThan5~0_combout )))

	.dataa(choice_reg[2]),
	.datab(choice_reg[0]),
	.datac(\LessThan5~0_combout ),
	.datad(\stock_S3_reg[31]~31_combout ),
	.cin(gnd),
	.combout(\D[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~4 .lut_mask = 16'h0537;
defparam \D[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
cycloneiv_lcell_comb \D[0]~5 (
// Equation(s):
// \D[0]~5_combout  = (choice_reg[1] & (\LessThan6~10_combout  & (\D[0]~3_combout ))) # (!choice_reg[1] & ((\D[0]~4_combout ) # ((\LessThan6~10_combout  & \D[0]~3_combout ))))

	.dataa(choice_reg[1]),
	.datab(\LessThan6~10_combout ),
	.datac(\D[0]~3_combout ),
	.datad(\D[0]~4_combout ),
	.cin(gnd),
	.combout(\D[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~5 .lut_mask = 16'hD5C0;
defparam \D[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
cycloneiv_lcell_comb \D[0]~6 (
// Equation(s):
// \D[0]~6_combout  = ((!\D[0]~1_combout  & (!\D[0]~2_combout  & !\D[0]~5_combout ))) # (!\CSTATE.salgado_dispensation~q )

	.dataa(\D[0]~1_combout ),
	.datab(\CSTATE.salgado_dispensation~q ),
	.datac(\D[0]~2_combout ),
	.datad(\D[0]~5_combout ),
	.cin(gnd),
	.combout(\D[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~6 .lut_mask = 16'h3337;
defparam \D[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N15
dffeas \D[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[0]~reg0 .is_wysiwyg = "true";
defparam \D[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
cycloneiv_lcell_comb \D~7 (
// Equation(s):
// \D~7_combout  = (choice_reg[1] & \CSTATE.salgado_dispensation~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(choice_reg[1]),
	.datad(\CSTATE.salgado_dispensation~q ),
	.cin(gnd),
	.combout(\D~7_combout ),
	.cout());
// synopsys translate_off
defparam \D~7 .lut_mask = 16'hF000;
defparam \D~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \D[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[1]~reg0 .is_wysiwyg = "true";
defparam \D[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
cycloneiv_lcell_comb \D~8 (
// Equation(s):
// \D~8_combout  = (!choice_reg[1] & ((choice_reg[2]) # (!choice_reg[0])))

	.dataa(choice_reg[2]),
	.datab(gnd),
	.datac(choice_reg[1]),
	.datad(choice_reg[0]),
	.cin(gnd),
	.combout(\D~8_combout ),
	.cout());
// synopsys translate_off
defparam \D~8 .lut_mask = 16'h0A0F;
defparam \D~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N1
dffeas \D[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CSTATE.salgado_dispensation~q ),
	.sload(gnd),
	.ena(\D[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[2]~reg0 .is_wysiwyg = "true";
defparam \D[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N10
cycloneiv_lcell_comb \ESTQ~2 (
// Equation(s):
// \ESTQ~2_combout  = (choice_reg[0] & (((!\LessThan5~0_combout  & !choice_reg[1])))) # (!choice_reg[0] & (\LessThan6~10_combout  & ((choice_reg[1]))))

	.dataa(\LessThan6~10_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(choice_reg[0]),
	.datad(choice_reg[1]),
	.cin(gnd),
	.combout(\ESTQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ESTQ~2 .lut_mask = 16'h0A30;
defparam \ESTQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N24
cycloneiv_lcell_comb \ESTQ~5 (
// Equation(s):
// \ESTQ~5_combout  = (!\CSTATE.INIT_STATE~q  & (!choice_reg[2] & \ESTQ~2_combout ))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(choice_reg[2]),
	.datac(gnd),
	.datad(\ESTQ~2_combout ),
	.cin(gnd),
	.combout(\ESTQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \ESTQ~5 .lut_mask = 16'h1100;
defparam \ESTQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
cycloneiv_lcell_comb \ESTQ~3 (
// Equation(s):
// \ESTQ~3_combout  = (!\CSTATE.INIT_STATE~q  & !choice_reg[2])

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(choice_reg[2]),
	.cin(gnd),
	.combout(\ESTQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \ESTQ~3 .lut_mask = 16'h0055;
defparam \ESTQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneiv_lcell_comb \ESTQ~4 (
// Equation(s):
// \ESTQ~4_combout  = (\LessThan5~0_combout ) # (((choice_reg[1]) # (!choice_reg[0])) # (!\ESTQ~3_combout ))

	.dataa(\LessThan5~0_combout ),
	.datab(\ESTQ~3_combout ),
	.datac(choice_reg[1]),
	.datad(choice_reg[0]),
	.cin(gnd),
	.combout(\ESTQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \ESTQ~4 .lut_mask = 16'hFBFF;
defparam \ESTQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign P[0] = \P[0]~output_o ;

assign P[1] = \P[1]~output_o ;

assign P[2] = \P[2]~output_o ;

assign P[3] = \P[3]~output_o ;

assign P[4] = \P[4]~output_o ;

assign P[5] = \P[5]~output_o ;

assign P[6] = \P[6]~output_o ;

assign P[7] = \P[7]~output_o ;

assign P[8] = \P[8]~output_o ;

assign E[0] = \E[0]~output_o ;

assign E[1] = \E[1]~output_o ;

assign E[2] = \E[2]~output_o ;

assign E[3] = \E[3]~output_o ;

assign E[4] = \E[4]~output_o ;

assign E[5] = \E[5]~output_o ;

assign E[6] = \E[6]~output_o ;

assign E[7] = \E[7]~output_o ;

assign E[8] = \E[8]~output_o ;

assign D[0] = \D[0]~output_o ;

assign D[1] = \D[1]~output_o ;

assign D[2] = \D[2]~output_o ;

assign ESTQ[0] = \ESTQ[0]~output_o ;

assign ESTQ[1] = \ESTQ[1]~output_o ;

assign ESTQ[2] = \ESTQ[2]~output_o ;

assign ESTQ[3] = \ESTQ[3]~output_o ;

assign ESTQ[4] = \ESTQ[4]~output_o ;

assign ESTQ[5] = \ESTQ[5]~output_o ;

assign ESTQ[6] = \ESTQ[6]~output_o ;

assign ESTQ[7] = \ESTQ[7]~output_o ;

assign ESTQ[8] = \ESTQ[8]~output_o ;

endmodule
