// ===========================================================================
// This file is autogenerated, please DO NOT modify!
//
// Generated on  2023-04-18 13:27:19
// by user:      developer
// on machine:   swtools
// CWD:          /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/inc
// Commandline:  /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40082400 -dat_sz 32 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDM32regs.txt
// C&P friendly: /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40082400 -dat_sz 32 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDM32regs.txt
//
// Relevant file version(s):
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: 0d11a0ea4ba55ba3ef648be18aeec231d5314753
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/MDM32regs.txt
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: 57fdfd4f19253aa2bc14130ccd6adb33b44e9c5e
//
// ===========================================================================


#ifndef __MDM32_REGS_H
#define __MDM32_REGS_H

#ifndef __HW_TYPES_H__ 
  #ifndef HWREG
    #define HWREG(x) (*((volatile unsigned long *)(x)))
  #endif
#endif
#define MDM32_BASE 0x40082400UL
#define RF24_MDM32_BASE 0x40082400UL
// --------------------------------------------------------------
// FWSRC_ENABLE
// 
#define MDM32_FWSRC_ENABLE_ADR (MDM32_BASE + 0x0000UL)
static volatile unsigned long* const SP_MDM32_FWSRC_ENABLE = (unsigned long*) MDM32_FWSRC_ENABLE_ADR;
#define S_MDM32_FWSRC_ENABLE (*SP_MDM32_FWSRC_ENABLE)
#define RF24_MDM32_O_FWSRC_ENABLE                  0
// bitfield: FWSRC_ENABLE_DATARAM
#define MDM32_FWSRC_ENABLE_DATARAM                     18UL
#define RF24_MDM32_FWSRC_ENABLE_DATARAM_S        18UL
#define MDM32_FWSRC_ENABLE_DATARAM_BM                  0x00040000UL
#define RF24_MDM32_FWSRC_ENABLE_DATARAM_M        0x00040000UL
// enums for bitfield FWSRC_ENABLE_DATARAM (width: 1)UL
#define MDM32_FWSRC_ENABLE_DATARAM_MDMRAM              0x0UL
#define MDM32_FWSRC_ENABLE_DATARAM_S2RRAM              0x1UL
// bitfield: FWSRC_ENABLE_FWRAM
#define MDM32_FWSRC_ENABLE_FWRAM                       17UL
#define RF24_MDM32_FWSRC_ENABLE_FWRAM_S          17UL
#define MDM32_FWSRC_ENABLE_FWRAM_BM                    0x00020000UL
#define RF24_MDM32_FWSRC_ENABLE_FWRAM_M          0x00020000UL
// enums for bitfield FWSRC_ENABLE_FWRAM (width: 1)UL
#define MDM32_FWSRC_ENABLE_FWRAM_MDMRAM                0x0UL
#define MDM32_FWSRC_ENABLE_FWRAM_S2RRAM                0x1UL
// bitfield: FWSRC_ENABLE_BANK
#define MDM32_FWSRC_ENABLE_BANK                        16UL
#define RF24_MDM32_FWSRC_ENABLE_BANK_S           16UL
#define MDM32_FWSRC_ENABLE_BANK_BM                     0x00010000UL
#define RF24_MDM32_FWSRC_ENABLE_BANK_M           0x00010000UL
// enums for bitfield FWSRC_ENABLE_BANK (width: 1)UL
#define MDM32_FWSRC_ENABLE_BANK_ZERO                   0x0UL
#define MDM32_FWSRC_ENABLE_BANK_ONE                    0x1UL
// bitfield: FWSRC_ENABLE_ADCDIG
#define MDM32_FWSRC_ENABLE_ADCDIG                      5UL
#define RF24_MDM32_FWSRC_ENABLE_ADCDIG_S         5UL
#define MDM32_FWSRC_ENABLE_ADCDIG_BM                   0x00000020UL
#define RF24_MDM32_FWSRC_ENABLE_ADCDIG_M         0x00000020UL
// enums for bitfield FWSRC_ENABLE_ADCDIG (width: 1)UL
#define MDM32_FWSRC_ENABLE_ADCDIG_DIS                  0x0UL
#define MDM32_FWSRC_ENABLE_ADCDIG_EN                   0x1UL
// bitfield: FWSRC_ENABLE_DEMODULATOR
#define MDM32_FWSRC_ENABLE_DEMODULATOR                 4UL
#define RF24_MDM32_FWSRC_ENABLE_DEMODULATOR_S    4UL
#define MDM32_FWSRC_ENABLE_DEMODULATOR_BM              0x00000010UL
#define RF24_MDM32_FWSRC_ENABLE_DEMODULATOR_M    0x00000010UL
// enums for bitfield FWSRC_ENABLE_DEMODULATOR (width: 1)UL
#define MDM32_FWSRC_ENABLE_DEMODULATOR_DIS             0x0UL
#define MDM32_FWSRC_ENABLE_DEMODULATOR_EN              0x1UL
// bitfield: FWSRC_ENABLE_MODULATOR
#define MDM32_FWSRC_ENABLE_MODULATOR                   3UL
#define RF24_MDM32_FWSRC_ENABLE_MODULATOR_S      3UL
#define MDM32_FWSRC_ENABLE_MODULATOR_BM                0x00000008UL
#define RF24_MDM32_FWSRC_ENABLE_MODULATOR_M      0x00000008UL
// enums for bitfield FWSRC_ENABLE_MODULATOR (width: 1)UL
#define MDM32_FWSRC_ENABLE_MODULATOR_DIS               0x0UL
#define MDM32_FWSRC_ENABLE_MODULATOR_EN                0x1UL
// bitfield: FWSRC_ENABLE_TIMEBASE
#define MDM32_FWSRC_ENABLE_TIMEBASE                    2UL
#define RF24_MDM32_FWSRC_ENABLE_TIMEBASE_S       2UL
#define MDM32_FWSRC_ENABLE_TIMEBASE_BM                 0x00000004UL
#define RF24_MDM32_FWSRC_ENABLE_TIMEBASE_M       0x00000004UL
// enums for bitfield FWSRC_ENABLE_TIMEBASE (width: 1)UL
#define MDM32_FWSRC_ENABLE_TIMEBASE_DIS                0x0UL
#define MDM32_FWSRC_ENABLE_TIMEBASE_EN                 0x1UL
// bitfield: FWSRC_ENABLE_TXRXFIFO
#define MDM32_FWSRC_ENABLE_TXRXFIFO                    1UL
#define RF24_MDM32_FWSRC_ENABLE_TXRXFIFO_S       1UL
#define MDM32_FWSRC_ENABLE_TXRXFIFO_BM                 0x00000002UL
#define RF24_MDM32_FWSRC_ENABLE_TXRXFIFO_M       0x00000002UL
// enums for bitfield FWSRC_ENABLE_TXRXFIFO (width: 1)UL
#define MDM32_FWSRC_ENABLE_TXRXFIFO_DIS                0x0UL
#define MDM32_FWSRC_ENABLE_TXRXFIFO_EN                 0x1UL
// bitfield: FWSRC_ENABLE_TOPSM
#define MDM32_FWSRC_ENABLE_TOPSM                       0UL
#define RF24_MDM32_FWSRC_ENABLE_TOPSM_S          0UL
#define MDM32_FWSRC_ENABLE_TOPSM_BM                    0x00000001UL
#define RF24_MDM32_FWSRC_ENABLE_TOPSM_M          0x00000001UL
// enums for bitfield FWSRC_ENABLE_TOPSM (width: 1)UL
#define MDM32_FWSRC_ENABLE_TOPSM_DIS                   0x0UL
#define MDM32_FWSRC_ENABLE_TOPSM_EN                    0x1UL
// --------------------------------------------------------------
// INIT
// 
#define MDM32_INIT_ADR (MDM32_BASE + 0x0004UL)
static volatile unsigned long* const SP_MDM32_INIT = (unsigned long*) MDM32_INIT_ADR;
#define S_MDM32_INIT (*SP_MDM32_INIT)
#define RF24_MDM32_O_INIT                          4
// bitfield: INIT_ADCDIG
#define MDM32_INIT_ADCDIG                              5UL
#define RF24_MDM32_INIT_ADCDIG_S                 5UL
#define MDM32_INIT_ADCDIG_BM                           0x00000020UL
#define RF24_MDM32_INIT_ADCDIG_M                 0x00000020UL
// enums for bitfield INIT_ADCDIG (width: 1)UL
#define MDM32_INIT_ADCDIG_NO_EFFECT                    0x0UL
#define MDM32_INIT_ADCDIG_RESET                        0x1UL
// bitfield: INIT_DEMODULATOR
#define MDM32_INIT_DEMODULATOR                         4UL
#define RF24_MDM32_INIT_DEMODULATOR_S            4UL
#define MDM32_INIT_DEMODULATOR_BM                      0x00000010UL
#define RF24_MDM32_INIT_DEMODULATOR_M            0x00000010UL
// enums for bitfield INIT_DEMODULATOR (width: 1)UL
#define MDM32_INIT_DEMODULATOR_NO_EFFECT               0x0UL
#define MDM32_INIT_DEMODULATOR_RESET                   0x1UL
// bitfield: INIT_MODULATOR
#define MDM32_INIT_MODULATOR                           3UL
#define RF24_MDM32_INIT_MODULATOR_S              3UL
#define MDM32_INIT_MODULATOR_BM                        0x00000008UL
#define RF24_MDM32_INIT_MODULATOR_M              0x00000008UL
// enums for bitfield INIT_MODULATOR (width: 1)UL
#define MDM32_INIT_MODULATOR_NO_EFFECT                 0x0UL
#define MDM32_INIT_MODULATOR_RESET                     0x1UL
// bitfield: INIT_TIMEBASE
#define MDM32_INIT_TIMEBASE                            2UL
#define RF24_MDM32_INIT_TIMEBASE_S               2UL
#define MDM32_INIT_TIMEBASE_BM                         0x00000004UL
#define RF24_MDM32_INIT_TIMEBASE_M               0x00000004UL
// enums for bitfield INIT_TIMEBASE (width: 1)UL
#define MDM32_INIT_TIMEBASE_NO_EFFECT                  0x0UL
#define MDM32_INIT_TIMEBASE_RESET                      0x1UL
// bitfield: INIT_TXRXFIFO
#define MDM32_INIT_TXRXFIFO                            1UL
#define RF24_MDM32_INIT_TXRXFIFO_S               1UL
#define MDM32_INIT_TXRXFIFO_BM                         0x00000002UL
#define RF24_MDM32_INIT_TXRXFIFO_M               0x00000002UL
// enums for bitfield INIT_TXRXFIFO (width: 1)UL
#define MDM32_INIT_TXRXFIFO_NO_EFFECT                  0x0UL
#define MDM32_INIT_TXRXFIFO_RESET                      0x1UL
// bitfield: INIT_TOPSM
#define MDM32_INIT_TOPSM                               0UL
#define RF24_MDM32_INIT_TOPSM_S                  0UL
#define MDM32_INIT_TOPSM_BM                            0x00000001UL
#define RF24_MDM32_INIT_TOPSM_M                  0x00000001UL
// enums for bitfield INIT_TOPSM (width: 1)UL
#define MDM32_INIT_TOPSM_NO_EFFECT                     0x0UL
#define MDM32_INIT_TOPSM_RESET                         0x1UL
// --------------------------------------------------------------
// DEMENABLE1_DEMENABLE0
// 
#define MDM32_DEMENABLE1_DEMENABLE0_ADR (MDM32_BASE + 0x0008UL)
static volatile unsigned long* const SP_MDM32_DEMENABLE1_DEMENABLE0 = (unsigned long*) MDM32_DEMENABLE1_DEMENABLE0_ADR;
#define S_MDM32_DEMENABLE1_DEMENABLE0 (*SP_MDM32_DEMENABLE1_DEMENABLE0)
#define RF24_MDM32_O_DEMENABLE1_DEMENABLE0         8
// bitfield: DEMENABLE1_DEMENABLE0_VITE
#define MDM32_DEMENABLE1_DEMENABLE0_VITE               29UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_VITE_S  29UL
#define MDM32_DEMENABLE1_DEMENABLE0_VITE_BM            0x20000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_VITE_M  0x20000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_VITE (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_VITE_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_VITE_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_MLSE
#define MDM32_DEMENABLE1_DEMENABLE0_MLSE               28UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MLSE_S  28UL
#define MDM32_DEMENABLE1_DEMENABLE0_MLSE_BM            0x10000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MLSE_M  0x10000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_MLSE (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_MLSE_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_MLSE_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_SOFD
#define MDM32_DEMENABLE1_DEMENABLE0_SOFD               27UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_SOFD_S  27UL
#define MDM32_DEMENABLE1_DEMENABLE0_SOFD_BM            0x08000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_SOFD_M  0x08000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_SOFD (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_SOFD_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_SOFD_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_SWQU
#define MDM32_DEMENABLE1_DEMENABLE0_SWQU               26UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_SWQU_S  26UL
#define MDM32_DEMENABLE1_DEMENABLE0_SWQU_BM            0x04000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_SWQU_M  0x04000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_SWQU (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_SWQU_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_SWQU_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_MAFC
#define MDM32_DEMENABLE1_DEMENABLE0_MAFC               25UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MAFC_S  25UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFC_BM            0x02000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MAFC_M  0x02000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_MAFC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_MAFI
#define MDM32_DEMENABLE1_DEMENABLE0_MAFI               24UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MAFI_S  24UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFI_BM            0x01000000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MAFI_M  0x01000000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_MAFI (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFI_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_MAFI_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_FIFE
#define MDM32_DEMENABLE1_DEMENABLE0_FIFE               23UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FIFE_S  23UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIFE_BM            0x00800000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FIFE_M  0x00800000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_FIFE (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIFE_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIFE_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_PDIF
#define MDM32_DEMENABLE1_DEMENABLE0_PDIF               22UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_PDIF_S  22UL
#define MDM32_DEMENABLE1_DEMENABLE0_PDIF_BM            0x00400000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_PDIF_M  0x00400000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_PDIF (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_PDIF_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_PDIF_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_CA2P
#define MDM32_DEMENABLE1_DEMENABLE0_CA2P               21UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CA2P_S  21UL
#define MDM32_DEMENABLE1_DEMENABLE0_CA2P_BM            0x00200000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CA2P_M  0x00200000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_CA2P (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_CA2P_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_CA2P_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_C1BE
#define MDM32_DEMENABLE1_DEMENABLE0_C1BE               20UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_C1BE_S  20UL
#define MDM32_DEMENABLE1_DEMENABLE0_C1BE_BM            0x00100000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_C1BE_M  0x00100000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_C1BE (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_C1BE_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_C1BE_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_LQIE
#define MDM32_DEMENABLE1_DEMENABLE0_LQIE               19UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_LQIE_S  19UL
#define MDM32_DEMENABLE1_DEMENABLE0_LQIE_BM            0x00080000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_LQIE_M  0x00080000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_LQIE (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_LQIE_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_LQIE_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_F4BA
#define MDM32_DEMENABLE1_DEMENABLE0_F4BA               18UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_F4BA_S  18UL
#define MDM32_DEMENABLE1_DEMENABLE0_F4BA_BM            0x00040000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_F4BA_M  0x00040000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_F4BA (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_F4BA_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_F4BA_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_STIM
#define MDM32_DEMENABLE1_DEMENABLE0_STIM               17UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_STIM_S  17UL
#define MDM32_DEMENABLE1_DEMENABLE0_STIM_BM            0x00020000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_STIM_M  0x00020000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_STIM (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_STIM_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_STIM_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_DSBU
#define MDM32_DEMENABLE1_DEMENABLE0_DSBU               16UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_DSBU_S  16UL
#define MDM32_DEMENABLE1_DEMENABLE0_DSBU_BM            0x00010000UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_DSBU_M  0x00010000UL
// enums for bitfield DEMENABLE1_DEMENABLE0_DSBU (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_DSBU_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_DSBU_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_FRAC
#define MDM32_DEMENABLE1_DEMENABLE0_FRAC               8UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FRAC_S  8UL
#define MDM32_DEMENABLE1_DEMENABLE0_FRAC_BM            0x00000100UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FRAC_M  0x00000100UL
// enums for bitfield DEMENABLE1_DEMENABLE0_FRAC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_FRAC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_FRAC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_FIDC
#define MDM32_DEMENABLE1_DEMENABLE0_FIDC               7UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FIDC_S  7UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIDC_BM            0x00000080UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_FIDC_M  0x00000080UL
// enums for bitfield DEMENABLE1_DEMENABLE0_FIDC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIDC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_FIDC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_CHFI
#define MDM32_DEMENABLE1_DEMENABLE0_CHFI               6UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CHFI_S  6UL
#define MDM32_DEMENABLE1_DEMENABLE0_CHFI_BM            0x00000040UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CHFI_M  0x00000040UL
// enums for bitfield DEMENABLE1_DEMENABLE0_CHFI (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_CHFI_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_CHFI_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_BDEC
#define MDM32_DEMENABLE1_DEMENABLE0_BDEC               5UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_BDEC_S  5UL
#define MDM32_DEMENABLE1_DEMENABLE0_BDEC_BM            0x00000020UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_BDEC_M  0x00000020UL
// enums for bitfield DEMENABLE1_DEMENABLE0_BDEC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_BDEC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_BDEC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_IQMC
#define MDM32_DEMENABLE1_DEMENABLE0_IQMC               4UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_IQMC_S  4UL
#define MDM32_DEMENABLE1_DEMENABLE0_IQMC_BM            0x00000010UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_IQMC_M  0x00000010UL
// enums for bitfield DEMENABLE1_DEMENABLE0_IQMC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_IQMC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_IQMC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_MGE1
#define MDM32_DEMENABLE1_DEMENABLE0_MGE1               3UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MGE1_S  3UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE1_BM            0x00000008UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MGE1_M  0x00000008UL
// enums for bitfield DEMENABLE1_DEMENABLE0_MGE1 (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE1_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE1_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_MGE0
#define MDM32_DEMENABLE1_DEMENABLE0_MGE0               2UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MGE0_S  2UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE0_BM            0x00000004UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_MGE0_M  0x00000004UL
// enums for bitfield DEMENABLE1_DEMENABLE0_MGE0 (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE0_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_MGE0_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_CODC
#define MDM32_DEMENABLE1_DEMENABLE0_CODC               1UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CODC_S  1UL
#define MDM32_DEMENABLE1_DEMENABLE0_CODC_BM            0x00000002UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CODC_M  0x00000002UL
// enums for bitfield DEMENABLE1_DEMENABLE0_CODC (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_CODC_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_CODC_EN            0x1UL
// bitfield: DEMENABLE1_DEMENABLE0_CMIX
#define MDM32_DEMENABLE1_DEMENABLE0_CMIX               0UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CMIX_S  0UL
#define MDM32_DEMENABLE1_DEMENABLE0_CMIX_BM            0x00000001UL
#define RF24_MDM32_DEMENABLE1_DEMENABLE0_CMIX_M  0x00000001UL
// enums for bitfield DEMENABLE1_DEMENABLE0_CMIX (width: 1)UL
#define MDM32_DEMENABLE1_DEMENABLE0_CMIX_DIS           0x0UL
#define MDM32_DEMENABLE1_DEMENABLE0_CMIX_EN            0x1UL
// --------------------------------------------------------------
// DEMINIT1_DEMINIT0
// 
#define MDM32_DEMINIT1_DEMINIT0_ADR (MDM32_BASE + 0x000CUL)
static volatile unsigned long* const SP_MDM32_DEMINIT1_DEMINIT0 = (unsigned long*) MDM32_DEMINIT1_DEMINIT0_ADR;
#define S_MDM32_DEMINIT1_DEMINIT0 (*SP_MDM32_DEMINIT1_DEMINIT0)
#define RF24_MDM32_O_DEMINIT1_DEMINIT0             12
// bitfield: DEMINIT1_DEMINIT0_VITE
#define MDM32_DEMINIT1_DEMINIT0_VITE                   29UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_VITE_S      29UL
#define MDM32_DEMINIT1_DEMINIT0_VITE_BM                0x20000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_VITE_M      0x20000000UL
// enums for bitfield DEMINIT1_DEMINIT0_VITE (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_VITE_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_VITE_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_MLSE
#define MDM32_DEMINIT1_DEMINIT0_MLSE                   28UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MLSE_S      28UL
#define MDM32_DEMINIT1_DEMINIT0_MLSE_BM                0x10000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MLSE_M      0x10000000UL
// enums for bitfield DEMINIT1_DEMINIT0_MLSE (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_MLSE_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_MLSE_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_SOFD
#define MDM32_DEMINIT1_DEMINIT0_SOFD                   27UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_SOFD_S      27UL
#define MDM32_DEMINIT1_DEMINIT0_SOFD_BM                0x08000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_SOFD_M      0x08000000UL
// enums for bitfield DEMINIT1_DEMINIT0_SOFD (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_SOFD_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_SOFD_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_SWQU
#define MDM32_DEMINIT1_DEMINIT0_SWQU                   26UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_SWQU_S      26UL
#define MDM32_DEMINIT1_DEMINIT0_SWQU_BM                0x04000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_SWQU_M      0x04000000UL
// enums for bitfield DEMINIT1_DEMINIT0_SWQU (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_SWQU_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_SWQU_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_MAFC
#define MDM32_DEMINIT1_DEMINIT0_MAFC                   25UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MAFC_S      25UL
#define MDM32_DEMINIT1_DEMINIT0_MAFC_BM                0x02000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MAFC_M      0x02000000UL
// enums for bitfield DEMINIT1_DEMINIT0_MAFC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_MAFC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_MAFC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_MAFI
#define MDM32_DEMINIT1_DEMINIT0_MAFI                   24UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MAFI_S      24UL
#define MDM32_DEMINIT1_DEMINIT0_MAFI_BM                0x01000000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MAFI_M      0x01000000UL
// enums for bitfield DEMINIT1_DEMINIT0_MAFI (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_MAFI_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_MAFI_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_FIFE
#define MDM32_DEMINIT1_DEMINIT0_FIFE                   23UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FIFE_S      23UL
#define MDM32_DEMINIT1_DEMINIT0_FIFE_BM                0x00800000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FIFE_M      0x00800000UL
// enums for bitfield DEMINIT1_DEMINIT0_FIFE (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_FIFE_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_FIFE_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_PDIF
#define MDM32_DEMINIT1_DEMINIT0_PDIF                   22UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_PDIF_S      22UL
#define MDM32_DEMINIT1_DEMINIT0_PDIF_BM                0x00400000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_PDIF_M      0x00400000UL
// enums for bitfield DEMINIT1_DEMINIT0_PDIF (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_PDIF_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_PDIF_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_CA2P
#define MDM32_DEMINIT1_DEMINIT0_CA2P                   21UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CA2P_S      21UL
#define MDM32_DEMINIT1_DEMINIT0_CA2P_BM                0x00200000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CA2P_M      0x00200000UL
// enums for bitfield DEMINIT1_DEMINIT0_CA2P (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_CA2P_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_CA2P_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_C1BE
#define MDM32_DEMINIT1_DEMINIT0_C1BE                   20UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_C1BE_S      20UL
#define MDM32_DEMINIT1_DEMINIT0_C1BE_BM                0x00100000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_C1BE_M      0x00100000UL
// enums for bitfield DEMINIT1_DEMINIT0_C1BE (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_C1BE_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_C1BE_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_LQIE
#define MDM32_DEMINIT1_DEMINIT0_LQIE                   19UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_LQIE_S      19UL
#define MDM32_DEMINIT1_DEMINIT0_LQIE_BM                0x00080000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_LQIE_M      0x00080000UL
// enums for bitfield DEMINIT1_DEMINIT0_LQIE (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_LQIE_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_LQIE_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_F4BA
#define MDM32_DEMINIT1_DEMINIT0_F4BA                   18UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_F4BA_S      18UL
#define MDM32_DEMINIT1_DEMINIT0_F4BA_BM                0x00040000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_F4BA_M      0x00040000UL
// enums for bitfield DEMINIT1_DEMINIT0_F4BA (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_F4BA_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_F4BA_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_STIM
#define MDM32_DEMINIT1_DEMINIT0_STIM                   17UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_STIM_S      17UL
#define MDM32_DEMINIT1_DEMINIT0_STIM_BM                0x00020000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_STIM_M      0x00020000UL
// enums for bitfield DEMINIT1_DEMINIT0_STIM (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_STIM_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_STIM_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_DSBU
#define MDM32_DEMINIT1_DEMINIT0_DSBU                   16UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_DSBU_S      16UL
#define MDM32_DEMINIT1_DEMINIT0_DSBU_BM                0x00010000UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_DSBU_M      0x00010000UL
// enums for bitfield DEMINIT1_DEMINIT0_DSBU (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_DSBU_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_DSBU_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_FRAC
#define MDM32_DEMINIT1_DEMINIT0_FRAC                   8UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FRAC_S      8UL
#define MDM32_DEMINIT1_DEMINIT0_FRAC_BM                0x00000100UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FRAC_M      0x00000100UL
// enums for bitfield DEMINIT1_DEMINIT0_FRAC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_FRAC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_FRAC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_FIDC
#define MDM32_DEMINIT1_DEMINIT0_FIDC                   7UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FIDC_S      7UL
#define MDM32_DEMINIT1_DEMINIT0_FIDC_BM                0x00000080UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_FIDC_M      0x00000080UL
// enums for bitfield DEMINIT1_DEMINIT0_FIDC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_FIDC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_FIDC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_CHFI
#define MDM32_DEMINIT1_DEMINIT0_CHFI                   6UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CHFI_S      6UL
#define MDM32_DEMINIT1_DEMINIT0_CHFI_BM                0x00000040UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CHFI_M      0x00000040UL
// enums for bitfield DEMINIT1_DEMINIT0_CHFI (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_CHFI_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_CHFI_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_BDEC
#define MDM32_DEMINIT1_DEMINIT0_BDEC                   5UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_BDEC_S      5UL
#define MDM32_DEMINIT1_DEMINIT0_BDEC_BM                0x00000020UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_BDEC_M      0x00000020UL
// enums for bitfield DEMINIT1_DEMINIT0_BDEC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_BDEC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_BDEC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_IQMC
#define MDM32_DEMINIT1_DEMINIT0_IQMC                   4UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_IQMC_S      4UL
#define MDM32_DEMINIT1_DEMINIT0_IQMC_BM                0x00000010UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_IQMC_M      0x00000010UL
// enums for bitfield DEMINIT1_DEMINIT0_IQMC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_IQMC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_IQMC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_MGE1
#define MDM32_DEMINIT1_DEMINIT0_MGE1                   3UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MGE1_S      3UL
#define MDM32_DEMINIT1_DEMINIT0_MGE1_BM                0x00000008UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MGE1_M      0x00000008UL
// enums for bitfield DEMINIT1_DEMINIT0_MGE1 (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_MGE1_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_MGE1_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_MGE0
#define MDM32_DEMINIT1_DEMINIT0_MGE0                   2UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MGE0_S      2UL
#define MDM32_DEMINIT1_DEMINIT0_MGE0_BM                0x00000004UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_MGE0_M      0x00000004UL
// enums for bitfield DEMINIT1_DEMINIT0_MGE0 (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_MGE0_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_MGE0_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_CODC
#define MDM32_DEMINIT1_DEMINIT0_CODC                   1UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CODC_S      1UL
#define MDM32_DEMINIT1_DEMINIT0_CODC_BM                0x00000002UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CODC_M      0x00000002UL
// enums for bitfield DEMINIT1_DEMINIT0_CODC (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_CODC_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_CODC_RESET             0x1UL
// bitfield: DEMINIT1_DEMINIT0_CMIX
#define MDM32_DEMINIT1_DEMINIT0_CMIX                   0UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CMIX_S      0UL
#define MDM32_DEMINIT1_DEMINIT0_CMIX_BM                0x00000001UL
#define RF24_MDM32_DEMINIT1_DEMINIT0_CMIX_M      0x00000001UL
// enums for bitfield DEMINIT1_DEMINIT0_CMIX (width: 1)UL
#define MDM32_DEMINIT1_DEMINIT0_CMIX_NO_EFFECT         0x0UL
#define MDM32_DEMINIT1_DEMINIT0_CMIX_RESET             0x1UL
// --------------------------------------------------------------
// STRB1_STRB0
// 
#define MDM32_STRB1_STRB0_ADR (MDM32_BASE + 0x0010UL)
static volatile unsigned long* const SP_MDM32_STRB1_STRB0 = (unsigned long*) MDM32_STRB1_STRB0_ADR;
#define S_MDM32_STRB1_STRB0 (*SP_MDM32_STRB1_STRB0)
#define RF24_MDM32_O_STRB1_STRB0                   16
// bitfield: STRB1_STRB0_S2RTRG
#define MDM32_STRB1_STRB0_S2RTRG                       29UL
#define RF24_MDM32_STRB1_STRB0_S2RTRG_S          29UL
#define MDM32_STRB1_STRB0_S2RTRG_BM                    0x20000000UL
#define RF24_MDM32_STRB1_STRB0_S2RTRG_M          0x20000000UL
// enums for bitfield STRB1_STRB0_S2RTRG (width: 1)UL
#define MDM32_STRB1_STRB0_S2RTRG_ZERO                  0x0UL
#define MDM32_STRB1_STRB0_S2RTRG_ONE                   0x1UL
// bitfield: STRB1_STRB0_DMATRG
#define MDM32_STRB1_STRB0_DMATRG                       28UL
#define RF24_MDM32_STRB1_STRB0_DMATRG_S          28UL
#define MDM32_STRB1_STRB0_DMATRG_BM                    0x10000000UL
#define RF24_MDM32_STRB1_STRB0_DMATRG_M          0x10000000UL
// enums for bitfield STRB1_STRB0_DMATRG (width: 1)UL
#define MDM32_STRB1_STRB0_DMATRG_ZERO                  0x0UL
#define MDM32_STRB1_STRB0_DMATRG_ONE                   0x1UL
// bitfield: STRB1_STRB0_SYSTCAPT2
#define MDM32_STRB1_STRB0_SYSTCAPT2                    27UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT2_S       27UL
#define MDM32_STRB1_STRB0_SYSTCAPT2_BM                 0x08000000UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT2_M       0x08000000UL
// enums for bitfield STRB1_STRB0_SYSTCAPT2 (width: 1)UL
#define MDM32_STRB1_STRB0_SYSTCAPT2_ZERO               0x0UL
#define MDM32_STRB1_STRB0_SYSTCAPT2_ONE                0x1UL
// bitfield: STRB1_STRB0_SYSTCAPT1
#define MDM32_STRB1_STRB0_SYSTCAPT1                    26UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT1_S       26UL
#define MDM32_STRB1_STRB0_SYSTCAPT1_BM                 0x04000000UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT1_M       0x04000000UL
// enums for bitfield STRB1_STRB0_SYSTCAPT1 (width: 1)UL
#define MDM32_STRB1_STRB0_SYSTCAPT1_ZERO               0x0UL
#define MDM32_STRB1_STRB0_SYSTCAPT1_ONE                0x1UL
// bitfield: STRB1_STRB0_SYSTCAPT0
#define MDM32_STRB1_STRB0_SYSTCAPT0                    25UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT0_S       25UL
#define MDM32_STRB1_STRB0_SYSTCAPT0_BM                 0x02000000UL
#define RF24_MDM32_STRB1_STRB0_SYSTCAPT0_M       0x02000000UL
// enums for bitfield STRB1_STRB0_SYSTCAPT0 (width: 1)UL
#define MDM32_STRB1_STRB0_SYSTCAPT0_ZERO               0x0UL
#define MDM32_STRB1_STRB0_SYSTCAPT0_ONE                0x1UL
// bitfield: STRB1_STRB0_C1BEPEAKAB
#define MDM32_STRB1_STRB0_C1BEPEAKAB                   24UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKAB_S      24UL
#define MDM32_STRB1_STRB0_C1BEPEAKAB_BM                0x01000000UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKAB_M      0x01000000UL
// enums for bitfield STRB1_STRB0_C1BEPEAKAB (width: 1)UL
#define MDM32_STRB1_STRB0_C1BEPEAKAB_ZERO              0x0UL
#define MDM32_STRB1_STRB0_C1BEPEAKAB_ONE               0x1UL
// bitfield: STRB1_STRB0_C1BEPEAKC
#define MDM32_STRB1_STRB0_C1BEPEAKC                    23UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKC_S       23UL
#define MDM32_STRB1_STRB0_C1BEPEAKC_BM                 0x00800000UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKC_M       0x00800000UL
// enums for bitfield STRB1_STRB0_C1BEPEAKC (width: 1)UL
#define MDM32_STRB1_STRB0_C1BEPEAKC_ZERO               0x0UL
#define MDM32_STRB1_STRB0_C1BEPEAKC_ONE                0x1UL
// bitfield: STRB1_STRB0_C1BEPEAKB
#define MDM32_STRB1_STRB0_C1BEPEAKB                    22UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKB_S       22UL
#define MDM32_STRB1_STRB0_C1BEPEAKB_BM                 0x00400000UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKB_M       0x00400000UL
// enums for bitfield STRB1_STRB0_C1BEPEAKB (width: 1)UL
#define MDM32_STRB1_STRB0_C1BEPEAKB_ZERO               0x0UL
#define MDM32_STRB1_STRB0_C1BEPEAKB_ONE                0x1UL
// bitfield: STRB1_STRB0_C1BEPEAKA
#define MDM32_STRB1_STRB0_C1BEPEAKA                    21UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKA_S       21UL
#define MDM32_STRB1_STRB0_C1BEPEAKA_BM                 0x00200000UL
#define RF24_MDM32_STRB1_STRB0_C1BEPEAKA_M       0x00200000UL
// enums for bitfield STRB1_STRB0_C1BEPEAKA (width: 1)UL
#define MDM32_STRB1_STRB0_C1BEPEAKA_ZERO               0x0UL
#define MDM32_STRB1_STRB0_C1BEPEAKA_ONE                0x1UL
// bitfield: STRB1_STRB0_C1BEADVANCE
#define MDM32_STRB1_STRB0_C1BEADVANCE                  20UL
#define RF24_MDM32_STRB1_STRB0_C1BEADVANCE_S     20UL
#define MDM32_STRB1_STRB0_C1BEADVANCE_BM               0x00100000UL
#define RF24_MDM32_STRB1_STRB0_C1BEADVANCE_M     0x00100000UL
// enums for bitfield STRB1_STRB0_C1BEADVANCE (width: 1)UL
#define MDM32_STRB1_STRB0_C1BEADVANCE_ZERO             0x0UL
#define MDM32_STRB1_STRB0_C1BEADVANCE_ONE              0x1UL
// bitfield: STRB1_STRB0_C1BESTALL
#define MDM32_STRB1_STRB0_C1BESTALL                    19UL
#define RF24_MDM32_STRB1_STRB0_C1BESTALL_S       19UL
#define MDM32_STRB1_STRB0_C1BESTALL_BM                 0x00080000UL
#define RF24_MDM32_STRB1_STRB0_C1BESTALL_M       0x00080000UL
// enums for bitfield STRB1_STRB0_C1BESTALL (width: 1)UL
#define MDM32_STRB1_STRB0_C1BESTALL_ZERO               0x0UL
#define MDM32_STRB1_STRB0_C1BESTALL_ONE                0x1UL
// bitfield: STRB1_STRB0_C1BEROT
#define MDM32_STRB1_STRB0_C1BEROT                      17UL
#define RF24_MDM32_STRB1_STRB0_C1BEROT_S         17UL
#define MDM32_STRB1_STRB0_C1BEROT_BM                   0x00060000UL
#define RF24_MDM32_STRB1_STRB0_C1BEROT_M         0x00060000UL
// enums for bitfield STRB1_STRB0_C1BEROT (width: 2)UL
#define MDM32_STRB1_STRB0_C1BEROT_ROT0                 0x0UL
#define MDM32_STRB1_STRB0_C1BEROT_ROT1R                0x1UL
#define MDM32_STRB1_STRB0_C1BEROT_ROT1L                0x2UL
#define MDM32_STRB1_STRB0_C1BEROT_ROT16R               0x3UL
// bitfield: STRB1_STRB0_C1BECOPY
#define MDM32_STRB1_STRB0_C1BECOPY                     16UL
#define RF24_MDM32_STRB1_STRB0_C1BECOPY_S        16UL
#define MDM32_STRB1_STRB0_C1BECOPY_BM                  0x00010000UL
#define RF24_MDM32_STRB1_STRB0_C1BECOPY_M        0x00010000UL
// enums for bitfield STRB1_STRB0_C1BECOPY (width: 1)UL
#define MDM32_STRB1_STRB0_C1BECOPY_ZERO                0x0UL
#define MDM32_STRB1_STRB0_C1BECOPY_ONE                 0x1UL
// bitfield: STRB1_STRB0_TIMBADVANCE
#define MDM32_STRB1_STRB0_TIMBADVANCE                  11UL
#define RF24_MDM32_STRB1_STRB0_TIMBADVANCE_S     11UL
#define MDM32_STRB1_STRB0_TIMBADVANCE_BM               0x00000800UL
#define RF24_MDM32_STRB1_STRB0_TIMBADVANCE_M     0x00000800UL
// enums for bitfield STRB1_STRB0_TIMBADVANCE (width: 1)UL
#define MDM32_STRB1_STRB0_TIMBADVANCE_NO_EFFECT        0x0UL
#define MDM32_STRB1_STRB0_TIMBADVANCE_ON               0x1UL
// bitfield: STRB1_STRB0_TIMBSTALL
#define MDM32_STRB1_STRB0_TIMBSTALL                    10UL
#define RF24_MDM32_STRB1_STRB0_TIMBSTALL_S       10UL
#define MDM32_STRB1_STRB0_TIMBSTALL_BM                 0x00000400UL
#define RF24_MDM32_STRB1_STRB0_TIMBSTALL_M       0x00000400UL
// enums for bitfield STRB1_STRB0_TIMBSTALL (width: 1)UL
#define MDM32_STRB1_STRB0_TIMBSTALL_NO_EFFECT          0x0UL
#define MDM32_STRB1_STRB0_TIMBSTALL_ON                 0x1UL
// bitfield: STRB1_STRB0_EVT5
#define MDM32_STRB1_STRB0_EVT5                         9UL
#define RF24_MDM32_STRB1_STRB0_EVT5_S            9UL
#define MDM32_STRB1_STRB0_EVT5_BM                      0x00000200UL
#define RF24_MDM32_STRB1_STRB0_EVT5_M            0x00000200UL
// enums for bitfield STRB1_STRB0_EVT5 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT5_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT5_ONE                     0x1UL
// bitfield: STRB1_STRB0_EVT4
#define MDM32_STRB1_STRB0_EVT4                         8UL
#define RF24_MDM32_STRB1_STRB0_EVT4_S            8UL
#define MDM32_STRB1_STRB0_EVT4_BM                      0x00000100UL
#define RF24_MDM32_STRB1_STRB0_EVT4_M            0x00000100UL
// enums for bitfield STRB1_STRB0_EVT4 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT4_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT4_ONE                     0x1UL
// bitfield: STRB1_STRB0_MLSETERM
#define MDM32_STRB1_STRB0_MLSETERM                     7UL
#define RF24_MDM32_STRB1_STRB0_MLSETERM_S        7UL
#define MDM32_STRB1_STRB0_MLSETERM_BM                  0x00000080UL
#define RF24_MDM32_STRB1_STRB0_MLSETERM_M        0x00000080UL
// enums for bitfield STRB1_STRB0_MLSETERM (width: 1)UL
#define MDM32_STRB1_STRB0_MLSETERM_OFF                 0x0UL
#define MDM32_STRB1_STRB0_MLSETERM_ON                  0x1UL
// bitfield: STRB1_STRB0_EVT3
#define MDM32_STRB1_STRB0_EVT3                         6UL
#define RF24_MDM32_STRB1_STRB0_EVT3_S            6UL
#define MDM32_STRB1_STRB0_EVT3_BM                      0x00000040UL
#define RF24_MDM32_STRB1_STRB0_EVT3_M            0x00000040UL
// enums for bitfield STRB1_STRB0_EVT3 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT3_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT3_ONE                     0x1UL
// bitfield: STRB1_STRB0_EVT2
#define MDM32_STRB1_STRB0_EVT2                         5UL
#define RF24_MDM32_STRB1_STRB0_EVT2_S            5UL
#define MDM32_STRB1_STRB0_EVT2_BM                      0x00000020UL
#define RF24_MDM32_STRB1_STRB0_EVT2_M            0x00000020UL
// enums for bitfield STRB1_STRB0_EVT2 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT2_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT2_ONE                     0x1UL
// bitfield: STRB1_STRB0_EVT1
#define MDM32_STRB1_STRB0_EVT1                         4UL
#define RF24_MDM32_STRB1_STRB0_EVT1_S            4UL
#define MDM32_STRB1_STRB0_EVT1_BM                      0x00000010UL
#define RF24_MDM32_STRB1_STRB0_EVT1_M            0x00000010UL
// enums for bitfield STRB1_STRB0_EVT1 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT1_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT1_ONE                     0x1UL
// bitfield: STRB1_STRB0_EVT0
#define MDM32_STRB1_STRB0_EVT0                         3UL
#define RF24_MDM32_STRB1_STRB0_EVT0_S            3UL
#define MDM32_STRB1_STRB0_EVT0_BM                      0x00000008UL
#define RF24_MDM32_STRB1_STRB0_EVT0_M            0x00000008UL
// enums for bitfield STRB1_STRB0_EVT0 (width: 1)UL
#define MDM32_STRB1_STRB0_EVT0_ZERO                    0x0UL
#define MDM32_STRB1_STRB0_EVT0_ONE                     0x1UL
// bitfield: STRB1_STRB0_TIMBALIGN
#define MDM32_STRB1_STRB0_TIMBALIGN                    2UL
#define RF24_MDM32_STRB1_STRB0_TIMBALIGN_S       2UL
#define MDM32_STRB1_STRB0_TIMBALIGN_BM                 0x00000004UL
#define RF24_MDM32_STRB1_STRB0_TIMBALIGN_M       0x00000004UL
// enums for bitfield STRB1_STRB0_TIMBALIGN (width: 1)UL
#define MDM32_STRB1_STRB0_TIMBALIGN_NO_EFFECT          0x0UL
#define MDM32_STRB1_STRB0_TIMBALIGN_ON                 0x1UL
// bitfield: STRB1_STRB0_DSBURST
#define MDM32_STRB1_STRB0_DSBURST                      1UL
#define RF24_MDM32_STRB1_STRB0_DSBURST_S         1UL
#define MDM32_STRB1_STRB0_DSBURST_BM                   0x00000002UL
#define RF24_MDM32_STRB1_STRB0_DSBURST_M         0x00000002UL
// enums for bitfield STRB1_STRB0_DSBURST (width: 1)UL
#define MDM32_STRB1_STRB0_DSBURST_NO_EFFECT            0x0UL
#define MDM32_STRB1_STRB0_DSBURST_RESTART              0x1UL
// bitfield: STRB1_STRB0_CMDDONE
#define MDM32_STRB1_STRB0_CMDDONE                      0UL
#define RF24_MDM32_STRB1_STRB0_CMDDONE_S         0UL
#define MDM32_STRB1_STRB0_CMDDONE_BM                   0x00000001UL
#define RF24_MDM32_STRB1_STRB0_CMDDONE_M         0x00000001UL
// enums for bitfield STRB1_STRB0_CMDDONE (width: 1)UL
#define MDM32_STRB1_STRB0_CMDDONE_NO                   0x0UL
#define MDM32_STRB1_STRB0_CMDDONE_YES                  0x1UL
// --------------------------------------------------------------
// EVT1_EVT0
// 
#define MDM32_EVT1_EVT0_ADR (MDM32_BASE + 0x0014UL)
static volatile unsigned long* const SP_MDM32_EVT1_EVT0 = (unsigned long*) MDM32_EVT1_EVT0_ADR;
#define S_MDM32_EVT1_EVT0 (*SP_MDM32_EVT1_EVT0)
#define RF24_MDM32_O_EVT1_EVT0                     20
// bitfield: EVT1_EVT0_REFCLK
#define MDM32_EVT1_EVT0_REFCLK                         24UL
#define RF24_MDM32_EVT1_EVT0_REFCLK_S            24UL
#define MDM32_EVT1_EVT0_REFCLK_BM                      0x01000000UL
#define RF24_MDM32_EVT1_EVT0_REFCLK_M            0x01000000UL
// enums for bitfield EVT1_EVT0_REFCLK (width: 1)UL
#define MDM32_EVT1_EVT0_REFCLK_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_REFCLK_ONE                     0x1UL
// bitfield: EVT1_EVT0_S2RSTOP
#define MDM32_EVT1_EVT0_S2RSTOP                        23UL
#define RF24_MDM32_EVT1_EVT0_S2RSTOP_S           23UL
#define MDM32_EVT1_EVT0_S2RSTOP_BM                     0x00800000UL
#define RF24_MDM32_EVT1_EVT0_S2RSTOP_M           0x00800000UL
// enums for bitfield EVT1_EVT0_S2RSTOP (width: 1)UL
#define MDM32_EVT1_EVT0_S2RSTOP_ZERO                   0x0UL
#define MDM32_EVT1_EVT0_S2RSTOP_ONE                    0x1UL
// bitfield: EVT1_EVT0_SWQUFALSESYNC
#define MDM32_EVT1_EVT0_SWQUFALSESYNC                  22UL
#define RF24_MDM32_EVT1_EVT0_SWQUFALSESYNC_S     22UL
#define MDM32_EVT1_EVT0_SWQUFALSESYNC_BM               0x00400000UL
#define RF24_MDM32_EVT1_EVT0_SWQUFALSESYNC_M     0x00400000UL
// enums for bitfield EVT1_EVT0_SWQUFALSESYNC (width: 1)UL
#define MDM32_EVT1_EVT0_SWQUFALSESYNC_ZERO             0x0UL
#define MDM32_EVT1_EVT0_SWQUFALSESYNC_ONE              0x1UL
// bitfield: EVT1_EVT0_SWQUSYNCED
#define MDM32_EVT1_EVT0_SWQUSYNCED                     21UL
#define RF24_MDM32_EVT1_EVT0_SWQUSYNCED_S        21UL
#define MDM32_EVT1_EVT0_SWQUSYNCED_BM                  0x00200000UL
#define RF24_MDM32_EVT1_EVT0_SWQUSYNCED_M        0x00200000UL
// enums for bitfield EVT1_EVT0_SWQUSYNCED (width: 1)UL
#define MDM32_EVT1_EVT0_SWQUSYNCED_ZERO                0x0UL
#define MDM32_EVT1_EVT0_SWQUSYNCED_ONE                 0x1UL
// bitfield: EVT1_EVT0_CLKENBAUDF
#define MDM32_EVT1_EVT0_CLKENBAUDF                     20UL
#define RF24_MDM32_EVT1_EVT0_CLKENBAUDF_S        20UL
#define MDM32_EVT1_EVT0_CLKENBAUDF_BM                  0x00100000UL
#define RF24_MDM32_EVT1_EVT0_CLKENBAUDF_M        0x00100000UL
// enums for bitfield EVT1_EVT0_CLKENBAUDF (width: 1)UL
#define MDM32_EVT1_EVT0_CLKENBAUDF_ZERO                0x0UL
#define MDM32_EVT1_EVT0_CLKENBAUDF_ONE                 0x1UL
// bitfield: EVT1_EVT0_FIFORVALID
#define MDM32_EVT1_EVT0_FIFORVALID                     19UL
#define RF24_MDM32_EVT1_EVT0_FIFORVALID_S        19UL
#define MDM32_EVT1_EVT0_FIFORVALID_BM                  0x00080000UL
#define RF24_MDM32_EVT1_EVT0_FIFORVALID_M        0x00080000UL
// enums for bitfield EVT1_EVT0_FIFORVALID (width: 1)UL
#define MDM32_EVT1_EVT0_FIFORVALID_ZERO                0x0UL
#define MDM32_EVT1_EVT0_FIFORVALID_ONE                 0x1UL
// bitfield: EVT1_EVT0_FIFOWREADY
#define MDM32_EVT1_EVT0_FIFOWREADY                     18UL
#define RF24_MDM32_EVT1_EVT0_FIFOWREADY_S        18UL
#define MDM32_EVT1_EVT0_FIFOWREADY_BM                  0x00040000UL
#define RF24_MDM32_EVT1_EVT0_FIFOWREADY_M        0x00040000UL
// enums for bitfield EVT1_EVT0_FIFOWREADY (width: 1)UL
#define MDM32_EVT1_EVT0_FIFOWREADY_ZERO                0x0UL
#define MDM32_EVT1_EVT0_FIFOWREADY_ONE                 0x1UL
// bitfield: EVT1_EVT0_CLKENBAUD
#define MDM32_EVT1_EVT0_CLKENBAUD                      17UL
#define RF24_MDM32_EVT1_EVT0_CLKENBAUD_S         17UL
#define MDM32_EVT1_EVT0_CLKENBAUD_BM                   0x00020000UL
#define RF24_MDM32_EVT1_EVT0_CLKENBAUD_M         0x00020000UL
// enums for bitfield EVT1_EVT0_CLKENBAUD (width: 1)UL
#define MDM32_EVT1_EVT0_CLKENBAUD_ZERO                 0x0UL
#define MDM32_EVT1_EVT0_CLKENBAUD_ONE                  0x1UL
// bitfield: EVT1_EVT0_PREAMBLEDONE
#define MDM32_EVT1_EVT0_PREAMBLEDONE                   16UL
#define RF24_MDM32_EVT1_EVT0_PREAMBLEDONE_S      16UL
#define MDM32_EVT1_EVT0_PREAMBLEDONE_BM                0x00010000UL
#define RF24_MDM32_EVT1_EVT0_PREAMBLEDONE_M      0x00010000UL
// enums for bitfield EVT1_EVT0_PREAMBLEDONE (width: 1)UL
#define MDM32_EVT1_EVT0_PREAMBLEDONE_ZERO              0x0UL
#define MDM32_EVT1_EVT0_PREAMBLEDONE_ONE               0x1UL
// bitfield: EVT1_EVT0_PBEDAT
#define MDM32_EVT1_EVT0_PBEDAT                         15UL
#define RF24_MDM32_EVT1_EVT0_PBEDAT_S            15UL
#define MDM32_EVT1_EVT0_PBEDAT_BM                      0x00008000UL
#define RF24_MDM32_EVT1_EVT0_PBEDAT_M            0x00008000UL
// enums for bitfield EVT1_EVT0_PBEDAT (width: 1)UL
#define MDM32_EVT1_EVT0_PBEDAT_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_PBEDAT_ONE                     0x1UL
// bitfield: EVT1_EVT0_PBECMD
#define MDM32_EVT1_EVT0_PBECMD                         14UL
#define RF24_MDM32_EVT1_EVT0_PBECMD_S            14UL
#define MDM32_EVT1_EVT0_PBECMD_BM                      0x00004000UL
#define RF24_MDM32_EVT1_EVT0_PBECMD_M            0x00004000UL
// enums for bitfield EVT1_EVT0_PBECMD (width: 1)UL
#define MDM32_EVT1_EVT0_PBECMD_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_PBECMD_ONE                     0x1UL
// bitfield: EVT1_EVT0_RFEDAT
#define MDM32_EVT1_EVT0_RFEDAT                         13UL
#define RF24_MDM32_EVT1_EVT0_RFEDAT_S            13UL
#define MDM32_EVT1_EVT0_RFEDAT_BM                      0x00002000UL
#define RF24_MDM32_EVT1_EVT0_RFEDAT_M            0x00002000UL
// enums for bitfield EVT1_EVT0_RFEDAT (width: 1)UL
#define MDM32_EVT1_EVT0_RFEDAT_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_RFEDAT_ONE                     0x1UL
// bitfield: EVT1_EVT0_BDEC
#define MDM32_EVT1_EVT0_BDEC                           12UL
#define RF24_MDM32_EVT1_EVT0_BDEC_S              12UL
#define MDM32_EVT1_EVT0_BDEC_BM                        0x00001000UL
#define RF24_MDM32_EVT1_EVT0_BDEC_M              0x00001000UL
// enums for bitfield EVT1_EVT0_BDEC (width: 1)UL
#define MDM32_EVT1_EVT0_BDEC_ZERO                      0x0UL
#define MDM32_EVT1_EVT0_BDEC_ONE                       0x1UL
// bitfield: EVT1_EVT0_FRAC
#define MDM32_EVT1_EVT0_FRAC                           11UL
#define RF24_MDM32_EVT1_EVT0_FRAC_S              11UL
#define MDM32_EVT1_EVT0_FRAC_BM                        0x00000800UL
#define RF24_MDM32_EVT1_EVT0_FRAC_M              0x00000800UL
// enums for bitfield EVT1_EVT0_FRAC (width: 1)UL
#define MDM32_EVT1_EVT0_FRAC_ZERO                      0x0UL
#define MDM32_EVT1_EVT0_FRAC_ONE                       0x1UL
// bitfield: EVT1_EVT0_SYSTIMEVT2
#define MDM32_EVT1_EVT0_SYSTIMEVT2                     10UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT2_S        10UL
#define MDM32_EVT1_EVT0_SYSTIMEVT2_BM                  0x00000400UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT2_M        0x00000400UL
// enums for bitfield EVT1_EVT0_SYSTIMEVT2 (width: 1)UL
#define MDM32_EVT1_EVT0_SYSTIMEVT2_ZERO                0x0UL
#define MDM32_EVT1_EVT0_SYSTIMEVT2_ONE                 0x1UL
// bitfield: EVT1_EVT0_SYSTIMEVT1
#define MDM32_EVT1_EVT0_SYSTIMEVT1                     9UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT1_S        9UL
#define MDM32_EVT1_EVT0_SYSTIMEVT1_BM                  0x00000200UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT1_M        0x00000200UL
// enums for bitfield EVT1_EVT0_SYSTIMEVT1 (width: 1)UL
#define MDM32_EVT1_EVT0_SYSTIMEVT1_ZERO                0x0UL
#define MDM32_EVT1_EVT0_SYSTIMEVT1_ONE                 0x1UL
// bitfield: EVT1_EVT0_SYSTIMEVT0
#define MDM32_EVT1_EVT0_SYSTIMEVT0                     8UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT0_S        8UL
#define MDM32_EVT1_EVT0_SYSTIMEVT0_BM                  0x00000100UL
#define RF24_MDM32_EVT1_EVT0_SYSTIMEVT0_M        0x00000100UL
// enums for bitfield EVT1_EVT0_SYSTIMEVT0 (width: 1)UL
#define MDM32_EVT1_EVT0_SYSTIMEVT0_ZERO                0x0UL
#define MDM32_EVT1_EVT0_SYSTIMEVT0_ONE                 0x1UL
// bitfield: EVT1_EVT0_FIFOWR
#define MDM32_EVT1_EVT0_FIFOWR                         7UL
#define RF24_MDM32_EVT1_EVT0_FIFOWR_S            7UL
#define MDM32_EVT1_EVT0_FIFOWR_BM                      0x00000080UL
#define RF24_MDM32_EVT1_EVT0_FIFOWR_M            0x00000080UL
// enums for bitfield EVT1_EVT0_FIFOWR (width: 1)UL
#define MDM32_EVT1_EVT0_FIFOWR_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_FIFOWR_ONE                     0x1UL
// bitfield: EVT1_EVT0_COUNTER
#define MDM32_EVT1_EVT0_COUNTER                        6UL
#define RF24_MDM32_EVT1_EVT0_COUNTER_S           6UL
#define MDM32_EVT1_EVT0_COUNTER_BM                     0x00000040UL
#define RF24_MDM32_EVT1_EVT0_COUNTER_M           0x00000040UL
// enums for bitfield EVT1_EVT0_COUNTER (width: 1)UL
#define MDM32_EVT1_EVT0_COUNTER_ZERO                   0x0UL
#define MDM32_EVT1_EVT0_COUNTER_ONE                    0x1UL
// bitfield: EVT1_EVT0_RFECMD
#define MDM32_EVT1_EVT0_RFECMD                         5UL
#define RF24_MDM32_EVT1_EVT0_RFECMD_S            5UL
#define MDM32_EVT1_EVT0_RFECMD_BM                      0x00000020UL
#define RF24_MDM32_EVT1_EVT0_RFECMD_M            0x00000020UL
// enums for bitfield EVT1_EVT0_RFECMD (width: 1)UL
#define MDM32_EVT1_EVT0_RFECMD_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_RFECMD_ONE                     0x1UL
// bitfield: EVT1_EVT0_FIFOOVFL
#define MDM32_EVT1_EVT0_FIFOOVFL                       4UL
#define RF24_MDM32_EVT1_EVT0_FIFOOVFL_S          4UL
#define MDM32_EVT1_EVT0_FIFOOVFL_BM                    0x00000010UL
#define RF24_MDM32_EVT1_EVT0_FIFOOVFL_M          0x00000010UL
// enums for bitfield EVT1_EVT0_FIFOOVFL (width: 1)UL
#define MDM32_EVT1_EVT0_FIFOOVFL_ZERO                  0x0UL
#define MDM32_EVT1_EVT0_FIFOOVFL_ONE                   0x1UL
// bitfield: EVT1_EVT0_FIFOUNFL
#define MDM32_EVT1_EVT0_FIFOUNFL                       3UL
#define RF24_MDM32_EVT1_EVT0_FIFOUNFL_S          3UL
#define MDM32_EVT1_EVT0_FIFOUNFL_BM                    0x00000008UL
#define RF24_MDM32_EVT1_EVT0_FIFOUNFL_M          0x00000008UL
// enums for bitfield EVT1_EVT0_FIFOUNFL (width: 1)UL
#define MDM32_EVT1_EVT0_FIFOUNFL_ZERO                  0x0UL
#define MDM32_EVT1_EVT0_FIFOUNFL_ONE                   0x1UL
// bitfield: EVT1_EVT0_CLKEN4BAUD
#define MDM32_EVT1_EVT0_CLKEN4BAUD                     2UL
#define RF24_MDM32_EVT1_EVT0_CLKEN4BAUD_S        2UL
#define MDM32_EVT1_EVT0_CLKEN4BAUD_BM                  0x00000004UL
#define RF24_MDM32_EVT1_EVT0_CLKEN4BAUD_M        0x00000004UL
// enums for bitfield EVT1_EVT0_CLKEN4BAUD (width: 1)UL
#define MDM32_EVT1_EVT0_CLKEN4BAUD_ZERO                0x0UL
#define MDM32_EVT1_EVT0_CLKEN4BAUD_ONE                 0x1UL
// bitfield: EVT1_EVT0_TIMER
#define MDM32_EVT1_EVT0_TIMER                          1UL
#define RF24_MDM32_EVT1_EVT0_TIMER_S             1UL
#define MDM32_EVT1_EVT0_TIMER_BM                       0x00000002UL
#define RF24_MDM32_EVT1_EVT0_TIMER_M             0x00000002UL
// enums for bitfield EVT1_EVT0_TIMER (width: 1)UL
#define MDM32_EVT1_EVT0_TIMER_ZERO                     0x0UL
#define MDM32_EVT1_EVT0_TIMER_ONE                      0x1UL
// bitfield: EVT1_EVT0_MDMAPI
#define MDM32_EVT1_EVT0_MDMAPI                         0UL
#define RF24_MDM32_EVT1_EVT0_MDMAPI_S            0UL
#define MDM32_EVT1_EVT0_MDMAPI_BM                      0x00000001UL
#define RF24_MDM32_EVT1_EVT0_MDMAPI_M            0x00000001UL
// enums for bitfield EVT1_EVT0_MDMAPI (width: 1)UL
#define MDM32_EVT1_EVT0_MDMAPI_ZERO                    0x0UL
#define MDM32_EVT1_EVT0_MDMAPI_ONE                     0x1UL
// --------------------------------------------------------------
// EVT2
// 
#define MDM32_EVT2_ADR (MDM32_BASE + 0x0018UL)
static volatile unsigned long* const SP_MDM32_EVT2 = (unsigned long*) MDM32_EVT2_ADR;
#define S_MDM32_EVT2 (*SP_MDM32_EVT2)
#define RF24_MDM32_O_EVT2                          24
// bitfield: EVT2_GPI1
#define MDM32_EVT2_GPI1                                15UL
#define RF24_MDM32_EVT2_GPI1_S                   15UL
#define MDM32_EVT2_GPI1_BM                             0x00008000UL
#define RF24_MDM32_EVT2_GPI1_M                   0x00008000UL
// enums for bitfield EVT2_GPI1 (width: 1)UL
#define MDM32_EVT2_GPI1_ZERO                           0x0UL
#define MDM32_EVT2_GPI1_ONE                            0x1UL
// bitfield: EVT2_GPI0
#define MDM32_EVT2_GPI0                                14UL
#define RF24_MDM32_EVT2_GPI0_S                   14UL
#define MDM32_EVT2_GPI0_BM                             0x00004000UL
#define RF24_MDM32_EVT2_GPI0_M                   0x00004000UL
// enums for bitfield EVT2_GPI0 (width: 1)UL
#define MDM32_EVT2_GPI0_ZERO                           0x0UL
#define MDM32_EVT2_GPI0_ONE                            0x1UL
// bitfield: EVT2_C1BEBLOADED
#define MDM32_EVT2_C1BEBLOADED                         12UL
#define RF24_MDM32_EVT2_C1BEBLOADED_S            12UL
#define MDM32_EVT2_C1BEBLOADED_BM                      0x00001000UL
#define RF24_MDM32_EVT2_C1BEBLOADED_M            0x00001000UL
// enums for bitfield EVT2_C1BEBLOADED (width: 1)UL
#define MDM32_EVT2_C1BEBLOADED_ZERO                    0x0UL
#define MDM32_EVT2_C1BEBLOADED_ONE                     0x1UL
// bitfield: EVT2_C1BECMBANY
#define MDM32_EVT2_C1BECMBANY                          11UL
#define RF24_MDM32_EVT2_C1BECMBANY_S             11UL
#define MDM32_EVT2_C1BECMBANY_BM                       0x00000800UL
#define RF24_MDM32_EVT2_C1BECMBANY_M             0x00000800UL
// enums for bitfield EVT2_C1BECMBANY (width: 1)UL
#define MDM32_EVT2_C1BECMBANY_ZERO                     0x0UL
#define MDM32_EVT2_C1BECMBANY_ONE                      0x1UL
// bitfield: EVT2_C1BECMBNEG
#define MDM32_EVT2_C1BECMBNEG                          10UL
#define RF24_MDM32_EVT2_C1BECMBNEG_S             10UL
#define MDM32_EVT2_C1BECMBNEG_BM                       0x00000400UL
#define RF24_MDM32_EVT2_C1BECMBNEG_M             0x00000400UL
// enums for bitfield EVT2_C1BECMBNEG (width: 1)UL
#define MDM32_EVT2_C1BECMBNEG_ZERO                     0x0UL
#define MDM32_EVT2_C1BECMBNEG_ONE                      0x1UL
// bitfield: EVT2_C1BECMBPOS
#define MDM32_EVT2_C1BECMBPOS                          9UL
#define RF24_MDM32_EVT2_C1BECMBPOS_S             9UL
#define MDM32_EVT2_C1BECMBPOS_BM                       0x00000200UL
#define RF24_MDM32_EVT2_C1BECMBPOS_M             0x00000200UL
// enums for bitfield EVT2_C1BECMBPOS (width: 1)UL
#define MDM32_EVT2_C1BECMBPOS_ZERO                     0x0UL
#define MDM32_EVT2_C1BECMBPOS_ONE                      0x1UL
// bitfield: EVT2_C1BECANY
#define MDM32_EVT2_C1BECANY                            8UL
#define RF24_MDM32_EVT2_C1BECANY_S               8UL
#define MDM32_EVT2_C1BECANY_BM                         0x00000100UL
#define RF24_MDM32_EVT2_C1BECANY_M               0x00000100UL
// enums for bitfield EVT2_C1BECANY (width: 1)UL
#define MDM32_EVT2_C1BECANY_ZERO                       0x0UL
#define MDM32_EVT2_C1BECANY_ONE                        0x1UL
// bitfield: EVT2_C1BECNEG
#define MDM32_EVT2_C1BECNEG                            7UL
#define RF24_MDM32_EVT2_C1BECNEG_S               7UL
#define MDM32_EVT2_C1BECNEG_BM                         0x00000080UL
#define RF24_MDM32_EVT2_C1BECNEG_M               0x00000080UL
// enums for bitfield EVT2_C1BECNEG (width: 1)UL
#define MDM32_EVT2_C1BECNEG_ZERO                       0x0UL
#define MDM32_EVT2_C1BECNEG_ONE                        0x1UL
// bitfield: EVT2_C1BECPOS
#define MDM32_EVT2_C1BECPOS                            6UL
#define RF24_MDM32_EVT2_C1BECPOS_S               6UL
#define MDM32_EVT2_C1BECPOS_BM                         0x00000040UL
#define RF24_MDM32_EVT2_C1BECPOS_M               0x00000040UL
// enums for bitfield EVT2_C1BECPOS (width: 1)UL
#define MDM32_EVT2_C1BECPOS_ZERO                       0x0UL
#define MDM32_EVT2_C1BECPOS_ONE                        0x1UL
// bitfield: EVT2_C1BEBANY
#define MDM32_EVT2_C1BEBANY                            5UL
#define RF24_MDM32_EVT2_C1BEBANY_S               5UL
#define MDM32_EVT2_C1BEBANY_BM                         0x00000020UL
#define RF24_MDM32_EVT2_C1BEBANY_M               0x00000020UL
// enums for bitfield EVT2_C1BEBANY (width: 1)UL
#define MDM32_EVT2_C1BEBANY_ZERO                       0x0UL
#define MDM32_EVT2_C1BEBANY_ONE                        0x1UL
// bitfield: EVT2_C1BEBNEG
#define MDM32_EVT2_C1BEBNEG                            4UL
#define RF24_MDM32_EVT2_C1BEBNEG_S               4UL
#define MDM32_EVT2_C1BEBNEG_BM                         0x00000010UL
#define RF24_MDM32_EVT2_C1BEBNEG_M               0x00000010UL
// enums for bitfield EVT2_C1BEBNEG (width: 1)UL
#define MDM32_EVT2_C1BEBNEG_ZERO                       0x0UL
#define MDM32_EVT2_C1BEBNEG_ONE                        0x1UL
// bitfield: EVT2_C1BEBPOS
#define MDM32_EVT2_C1BEBPOS                            3UL
#define RF24_MDM32_EVT2_C1BEBPOS_S               3UL
#define MDM32_EVT2_C1BEBPOS_BM                         0x00000008UL
#define RF24_MDM32_EVT2_C1BEBPOS_M               0x00000008UL
// enums for bitfield EVT2_C1BEBPOS (width: 1)UL
#define MDM32_EVT2_C1BEBPOS_ZERO                       0x0UL
#define MDM32_EVT2_C1BEBPOS_ONE                        0x1UL
// bitfield: EVT2_C1BEAANY
#define MDM32_EVT2_C1BEAANY                            2UL
#define RF24_MDM32_EVT2_C1BEAANY_S               2UL
#define MDM32_EVT2_C1BEAANY_BM                         0x00000004UL
#define RF24_MDM32_EVT2_C1BEAANY_M               0x00000004UL
// enums for bitfield EVT2_C1BEAANY (width: 1)UL
#define MDM32_EVT2_C1BEAANY_ZERO                       0x0UL
#define MDM32_EVT2_C1BEAANY_ONE                        0x1UL
// bitfield: EVT2_C1BEANEG
#define MDM32_EVT2_C1BEANEG                            1UL
#define RF24_MDM32_EVT2_C1BEANEG_S               1UL
#define MDM32_EVT2_C1BEANEG_BM                         0x00000002UL
#define RF24_MDM32_EVT2_C1BEANEG_M               0x00000002UL
// enums for bitfield EVT2_C1BEANEG (width: 1)UL
#define MDM32_EVT2_C1BEANEG_ZERO                       0x0UL
#define MDM32_EVT2_C1BEANEG_ONE                        0x1UL
// bitfield: EVT2_C1BEAPOS
#define MDM32_EVT2_C1BEAPOS                            0UL
#define RF24_MDM32_EVT2_C1BEAPOS_S               0UL
#define MDM32_EVT2_C1BEAPOS_BM                         0x00000001UL
#define RF24_MDM32_EVT2_C1BEAPOS_M               0x00000001UL
// enums for bitfield EVT2_C1BEAPOS (width: 1)UL
#define MDM32_EVT2_C1BEAPOS_ZERO                       0x0UL
#define MDM32_EVT2_C1BEAPOS_ONE                        0x1UL
// --------------------------------------------------------------
// EVTMSK1_EVTMSK0
// 
#define MDM32_EVTMSK1_EVTMSK0_ADR (MDM32_BASE + 0x001CUL)
static volatile unsigned long* const SP_MDM32_EVTMSK1_EVTMSK0 = (unsigned long*) MDM32_EVTMSK1_EVTMSK0_ADR;
#define S_MDM32_EVTMSK1_EVTMSK0 (*SP_MDM32_EVTMSK1_EVTMSK0)
#define RF24_MDM32_O_EVTMSK1_EVTMSK0               28
// bitfield: EVTMSK1_EVTMSK0_REFCLK
#define MDM32_EVTMSK1_EVTMSK0_REFCLK                   24UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_REFCLK_S      24UL
#define MDM32_EVTMSK1_EVTMSK0_REFCLK_BM                0x01000000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_REFCLK_M      0x01000000UL
// enums for bitfield EVTMSK1_EVTMSK0_REFCLK (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_REFCLK_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_REFCLK_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_S2RSTOP
#define MDM32_EVTMSK1_EVTMSK0_S2RSTOP                  23UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_S2RSTOP_S     23UL
#define MDM32_EVTMSK1_EVTMSK0_S2RSTOP_BM               0x00800000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_S2RSTOP_M     0x00800000UL
// enums for bitfield EVTMSK1_EVTMSK0_S2RSTOP (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_S2RSTOP_DIS              0x0UL
#define MDM32_EVTMSK1_EVTMSK0_S2RSTOP_EN               0x1UL
// bitfield: EVTMSK1_EVTMSK0_SWQUFALSESYNC
#define MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC            22UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC_S 22UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC_BM         0x00400000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC_M 0x00400000UL
// enums for bitfield EVTMSK1_EVTMSK0_SWQUFALSESYNC (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC_DIS        0x0UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUFALSESYNC_EN         0x1UL
// bitfield: EVTMSK1_EVTMSK0_SWQUSYNCED
#define MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED               21UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED_S  21UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED_BM            0x00200000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED_M  0x00200000UL
// enums for bitfield EVTMSK1_EVTMSK0_SWQUSYNCED (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_SWQUSYNCED_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_CLKENBAUDF
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF               20UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF_S  20UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF_BM            0x00100000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF_M  0x00100000UL
// enums for bitfield EVTMSK1_EVTMSK0_CLKENBAUDF (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUDF_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_FIFORVALID
#define MDM32_EVTMSK1_EVTMSK0_FIFORVALID               19UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFORVALID_S  19UL
#define MDM32_EVTMSK1_EVTMSK0_FIFORVALID_BM            0x00080000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFORVALID_M  0x00080000UL
// enums for bitfield EVTMSK1_EVTMSK0_FIFORVALID (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FIFORVALID_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FIFORVALID_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_FIFOWREADY
#define MDM32_EVTMSK1_EVTMSK0_FIFOWREADY               18UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOWREADY_S  18UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWREADY_BM            0x00040000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOWREADY_M  0x00040000UL
// enums for bitfield EVTMSK1_EVTMSK0_FIFOWREADY (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWREADY_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWREADY_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_CLKENBAUD
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUD                17UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKENBAUD_S   17UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUD_BM             0x00020000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKENBAUD_M   0x00020000UL
// enums for bitfield EVTMSK1_EVTMSK0_CLKENBAUD (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUD_DIS            0x0UL
#define MDM32_EVTMSK1_EVTMSK0_CLKENBAUD_EN             0x1UL
// bitfield: EVTMSK1_EVTMSK0_PREAMBLEDONE
#define MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE             16UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE_S 16UL
#define MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE_BM          0x00010000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE_M 0x00010000UL
// enums for bitfield EVTMSK1_EVTMSK0_PREAMBLEDONE (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE_DIS         0x0UL
#define MDM32_EVTMSK1_EVTMSK0_PREAMBLEDONE_EN          0x1UL
// bitfield: EVTMSK1_EVTMSK0_PBEDAT
#define MDM32_EVTMSK1_EVTMSK0_PBEDAT                   15UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PBEDAT_S      15UL
#define MDM32_EVTMSK1_EVTMSK0_PBEDAT_BM                0x00008000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PBEDAT_M      0x00008000UL
// enums for bitfield EVTMSK1_EVTMSK0_PBEDAT (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_PBEDAT_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_PBEDAT_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_PBECMD
#define MDM32_EVTMSK1_EVTMSK0_PBECMD                   14UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PBECMD_S      14UL
#define MDM32_EVTMSK1_EVTMSK0_PBECMD_BM                0x00004000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_PBECMD_M      0x00004000UL
// enums for bitfield EVTMSK1_EVTMSK0_PBECMD (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_PBECMD_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_PBECMD_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_RFEDAT
#define MDM32_EVTMSK1_EVTMSK0_RFEDAT                   13UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_RFEDAT_S      13UL
#define MDM32_EVTMSK1_EVTMSK0_RFEDAT_BM                0x00002000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_RFEDAT_M      0x00002000UL
// enums for bitfield EVTMSK1_EVTMSK0_RFEDAT (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_RFEDAT_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_RFEDAT_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_BDEC
#define MDM32_EVTMSK1_EVTMSK0_BDEC                     12UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_BDEC_S        12UL
#define MDM32_EVTMSK1_EVTMSK0_BDEC_BM                  0x00001000UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_BDEC_M        0x00001000UL
// enums for bitfield EVTMSK1_EVTMSK0_BDEC (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_BDEC_DIS                 0x0UL
#define MDM32_EVTMSK1_EVTMSK0_BDEC_EN                  0x1UL
// bitfield: EVTMSK1_EVTMSK0_FRAC
#define MDM32_EVTMSK1_EVTMSK0_FRAC                     11UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FRAC_S        11UL
#define MDM32_EVTMSK1_EVTMSK0_FRAC_BM                  0x00000800UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FRAC_M        0x00000800UL
// enums for bitfield EVTMSK1_EVTMSK0_FRAC (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FRAC_DIS                 0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FRAC_EN                  0x1UL
// bitfield: EVTMSK1_EVTMSK0_SYSTIMEVT2
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2               10UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2_S  10UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2_BM            0x00000400UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2_M  0x00000400UL
// enums for bitfield EVTMSK1_EVTMSK0_SYSTIMEVT2 (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT2_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_SYSTIMEVT1
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1               9UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1_S  9UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1_BM            0x00000200UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1_M  0x00000200UL
// enums for bitfield EVTMSK1_EVTMSK0_SYSTIMEVT1 (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT1_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_SYSTIMEVT0
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0               8UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0_S  8UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0_BM            0x00000100UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0_M  0x00000100UL
// enums for bitfield EVTMSK1_EVTMSK0_SYSTIMEVT0 (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_SYSTIMEVT0_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_FIFOWR
#define MDM32_EVTMSK1_EVTMSK0_FIFOWR                   7UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOWR_S      7UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWR_BM                0x00000080UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOWR_M      0x00000080UL
// enums for bitfield EVTMSK1_EVTMSK0_FIFOWR (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWR_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOWR_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_COUNTER
#define MDM32_EVTMSK1_EVTMSK0_COUNTER                  6UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_COUNTER_S     6UL
#define MDM32_EVTMSK1_EVTMSK0_COUNTER_BM               0x00000040UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_COUNTER_M     0x00000040UL
// enums for bitfield EVTMSK1_EVTMSK0_COUNTER (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_COUNTER_DIS              0x0UL
#define MDM32_EVTMSK1_EVTMSK0_COUNTER_EN               0x1UL
// bitfield: EVTMSK1_EVTMSK0_RFECMD
#define MDM32_EVTMSK1_EVTMSK0_RFECMD                   5UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_RFECMD_S      5UL
#define MDM32_EVTMSK1_EVTMSK0_RFECMD_BM                0x00000020UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_RFECMD_M      0x00000020UL
// enums for bitfield EVTMSK1_EVTMSK0_RFECMD (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_RFECMD_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_RFECMD_EN                0x1UL
// bitfield: EVTMSK1_EVTMSK0_FIFOOVFL
#define MDM32_EVTMSK1_EVTMSK0_FIFOOVFL                 4UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOOVFL_S    4UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOOVFL_BM              0x00000010UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOOVFL_M    0x00000010UL
// enums for bitfield EVTMSK1_EVTMSK0_FIFOOVFL (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOOVFL_DIS             0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOOVFL_EN              0x1UL
// bitfield: EVTMSK1_EVTMSK0_FIFOUNFL
#define MDM32_EVTMSK1_EVTMSK0_FIFOUNFL                 3UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOUNFL_S    3UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOUNFL_BM              0x00000008UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_FIFOUNFL_M    0x00000008UL
// enums for bitfield EVTMSK1_EVTMSK0_FIFOUNFL (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOUNFL_DIS             0x0UL
#define MDM32_EVTMSK1_EVTMSK0_FIFOUNFL_EN              0x1UL
// bitfield: EVTMSK1_EVTMSK0_CLKEN4BAUD
#define MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD               2UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD_S  2UL
#define MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD_BM            0x00000004UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD_M  0x00000004UL
// enums for bitfield EVTMSK1_EVTMSK0_CLKEN4BAUD (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD_DIS           0x0UL
#define MDM32_EVTMSK1_EVTMSK0_CLKEN4BAUD_EN            0x1UL
// bitfield: EVTMSK1_EVTMSK0_TIMER
#define MDM32_EVTMSK1_EVTMSK0_TIMER                    1UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_TIMER_S       1UL
#define MDM32_EVTMSK1_EVTMSK0_TIMER_BM                 0x00000002UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_TIMER_M       0x00000002UL
// enums for bitfield EVTMSK1_EVTMSK0_TIMER (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_TIMER_DIS                0x0UL
#define MDM32_EVTMSK1_EVTMSK0_TIMER_EN                 0x1UL
// bitfield: EVTMSK1_EVTMSK0_MDMAPI
#define MDM32_EVTMSK1_EVTMSK0_MDMAPI                   0UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_MDMAPI_S      0UL
#define MDM32_EVTMSK1_EVTMSK0_MDMAPI_BM                0x00000001UL
#define RF24_MDM32_EVTMSK1_EVTMSK0_MDMAPI_M      0x00000001UL
// enums for bitfield EVTMSK1_EVTMSK0_MDMAPI (width: 1)UL
#define MDM32_EVTMSK1_EVTMSK0_MDMAPI_DIS               0x0UL
#define MDM32_EVTMSK1_EVTMSK0_MDMAPI_EN                0x1UL
// --------------------------------------------------------------
// EVTMSK2
// 
#define MDM32_EVTMSK2_ADR (MDM32_BASE + 0x0020UL)
static volatile unsigned long* const SP_MDM32_EVTMSK2 = (unsigned long*) MDM32_EVTMSK2_ADR;
#define S_MDM32_EVTMSK2 (*SP_MDM32_EVTMSK2)
#define RF24_MDM32_O_EVTMSK2                       32
// bitfield: EVTMSK2_GPI1
#define MDM32_EVTMSK2_GPI1                             15UL
#define RF24_MDM32_EVTMSK2_GPI1_S                15UL
#define MDM32_EVTMSK2_GPI1_BM                          0x00008000UL
#define RF24_MDM32_EVTMSK2_GPI1_M                0x00008000UL
// enums for bitfield EVTMSK2_GPI1 (width: 1)UL
#define MDM32_EVTMSK2_GPI1_DIS                         0x0UL
#define MDM32_EVTMSK2_GPI1_EN                          0x1UL
// bitfield: EVTMSK2_GPI0
#define MDM32_EVTMSK2_GPI0                             14UL
#define RF24_MDM32_EVTMSK2_GPI0_S                14UL
#define MDM32_EVTMSK2_GPI0_BM                          0x00004000UL
#define RF24_MDM32_EVTMSK2_GPI0_M                0x00004000UL
// enums for bitfield EVTMSK2_GPI0 (width: 1)UL
#define MDM32_EVTMSK2_GPI0_DIS                         0x0UL
#define MDM32_EVTMSK2_GPI0_EN                          0x1UL
// bitfield: EVTMSK2_C1BEBLOADED
#define MDM32_EVTMSK2_C1BEBLOADED                      12UL
#define RF24_MDM32_EVTMSK2_C1BEBLOADED_S         12UL
#define MDM32_EVTMSK2_C1BEBLOADED_BM                   0x00001000UL
#define RF24_MDM32_EVTMSK2_C1BEBLOADED_M         0x00001000UL
// enums for bitfield EVTMSK2_C1BEBLOADED (width: 1)UL
#define MDM32_EVTMSK2_C1BEBLOADED_DIS                  0x0UL
#define MDM32_EVTMSK2_C1BEBLOADED_EN                   0x1UL
// bitfield: EVTMSK2_C1BECMBANY
#define MDM32_EVTMSK2_C1BECMBANY                       11UL
#define RF24_MDM32_EVTMSK2_C1BECMBANY_S          11UL
#define MDM32_EVTMSK2_C1BECMBANY_BM                    0x00000800UL
#define RF24_MDM32_EVTMSK2_C1BECMBANY_M          0x00000800UL
// enums for bitfield EVTMSK2_C1BECMBANY (width: 1)UL
#define MDM32_EVTMSK2_C1BECMBANY_DIS                   0x0UL
#define MDM32_EVTMSK2_C1BECMBANY_EN                    0x1UL
// bitfield: EVTMSK2_C1BECMBNEG
#define MDM32_EVTMSK2_C1BECMBNEG                       10UL
#define RF24_MDM32_EVTMSK2_C1BECMBNEG_S          10UL
#define MDM32_EVTMSK2_C1BECMBNEG_BM                    0x00000400UL
#define RF24_MDM32_EVTMSK2_C1BECMBNEG_M          0x00000400UL
// enums for bitfield EVTMSK2_C1BECMBNEG (width: 1)UL
#define MDM32_EVTMSK2_C1BECMBNEG_DIS                   0x0UL
#define MDM32_EVTMSK2_C1BECMBNEG_EN                    0x1UL
// bitfield: EVTMSK2_C1BECMBPOS
#define MDM32_EVTMSK2_C1BECMBPOS                       9UL
#define RF24_MDM32_EVTMSK2_C1BECMBPOS_S          9UL
#define MDM32_EVTMSK2_C1BECMBPOS_BM                    0x00000200UL
#define RF24_MDM32_EVTMSK2_C1BECMBPOS_M          0x00000200UL
// enums for bitfield EVTMSK2_C1BECMBPOS (width: 1)UL
#define MDM32_EVTMSK2_C1BECMBPOS_DIS                   0x0UL
#define MDM32_EVTMSK2_C1BECMBPOS_EN                    0x1UL
// bitfield: EVTMSK2_C1BECANY
#define MDM32_EVTMSK2_C1BECANY                         8UL
#define RF24_MDM32_EVTMSK2_C1BECANY_S            8UL
#define MDM32_EVTMSK2_C1BECANY_BM                      0x00000100UL
#define RF24_MDM32_EVTMSK2_C1BECANY_M            0x00000100UL
// enums for bitfield EVTMSK2_C1BECANY (width: 1)UL
#define MDM32_EVTMSK2_C1BECANY_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BECANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BECNEG
#define MDM32_EVTMSK2_C1BECNEG                         7UL
#define RF24_MDM32_EVTMSK2_C1BECNEG_S            7UL
#define MDM32_EVTMSK2_C1BECNEG_BM                      0x00000080UL
#define RF24_MDM32_EVTMSK2_C1BECNEG_M            0x00000080UL
// enums for bitfield EVTMSK2_C1BECNEG (width: 1)UL
#define MDM32_EVTMSK2_C1BECNEG_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BECNEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BECPOS
#define MDM32_EVTMSK2_C1BECPOS                         6UL
#define RF24_MDM32_EVTMSK2_C1BECPOS_S            6UL
#define MDM32_EVTMSK2_C1BECPOS_BM                      0x00000040UL
#define RF24_MDM32_EVTMSK2_C1BECPOS_M            0x00000040UL
// enums for bitfield EVTMSK2_C1BECPOS (width: 1)UL
#define MDM32_EVTMSK2_C1BECPOS_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BECPOS_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBANY
#define MDM32_EVTMSK2_C1BEBANY                         5UL
#define RF24_MDM32_EVTMSK2_C1BEBANY_S            5UL
#define MDM32_EVTMSK2_C1BEBANY_BM                      0x00000020UL
#define RF24_MDM32_EVTMSK2_C1BEBANY_M            0x00000020UL
// enums for bitfield EVTMSK2_C1BEBANY (width: 1)UL
#define MDM32_EVTMSK2_C1BEBANY_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEBANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBNEG
#define MDM32_EVTMSK2_C1BEBNEG                         4UL
#define RF24_MDM32_EVTMSK2_C1BEBNEG_S            4UL
#define MDM32_EVTMSK2_C1BEBNEG_BM                      0x00000010UL
#define RF24_MDM32_EVTMSK2_C1BEBNEG_M            0x00000010UL
// enums for bitfield EVTMSK2_C1BEBNEG (width: 1)UL
#define MDM32_EVTMSK2_C1BEBNEG_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEBNEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BEBPOS
#define MDM32_EVTMSK2_C1BEBPOS                         3UL
#define RF24_MDM32_EVTMSK2_C1BEBPOS_S            3UL
#define MDM32_EVTMSK2_C1BEBPOS_BM                      0x00000008UL
#define RF24_MDM32_EVTMSK2_C1BEBPOS_M            0x00000008UL
// enums for bitfield EVTMSK2_C1BEBPOS (width: 1)UL
#define MDM32_EVTMSK2_C1BEBPOS_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEBPOS_EN                      0x1UL
// bitfield: EVTMSK2_C1BEAANY
#define MDM32_EVTMSK2_C1BEAANY                         2UL
#define RF24_MDM32_EVTMSK2_C1BEAANY_S            2UL
#define MDM32_EVTMSK2_C1BEAANY_BM                      0x00000004UL
#define RF24_MDM32_EVTMSK2_C1BEAANY_M            0x00000004UL
// enums for bitfield EVTMSK2_C1BEAANY (width: 1)UL
#define MDM32_EVTMSK2_C1BEAANY_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEAANY_EN                      0x1UL
// bitfield: EVTMSK2_C1BEANEG
#define MDM32_EVTMSK2_C1BEANEG                         1UL
#define RF24_MDM32_EVTMSK2_C1BEANEG_S            1UL
#define MDM32_EVTMSK2_C1BEANEG_BM                      0x00000002UL
#define RF24_MDM32_EVTMSK2_C1BEANEG_M            0x00000002UL
// enums for bitfield EVTMSK2_C1BEANEG (width: 1)UL
#define MDM32_EVTMSK2_C1BEANEG_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEANEG_EN                      0x1UL
// bitfield: EVTMSK2_C1BEAPOS
#define MDM32_EVTMSK2_C1BEAPOS                         0UL
#define RF24_MDM32_EVTMSK2_C1BEAPOS_S            0UL
#define MDM32_EVTMSK2_C1BEAPOS_BM                      0x00000001UL
#define RF24_MDM32_EVTMSK2_C1BEAPOS_M            0x00000001UL
// enums for bitfield EVTMSK2_C1BEAPOS (width: 1)UL
#define MDM32_EVTMSK2_C1BEAPOS_DIS                     0x0UL
#define MDM32_EVTMSK2_C1BEAPOS_EN                      0x1UL
// --------------------------------------------------------------
// EVTCLR1_EVTCLR0
// 
#define MDM32_EVTCLR1_EVTCLR0_ADR (MDM32_BASE + 0x0024UL)
static volatile unsigned long* const SP_MDM32_EVTCLR1_EVTCLR0 = (unsigned long*) MDM32_EVTCLR1_EVTCLR0_ADR;
#define S_MDM32_EVTCLR1_EVTCLR0 (*SP_MDM32_EVTCLR1_EVTCLR0)
#define RF24_MDM32_O_EVTCLR1_EVTCLR0               36
// bitfield: EVTCLR1_EVTCLR0_REFCLK
#define MDM32_EVTCLR1_EVTCLR0_REFCLK                   24UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_REFCLK_S      24UL
#define MDM32_EVTCLR1_EVTCLR0_REFCLK_BM                0x01000000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_REFCLK_M      0x01000000UL
// enums for bitfield EVTCLR1_EVTCLR0_REFCLK (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_REFCLK_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_REFCLK_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_S2RSTOP
#define MDM32_EVTCLR1_EVTCLR0_S2RSTOP                  23UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_S2RSTOP_S     23UL
#define MDM32_EVTCLR1_EVTCLR0_S2RSTOP_BM               0x00800000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_S2RSTOP_M     0x00800000UL
// enums for bitfield EVTCLR1_EVTCLR0_S2RSTOP (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_S2RSTOP_RETAIN           0x0UL
#define MDM32_EVTCLR1_EVTCLR0_S2RSTOP_CLEAR            0x1UL
// bitfield: EVTCLR1_EVTCLR0_SWQUFALSESYNC
#define MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC            22UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC_S 22UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC_BM         0x00400000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC_M 0x00400000UL
// enums for bitfield EVTCLR1_EVTCLR0_SWQUFALSESYNC (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC_RETAIN     0x0UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUFALSESYNC_CLEAR      0x1UL
// bitfield: EVTCLR1_EVTCLR0_SWQUSYNCED
#define MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED               21UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED_S  21UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED_BM            0x00200000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED_M  0x00200000UL
// enums for bitfield EVTCLR1_EVTCLR0_SWQUSYNCED (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_SWQUSYNCED_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_CLKENBAUDF
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF               20UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF_S  20UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF_BM            0x00100000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF_M  0x00100000UL
// enums for bitfield EVTCLR1_EVTCLR0_CLKENBAUDF (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUDF_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_FIFORVALID
#define MDM32_EVTCLR1_EVTCLR0_FIFORVALID               19UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFORVALID_S  19UL
#define MDM32_EVTCLR1_EVTCLR0_FIFORVALID_BM            0x00080000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFORVALID_M  0x00080000UL
// enums for bitfield EVTCLR1_EVTCLR0_FIFORVALID (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FIFORVALID_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FIFORVALID_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_FIFOWREADY
#define MDM32_EVTCLR1_EVTCLR0_FIFOWREADY               18UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOWREADY_S  18UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWREADY_BM            0x00040000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOWREADY_M  0x00040000UL
// enums for bitfield EVTCLR1_EVTCLR0_FIFOWREADY (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWREADY_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWREADY_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_CLKENBAUD
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUD                17UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKENBAUD_S   17UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUD_BM             0x00020000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKENBAUD_M   0x00020000UL
// enums for bitfield EVTCLR1_EVTCLR0_CLKENBAUD (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUD_RETAIN         0x0UL
#define MDM32_EVTCLR1_EVTCLR0_CLKENBAUD_CLEAR          0x1UL
// bitfield: EVTCLR1_EVTCLR0_PREAMBLEDONE
#define MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE             16UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE_S 16UL
#define MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE_BM          0x00010000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE_M 0x00010000UL
// enums for bitfield EVTCLR1_EVTCLR0_PREAMBLEDONE (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE_RETAIN      0x0UL
#define MDM32_EVTCLR1_EVTCLR0_PREAMBLEDONE_CLEAR       0x1UL
// bitfield: EVTCLR1_EVTCLR0_PBEDAT
#define MDM32_EVTCLR1_EVTCLR0_PBEDAT                   15UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PBEDAT_S      15UL
#define MDM32_EVTCLR1_EVTCLR0_PBEDAT_BM                0x00008000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PBEDAT_M      0x00008000UL
// enums for bitfield EVTCLR1_EVTCLR0_PBEDAT (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_PBEDAT_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_PBEDAT_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_PBECMD
#define MDM32_EVTCLR1_EVTCLR0_PBECMD                   14UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PBECMD_S      14UL
#define MDM32_EVTCLR1_EVTCLR0_PBECMD_BM                0x00004000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_PBECMD_M      0x00004000UL
// enums for bitfield EVTCLR1_EVTCLR0_PBECMD (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_PBECMD_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_PBECMD_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_RFEDAT
#define MDM32_EVTCLR1_EVTCLR0_RFEDAT                   13UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_RFEDAT_S      13UL
#define MDM32_EVTCLR1_EVTCLR0_RFEDAT_BM                0x00002000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_RFEDAT_M      0x00002000UL
// enums for bitfield EVTCLR1_EVTCLR0_RFEDAT (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_RFEDAT_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_RFEDAT_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_BDEC
#define MDM32_EVTCLR1_EVTCLR0_BDEC                     12UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_BDEC_S        12UL
#define MDM32_EVTCLR1_EVTCLR0_BDEC_BM                  0x00001000UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_BDEC_M        0x00001000UL
// enums for bitfield EVTCLR1_EVTCLR0_BDEC (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_BDEC_RETAIN              0x0UL
#define MDM32_EVTCLR1_EVTCLR0_BDEC_CLEAR               0x1UL
// bitfield: EVTCLR1_EVTCLR0_FRAC
#define MDM32_EVTCLR1_EVTCLR0_FRAC                     11UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FRAC_S        11UL
#define MDM32_EVTCLR1_EVTCLR0_FRAC_BM                  0x00000800UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FRAC_M        0x00000800UL
// enums for bitfield EVTCLR1_EVTCLR0_FRAC (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FRAC_RETAIN              0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FRAC_CLEAR               0x1UL
// bitfield: EVTCLR1_EVTCLR0_SYSTIMEVT2
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2               10UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2_S  10UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2_BM            0x00000400UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2_M  0x00000400UL
// enums for bitfield EVTCLR1_EVTCLR0_SYSTIMEVT2 (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT2_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_SYSTIMEVT1
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1               9UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1_S  9UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1_BM            0x00000200UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1_M  0x00000200UL
// enums for bitfield EVTCLR1_EVTCLR0_SYSTIMEVT1 (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT1_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_SYSTIMEVT0
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0               8UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0_S  8UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0_BM            0x00000100UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0_M  0x00000100UL
// enums for bitfield EVTCLR1_EVTCLR0_SYSTIMEVT0 (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_SYSTIMEVT0_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_FIFOWR
#define MDM32_EVTCLR1_EVTCLR0_FIFOWR                   7UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOWR_S      7UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWR_BM                0x00000080UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOWR_M      0x00000080UL
// enums for bitfield EVTCLR1_EVTCLR0_FIFOWR (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWR_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOWR_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_COUNTER
#define MDM32_EVTCLR1_EVTCLR0_COUNTER                  6UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_COUNTER_S     6UL
#define MDM32_EVTCLR1_EVTCLR0_COUNTER_BM               0x00000040UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_COUNTER_M     0x00000040UL
// enums for bitfield EVTCLR1_EVTCLR0_COUNTER (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_COUNTER_RETAIN           0x0UL
#define MDM32_EVTCLR1_EVTCLR0_COUNTER_CLEAR            0x1UL
// bitfield: EVTCLR1_EVTCLR0_RFECMD
#define MDM32_EVTCLR1_EVTCLR0_RFECMD                   5UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_RFECMD_S      5UL
#define MDM32_EVTCLR1_EVTCLR0_RFECMD_BM                0x00000020UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_RFECMD_M      0x00000020UL
// enums for bitfield EVTCLR1_EVTCLR0_RFECMD (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_RFECMD_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_RFECMD_CLEAR             0x1UL
// bitfield: EVTCLR1_EVTCLR0_FIFOOVFL
#define MDM32_EVTCLR1_EVTCLR0_FIFOOVFL                 4UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOOVFL_S    4UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOOVFL_BM              0x00000010UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOOVFL_M    0x00000010UL
// enums for bitfield EVTCLR1_EVTCLR0_FIFOOVFL (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOOVFL_RETAIN          0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOOVFL_CLEAR           0x1UL
// bitfield: EVTCLR1_EVTCLR0_FIFOUNFL
#define MDM32_EVTCLR1_EVTCLR0_FIFOUNFL                 3UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOUNFL_S    3UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOUNFL_BM              0x00000008UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_FIFOUNFL_M    0x00000008UL
// enums for bitfield EVTCLR1_EVTCLR0_FIFOUNFL (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOUNFL_RETAIN          0x0UL
#define MDM32_EVTCLR1_EVTCLR0_FIFOUNFL_CLEAR           0x1UL
// bitfield: EVTCLR1_EVTCLR0_CLKEN4BAUD
#define MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD               2UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD_S  2UL
#define MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD_BM            0x00000004UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD_M  0x00000004UL
// enums for bitfield EVTCLR1_EVTCLR0_CLKEN4BAUD (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD_RETAIN        0x0UL
#define MDM32_EVTCLR1_EVTCLR0_CLKEN4BAUD_CLEAR         0x1UL
// bitfield: EVTCLR1_EVTCLR0_TIMER
#define MDM32_EVTCLR1_EVTCLR0_TIMER                    1UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_TIMER_S       1UL
#define MDM32_EVTCLR1_EVTCLR0_TIMER_BM                 0x00000002UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_TIMER_M       0x00000002UL
// enums for bitfield EVTCLR1_EVTCLR0_TIMER (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_TIMER_RETAIN             0x0UL
#define MDM32_EVTCLR1_EVTCLR0_TIMER_CLEAR              0x1UL
// bitfield: EVTCLR1_EVTCLR0_MDMAPI
#define MDM32_EVTCLR1_EVTCLR0_MDMAPI                   0UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_MDMAPI_S      0UL
#define MDM32_EVTCLR1_EVTCLR0_MDMAPI_BM                0x00000001UL
#define RF24_MDM32_EVTCLR1_EVTCLR0_MDMAPI_M      0x00000001UL
// enums for bitfield EVTCLR1_EVTCLR0_MDMAPI (width: 1)UL
#define MDM32_EVTCLR1_EVTCLR0_MDMAPI_RETAIN            0x0UL
#define MDM32_EVTCLR1_EVTCLR0_MDMAPI_CLEAR             0x1UL
// --------------------------------------------------------------
// EVTCLR2
// 
#define MDM32_EVTCLR2_ADR (MDM32_BASE + 0x0028UL)
static volatile unsigned long* const SP_MDM32_EVTCLR2 = (unsigned long*) MDM32_EVTCLR2_ADR;
#define S_MDM32_EVTCLR2 (*SP_MDM32_EVTCLR2)
#define RF24_MDM32_O_EVTCLR2                       40
// bitfield: EVTCLR2_GPI1
#define MDM32_EVTCLR2_GPI1                             15UL
#define RF24_MDM32_EVTCLR2_GPI1_S                15UL
#define MDM32_EVTCLR2_GPI1_BM                          0x00008000UL
#define RF24_MDM32_EVTCLR2_GPI1_M                0x00008000UL
// enums for bitfield EVTCLR2_GPI1 (width: 1)UL
#define MDM32_EVTCLR2_GPI1_RETAIN                      0x0UL
#define MDM32_EVTCLR2_GPI1_CLEAR                       0x1UL
// bitfield: EVTCLR2_GPI0
#define MDM32_EVTCLR2_GPI0                             14UL
#define RF24_MDM32_EVTCLR2_GPI0_S                14UL
#define MDM32_EVTCLR2_GPI0_BM                          0x00004000UL
#define RF24_MDM32_EVTCLR2_GPI0_M                0x00004000UL
// enums for bitfield EVTCLR2_GPI0 (width: 1)UL
#define MDM32_EVTCLR2_GPI0_RETAIN                      0x0UL
#define MDM32_EVTCLR2_GPI0_CLEAR                       0x1UL
// bitfield: EVTCLR2_C1BEBLOADED
#define MDM32_EVTCLR2_C1BEBLOADED                      12UL
#define RF24_MDM32_EVTCLR2_C1BEBLOADED_S         12UL
#define MDM32_EVTCLR2_C1BEBLOADED_BM                   0x00001000UL
#define RF24_MDM32_EVTCLR2_C1BEBLOADED_M         0x00001000UL
// enums for bitfield EVTCLR2_C1BEBLOADED (width: 1)UL
#define MDM32_EVTCLR2_C1BEBLOADED_RETAIN               0x0UL
#define MDM32_EVTCLR2_C1BEBLOADED_CLEAR                0x1UL
// bitfield: EVTCLR2_C1BECMBANY
#define MDM32_EVTCLR2_C1BECMBANY                       11UL
#define RF24_MDM32_EVTCLR2_C1BECMBANY_S          11UL
#define MDM32_EVTCLR2_C1BECMBANY_BM                    0x00000800UL
#define RF24_MDM32_EVTCLR2_C1BECMBANY_M          0x00000800UL
// enums for bitfield EVTCLR2_C1BECMBANY (width: 1)UL
#define MDM32_EVTCLR2_C1BECMBANY_RETAIN                0x0UL
#define MDM32_EVTCLR2_C1BECMBANY_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECMBNEG
#define MDM32_EVTCLR2_C1BECMBNEG                       10UL
#define RF24_MDM32_EVTCLR2_C1BECMBNEG_S          10UL
#define MDM32_EVTCLR2_C1BECMBNEG_BM                    0x00000400UL
#define RF24_MDM32_EVTCLR2_C1BECMBNEG_M          0x00000400UL
// enums for bitfield EVTCLR2_C1BECMBNEG (width: 1)UL
#define MDM32_EVTCLR2_C1BECMBNEG_RETAIN                0x0UL
#define MDM32_EVTCLR2_C1BECMBNEG_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECMBPOS
#define MDM32_EVTCLR2_C1BECMBPOS                       9UL
#define RF24_MDM32_EVTCLR2_C1BECMBPOS_S          9UL
#define MDM32_EVTCLR2_C1BECMBPOS_BM                    0x00000200UL
#define RF24_MDM32_EVTCLR2_C1BECMBPOS_M          0x00000200UL
// enums for bitfield EVTCLR2_C1BECMBPOS (width: 1)UL
#define MDM32_EVTCLR2_C1BECMBPOS_RETAIN                0x0UL
#define MDM32_EVTCLR2_C1BECMBPOS_CLEAR                 0x1UL
// bitfield: EVTCLR2_C1BECANY
#define MDM32_EVTCLR2_C1BECANY                         8UL
#define RF24_MDM32_EVTCLR2_C1BECANY_S            8UL
#define MDM32_EVTCLR2_C1BECANY_BM                      0x00000100UL
#define RF24_MDM32_EVTCLR2_C1BECANY_M            0x00000100UL
// enums for bitfield EVTCLR2_C1BECANY (width: 1)UL
#define MDM32_EVTCLR2_C1BECANY_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BECANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BECNEG
#define MDM32_EVTCLR2_C1BECNEG                         7UL
#define RF24_MDM32_EVTCLR2_C1BECNEG_S            7UL
#define MDM32_EVTCLR2_C1BECNEG_BM                      0x00000080UL
#define RF24_MDM32_EVTCLR2_C1BECNEG_M            0x00000080UL
// enums for bitfield EVTCLR2_C1BECNEG (width: 1)UL
#define MDM32_EVTCLR2_C1BECNEG_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BECNEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BECPOS
#define MDM32_EVTCLR2_C1BECPOS                         6UL
#define RF24_MDM32_EVTCLR2_C1BECPOS_S            6UL
#define MDM32_EVTCLR2_C1BECPOS_BM                      0x00000040UL
#define RF24_MDM32_EVTCLR2_C1BECPOS_M            0x00000040UL
// enums for bitfield EVTCLR2_C1BECPOS (width: 1)UL
#define MDM32_EVTCLR2_C1BECPOS_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BECPOS_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBANY
#define MDM32_EVTCLR2_C1BEBANY                         5UL
#define RF24_MDM32_EVTCLR2_C1BEBANY_S            5UL
#define MDM32_EVTCLR2_C1BEBANY_BM                      0x00000020UL
#define RF24_MDM32_EVTCLR2_C1BEBANY_M            0x00000020UL
// enums for bitfield EVTCLR2_C1BEBANY (width: 1)UL
#define MDM32_EVTCLR2_C1BEBANY_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEBANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBNEG
#define MDM32_EVTCLR2_C1BEBNEG                         4UL
#define RF24_MDM32_EVTCLR2_C1BEBNEG_S            4UL
#define MDM32_EVTCLR2_C1BEBNEG_BM                      0x00000010UL
#define RF24_MDM32_EVTCLR2_C1BEBNEG_M            0x00000010UL
// enums for bitfield EVTCLR2_C1BEBNEG (width: 1)UL
#define MDM32_EVTCLR2_C1BEBNEG_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEBNEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEBPOS
#define MDM32_EVTCLR2_C1BEBPOS                         3UL
#define RF24_MDM32_EVTCLR2_C1BEBPOS_S            3UL
#define MDM32_EVTCLR2_C1BEBPOS_BM                      0x00000008UL
#define RF24_MDM32_EVTCLR2_C1BEBPOS_M            0x00000008UL
// enums for bitfield EVTCLR2_C1BEBPOS (width: 1)UL
#define MDM32_EVTCLR2_C1BEBPOS_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEBPOS_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEAANY
#define MDM32_EVTCLR2_C1BEAANY                         2UL
#define RF24_MDM32_EVTCLR2_C1BEAANY_S            2UL
#define MDM32_EVTCLR2_C1BEAANY_BM                      0x00000004UL
#define RF24_MDM32_EVTCLR2_C1BEAANY_M            0x00000004UL
// enums for bitfield EVTCLR2_C1BEAANY (width: 1)UL
#define MDM32_EVTCLR2_C1BEAANY_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEAANY_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEANEG
#define MDM32_EVTCLR2_C1BEANEG                         1UL
#define RF24_MDM32_EVTCLR2_C1BEANEG_S            1UL
#define MDM32_EVTCLR2_C1BEANEG_BM                      0x00000002UL
#define RF24_MDM32_EVTCLR2_C1BEANEG_M            0x00000002UL
// enums for bitfield EVTCLR2_C1BEANEG (width: 1)UL
#define MDM32_EVTCLR2_C1BEANEG_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEANEG_CLEAR                   0x1UL
// bitfield: EVTCLR2_C1BEAPOS
#define MDM32_EVTCLR2_C1BEAPOS                         0UL
#define RF24_MDM32_EVTCLR2_C1BEAPOS_S            0UL
#define MDM32_EVTCLR2_C1BEAPOS_BM                      0x00000001UL
#define RF24_MDM32_EVTCLR2_C1BEAPOS_M            0x00000001UL
// enums for bitfield EVTCLR2_C1BEAPOS (width: 1)UL
#define MDM32_EVTCLR2_C1BEAPOS_RETAIN                  0x0UL
#define MDM32_EVTCLR2_C1BEAPOS_CLEAR                   0x1UL
// --------------------------------------------------------------
// API_PDREQ
// 
#define MDM32_API_PDREQ_ADR (MDM32_BASE + 0x002CUL)
static volatile unsigned long* const SP_MDM32_API_PDREQ = (unsigned long*) MDM32_API_PDREQ_ADR;
#define S_MDM32_API_PDREQ (*SP_MDM32_API_PDREQ)
#define RF24_MDM32_O_API_PDREQ                     44
// bitfield: API_PDREQ_PROTOCOLID
#define MDM32_API_PDREQ_PROTOCOLID                     20UL
#define RF24_MDM32_API_PDREQ_PROTOCOLID_S        20UL
#define MDM32_API_PDREQ_PROTOCOLID_BM                  0x00F00000UL
#define RF24_MDM32_API_PDREQ_PROTOCOLID_M        0x00F00000UL
// enums for bitfield API_PDREQ_PROTOCOLID (width: 4)UL
#define MDM32_API_PDREQ_PROTOCOLID_ALLZEROS            0x0UL
#define MDM32_API_PDREQ_PROTOCOLID_ALLONES             0xFUL
// bitfield: API_PDREQ_MDMCMD
#define MDM32_API_PDREQ_MDMCMD                         16UL
#define RF24_MDM32_API_PDREQ_MDMCMD_S            16UL
#define MDM32_API_PDREQ_MDMCMD_BM                      0x000F0000UL
#define RF24_MDM32_API_PDREQ_MDMCMD_M            0x000F0000UL
// enums for bitfield API_PDREQ_MDMCMD (width: 4)UL
#define MDM32_API_PDREQ_MDMCMD_ALLZEROS                0x0UL
#define MDM32_API_PDREQ_MDMCMD_ALLONES                 0xFUL
// bitfield: API_PDREQ_TOPSMPDREQ
#define MDM32_API_PDREQ_TOPSMPDREQ                     0UL
#define RF24_MDM32_API_PDREQ_TOPSMPDREQ_S        0UL
#define MDM32_API_PDREQ_TOPSMPDREQ_BM                  0x00000001UL
#define RF24_MDM32_API_PDREQ_TOPSMPDREQ_M        0x00000001UL
// enums for bitfield API_PDREQ_TOPSMPDREQ (width: 1)UL
#define MDM32_API_PDREQ_TOPSMPDREQ_OFF                 0x0UL
#define MDM32_API_PDREQ_TOPSMPDREQ_ON                  0x1UL
// --------------------------------------------------------------
// CMDPAR1_CMDPAR0
// 
#define MDM32_CMDPAR1_CMDPAR0_ADR (MDM32_BASE + 0x0030UL)
static volatile unsigned long* const SP_MDM32_CMDPAR1_CMDPAR0 = (unsigned long*) MDM32_CMDPAR1_CMDPAR0_ADR;
#define S_MDM32_CMDPAR1_CMDPAR0 (*SP_MDM32_CMDPAR1_CMDPAR0)
#define RF24_MDM32_O_CMDPAR1_CMDPAR0               48
// bitfield: CMDPAR1_CMDPAR0_CMDPAR1_VAL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL              16UL
#define RF24_MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL_S 16UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL_BM           0xFFFF0000UL
#define RF24_MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL_M 0xFFFF0000UL
// enums for bitfield CMDPAR1_CMDPAR0_CMDPAR1_VAL (width: 16)UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL_ALLZEROS     0x0000UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR1_VAL_ALLONES      0xFFFFUL
// bitfield: CMDPAR1_CMDPAR0_CMDPAR0_VAL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL              0UL
#define RF24_MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL_S 0UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL_BM           0x0000FFFFUL
#define RF24_MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL_M 0x0000FFFFUL
// enums for bitfield CMDPAR1_CMDPAR0_CMDPAR0_VAL (width: 16)UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL_ALLZEROS     0x0000UL
#define MDM32_CMDPAR1_CMDPAR0_CMDPAR0_VAL_ALLONES      0xFFFFUL
// --------------------------------------------------------------
// MSGBOX_CMDPAR2
// 
#define MDM32_MSGBOX_CMDPAR2_ADR (MDM32_BASE + 0x0034UL)
static volatile unsigned long* const SP_MDM32_MSGBOX_CMDPAR2 = (unsigned long*) MDM32_MSGBOX_CMDPAR2_ADR;
#define S_MDM32_MSGBOX_CMDPAR2 (*SP_MDM32_MSGBOX_CMDPAR2)
#define RF24_MDM32_O_MSGBOX_CMDPAR2                52
// bitfield: MSGBOX_CMDPAR2_MSGBOX_VAL
#define MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL                16UL
#define RF24_MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL_S   16UL
#define MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL_BM             0x00FF0000UL
#define RF24_MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL_M   0x00FF0000UL
// enums for bitfield MSGBOX_CMDPAR2_MSGBOX_VAL (width: 8)UL
#define MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL_ALLZEROS       0x00UL
#define MDM32_MSGBOX_CMDPAR2_MSGBOX_VAL_ALLONES        0xFFUL
// bitfield: MSGBOX_CMDPAR2_CMDPAR2_VAL
#define MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL               0UL
#define RF24_MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL_S  0UL
#define MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL_BM            0x0000FFFFUL
#define RF24_MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL_M  0x0000FFFFUL
// enums for bitfield MSGBOX_CMDPAR2_CMDPAR2_VAL (width: 16)UL
#define MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL_ALLZEROS      0x0000UL
#define MDM32_MSGBOX_CMDPAR2_CMDPAR2_VAL_ALLONES       0xFFFFUL
// --------------------------------------------------------------
// FIFOWR_FREQ
// 
#define MDM32_FIFOWR_FREQ_ADR (MDM32_BASE + 0x0038UL)
static volatile unsigned long* const SP_MDM32_FIFOWR_FREQ = (unsigned long*) MDM32_FIFOWR_FREQ_ADR;
#define S_MDM32_FIFOWR_FREQ (*SP_MDM32_FIFOWR_FREQ)
#define RF24_MDM32_O_FIFOWR_FREQ                   56
// bitfield: FIFOWR_FREQ_PAYLOADIN
#define MDM32_FIFOWR_FREQ_PAYLOADIN                    16UL
#define RF24_MDM32_FIFOWR_FREQ_PAYLOADIN_S       16UL
#define MDM32_FIFOWR_FREQ_PAYLOADIN_BM                 0xFFFF0000UL
#define RF24_MDM32_FIFOWR_FREQ_PAYLOADIN_M       0xFFFF0000UL
// enums for bitfield FIFOWR_FREQ_PAYLOADIN (width: 16)UL
#define MDM32_FIFOWR_FREQ_PAYLOADIN_ALLZEROS           0x0000UL
#define MDM32_FIFOWR_FREQ_PAYLOADIN_ALLONES            0xFFFFUL
// bitfield: FIFOWR_FREQ_OFFSET
#define MDM32_FIFOWR_FREQ_OFFSET                       0UL
#define RF24_MDM32_FIFOWR_FREQ_OFFSET_S          0UL
#define MDM32_FIFOWR_FREQ_OFFSET_BM                    0x0000FFFFUL
#define RF24_MDM32_FIFOWR_FREQ_OFFSET_M          0x0000FFFFUL
// enums for bitfield FIFOWR_FREQ_OFFSET (width: 16)UL
#define MDM32_FIFOWR_FREQ_OFFSET_ALLZEROS              0x0000UL
#define MDM32_FIFOWR_FREQ_OFFSET_ALLONES               0xFFFFUL
// --------------------------------------------------------------
// FIFORD
// 
#define MDM32_FIFORD_ADR (MDM32_BASE + 0x003CUL)
static volatile unsigned long* const SP_MDM32_FIFORD = (unsigned long*) MDM32_FIFORD_ADR;
#define S_MDM32_FIFORD (*SP_MDM32_FIFORD)
#define RF24_MDM32_O_FIFORD                        60
// bitfield: FIFORD_PAYLOADOUT
#define MDM32_FIFORD_PAYLOADOUT                        0UL
#define RF24_MDM32_FIFORD_PAYLOADOUT_S           0UL
#define MDM32_FIFORD_PAYLOADOUT_BM                     0x0000FFFFUL
#define RF24_MDM32_FIFORD_PAYLOADOUT_M           0x0000FFFFUL
// enums for bitfield FIFORD_PAYLOADOUT (width: 16)UL
#define MDM32_FIFORD_PAYLOADOUT_ALLZEROS               0x0000UL
#define MDM32_FIFORD_PAYLOADOUT_ALLONES                0xFFFFUL
// --------------------------------------------------------------
// FIFORDCTRL_FIFOWRCTRL
// 
#define MDM32_FIFORDCTRL_FIFOWRCTRL_ADR (MDM32_BASE + 0x0040UL)
static volatile unsigned long* const SP_MDM32_FIFORDCTRL_FIFOWRCTRL = (unsigned long*) MDM32_FIFORDCTRL_FIFOWRCTRL_ADR;
#define S_MDM32_FIFORDCTRL_FIFOWRCTRL (*SP_MDM32_FIFORDCTRL_FIFOWRCTRL)
#define RF24_MDM32_O_FIFORDCTRL_FIFOWRCTRL         64
// bitfield: FIFORDCTRL_FIFOWRCTRL_FIFORDPORT
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT         20UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_S 20UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_BM      0x00300000UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_M 0x00300000UL
// enums for bitfield FIFORDCTRL_FIFOWRCTRL_FIFORDPORT (width: 2)UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_MDMFIFORD 0x0UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_MODEM   0x1UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFORDPORT_PBE     0x2UL
// bitfield: FIFORDCTRL_FIFOWRCTRL_WORDSZRD
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD           16UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_S 16UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BM        0x000F0000UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_M 0x000F0000UL
// enums for bitfield FIFORDCTRL_FIFOWRCTRL_WORDSZRD (width: 4)UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS1     0x0UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS2     0x1UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS3     0x2UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS4     0x3UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS5     0x4UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS6     0x5UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS7     0x6UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS8     0x7UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS9     0x8UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS10    0x9UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS11    0xAUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS12    0xBUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS13    0xCUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS14    0xDUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS15    0xEUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZRD_BITS16    0xFUL
// bitfield: FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT         4UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_S 4UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_BM      0x00000030UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_M 0x00000030UL
// enums for bitfield FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT (width: 2)UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_MDMFIFOWR 0x0UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_MODEM   0x1UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_FIFOWRPORT_PBE     0x2UL
// bitfield: FIFORDCTRL_FIFOWRCTRL_WORDSZWR
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR           0UL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_S 0UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BM        0x0000000FUL
#define RF24_MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_M 0x0000000FUL
// enums for bitfield FIFORDCTRL_FIFOWRCTRL_WORDSZWR (width: 4)UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS1     0x0UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS2     0x1UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS3     0x2UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS4     0x3UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS5     0x4UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS6     0x5UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS7     0x6UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS8     0x7UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS9     0x8UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS10    0x9UL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS11    0xAUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS12    0xBUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS13    0xCUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS14    0xDUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS15    0xEUL
#define MDM32_FIFORDCTRL_FIFOWRCTRL_WORDSZWR_BITS16    0xFUL
// --------------------------------------------------------------
// FIFOSTA
// 
#define MDM32_FIFOSTA_ADR (MDM32_BASE + 0x0044UL)
static volatile unsigned long* const SP_MDM32_FIFOSTA = (unsigned long*) MDM32_FIFOSTA_ADR;
#define S_MDM32_FIFOSTA (*SP_MDM32_FIFOSTA)
#define RF24_MDM32_O_FIFOSTA                       68
// bitfield: FIFOSTA_OVERFLOW
#define MDM32_FIFOSTA_OVERFLOW                         21UL
#define RF24_MDM32_FIFOSTA_OVERFLOW_S            21UL
#define MDM32_FIFOSTA_OVERFLOW_BM                      0x00200000UL
#define RF24_MDM32_FIFOSTA_OVERFLOW_M            0x00200000UL
// enums for bitfield FIFOSTA_OVERFLOW (width: 1)UL
#define MDM32_FIFOSTA_OVERFLOW_ZERO                    0x0UL
#define MDM32_FIFOSTA_OVERFLOW_ONE                     0x1UL
// bitfield: FIFOSTA_ALMOSTFULL
#define MDM32_FIFOSTA_ALMOSTFULL                       20UL
#define RF24_MDM32_FIFOSTA_ALMOSTFULL_S          20UL
#define MDM32_FIFOSTA_ALMOSTFULL_BM                    0x00100000UL
#define RF24_MDM32_FIFOSTA_ALMOSTFULL_M          0x00100000UL
// enums for bitfield FIFOSTA_ALMOSTFULL (width: 1)UL
#define MDM32_FIFOSTA_ALMOSTFULL_ZERO                  0x0UL
#define MDM32_FIFOSTA_ALMOSTFULL_ONE                   0x1UL
// bitfield: FIFOSTA_ALMOSTEMPTY
#define MDM32_FIFOSTA_ALMOSTEMPTY                      19UL
#define RF24_MDM32_FIFOSTA_ALMOSTEMPTY_S         19UL
#define MDM32_FIFOSTA_ALMOSTEMPTY_BM                   0x00080000UL
#define RF24_MDM32_FIFOSTA_ALMOSTEMPTY_M         0x00080000UL
// enums for bitfield FIFOSTA_ALMOSTEMPTY (width: 1)UL
#define MDM32_FIFOSTA_ALMOSTEMPTY_ZERO                 0x0UL
#define MDM32_FIFOSTA_ALMOSTEMPTY_ONE                  0x1UL
// bitfield: FIFOSTA_UNDERFLOW
#define MDM32_FIFOSTA_UNDERFLOW                        18UL
#define RF24_MDM32_FIFOSTA_UNDERFLOW_S           18UL
#define MDM32_FIFOSTA_UNDERFLOW_BM                     0x00040000UL
#define RF24_MDM32_FIFOSTA_UNDERFLOW_M           0x00040000UL
// enums for bitfield FIFOSTA_UNDERFLOW (width: 1)UL
#define MDM32_FIFOSTA_UNDERFLOW_ZERO                   0x0UL
#define MDM32_FIFOSTA_UNDERFLOW_ONE                    0x1UL
// bitfield: FIFOSTA_RXVALID
#define MDM32_FIFOSTA_RXVALID                          17UL
#define RF24_MDM32_FIFOSTA_RXVALID_S             17UL
#define MDM32_FIFOSTA_RXVALID_BM                       0x00020000UL
#define RF24_MDM32_FIFOSTA_RXVALID_M             0x00020000UL
// enums for bitfield FIFOSTA_RXVALID (width: 1)UL
#define MDM32_FIFOSTA_RXVALID_ZERO                     0x0UL
#define MDM32_FIFOSTA_RXVALID_ONE                      0x1UL
// bitfield: FIFOSTA_TXREADY
#define MDM32_FIFOSTA_TXREADY                          16UL
#define RF24_MDM32_FIFOSTA_TXREADY_S             16UL
#define MDM32_FIFOSTA_TXREADY_BM                       0x00010000UL
#define RF24_MDM32_FIFOSTA_TXREADY_M             0x00010000UL
// enums for bitfield FIFOSTA_TXREADY (width: 1)UL
#define MDM32_FIFOSTA_TXREADY_ZERO                     0x0UL
#define MDM32_FIFOSTA_TXREADY_ONE                      0x1UL
// --------------------------------------------------------------
// RFEDATIN0_RFEDATOUT0
// 
#define MDM32_RFEDATIN0_RFEDATOUT0_ADR (MDM32_BASE + 0x0048UL)
static volatile unsigned long* const SP_MDM32_RFEDATIN0_RFEDATOUT0 = (unsigned long*) MDM32_RFEDATIN0_RFEDATOUT0_ADR;
#define S_MDM32_RFEDATIN0_RFEDATOUT0 (*SP_MDM32_RFEDATIN0_RFEDATOUT0)
#define RF24_MDM32_O_RFEDATIN0_RFEDATOUT0          72
// bitfield: RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL       16UL
#define RF24_MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL_S 16UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL_BM    0xFFFF0000UL
#define RF24_MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL_M 0xFFFF0000UL
// enums for bitfield RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL (width: 16)UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL_ALLZEROS 0x0000UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATIN0_VAL_ALLONES 0xFFFFUL
// bitfield: RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL      0UL
#define RF24_MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL_S 0UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL_BM   0x0000FFFFUL
#define RF24_MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL_M 0x0000FFFFUL
// enums for bitfield RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL (width: 16)UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL_ALLZEROS 0x0000UL
#define MDM32_RFEDATIN0_RFEDATOUT0_RFEDATOUT0_VAL_ALLONES 0xFFFFUL
// --------------------------------------------------------------
// RFECMDIN_RFECMDOUT
// 
#define MDM32_RFECMDIN_RFECMDOUT_ADR (MDM32_BASE + 0x004CUL)
static volatile unsigned long* const SP_MDM32_RFECMDIN_RFECMDOUT = (unsigned long*) MDM32_RFECMDIN_RFECMDOUT_ADR;
#define S_MDM32_RFECMDIN_RFECMDOUT (*SP_MDM32_RFECMDIN_RFECMDOUT)
#define RF24_MDM32_O_RFECMDIN_RFECMDOUT            76
// bitfield: RFECMDIN_RFECMDOUT_RFECMDIN_VAL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL          16UL
#define RF24_MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL_S 16UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL_BM       0x000F0000UL
#define RF24_MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL_M 0x000F0000UL
// enums for bitfield RFECMDIN_RFECMDOUT_RFECMDIN_VAL (width: 4)UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL_ALLZEROS 0x0UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDIN_VAL_ALLONES  0xFUL
// bitfield: RFECMDIN_RFECMDOUT_RFECMDOUT_VAL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL         0UL
#define RF24_MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL_S 0UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL_BM      0x0000000FUL
#define RF24_MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL_M 0x0000000FUL
// enums for bitfield RFECMDIN_RFECMDOUT_RFECMDOUT_VAL (width: 4)UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL_ALLZEROS 0x0UL
#define MDM32_RFECMDIN_RFECMDOUT_RFECMDOUT_VAL_ALLONES 0xFUL
// --------------------------------------------------------------
// PBEDATIN0_PBEDATOUT0
// 
#define MDM32_PBEDATIN0_PBEDATOUT0_ADR (MDM32_BASE + 0x0050UL)
static volatile unsigned long* const SP_MDM32_PBEDATIN0_PBEDATOUT0 = (unsigned long*) MDM32_PBEDATIN0_PBEDATOUT0_ADR;
#define S_MDM32_PBEDATIN0_PBEDATOUT0 (*SP_MDM32_PBEDATIN0_PBEDATOUT0)
#define RF24_MDM32_O_PBEDATIN0_PBEDATOUT0          80
// bitfield: PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL       16UL
#define RF24_MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL_S 16UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL_BM    0xFFFF0000UL
#define RF24_MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL_M 0xFFFF0000UL
// enums for bitfield PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL (width: 16)UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL_ALLZEROS 0x0000UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATIN0_VAL_ALLONES 0xFFFFUL
// bitfield: PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL      0UL
#define RF24_MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL_S 0UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL_BM   0x0000FFFFUL
#define RF24_MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL_M 0x0000FFFFUL
// enums for bitfield PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL (width: 16)UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL_ALLZEROS 0x0000UL
#define MDM32_PBEDATIN0_PBEDATOUT0_PBEDATOUT0_VAL_ALLONES 0xFFFFUL
// --------------------------------------------------------------
// PBECMDIN_PBECMDOUT
// 
#define MDM32_PBECMDIN_PBECMDOUT_ADR (MDM32_BASE + 0x0054UL)
static volatile unsigned long* const SP_MDM32_PBECMDIN_PBECMDOUT = (unsigned long*) MDM32_PBECMDIN_PBECMDOUT_ADR;
#define S_MDM32_PBECMDIN_PBECMDOUT (*SP_MDM32_PBECMDIN_PBECMDOUT)
#define RF24_MDM32_O_PBECMDIN_PBECMDOUT            84
// bitfield: PBECMDIN_PBECMDOUT_PBECMDIN_VAL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL          16UL
#define RF24_MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL_S 16UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL_BM       0x000F0000UL
#define RF24_MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL_M 0x000F0000UL
// enums for bitfield PBECMDIN_PBECMDOUT_PBECMDIN_VAL (width: 4)UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL_ALLZEROS 0x0UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDIN_VAL_ALLONES  0xFUL
// bitfield: PBECMDIN_PBECMDOUT_PBECMDOUT_VAL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL         0UL
#define RF24_MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL_S 0UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL_BM      0x0000000FUL
#define RF24_MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL_M 0x0000000FUL
// enums for bitfield PBECMDIN_PBECMDOUT_PBECMDOUT_VAL (width: 4)UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL_ALLZEROS 0x0UL
#define MDM32_PBECMDIN_PBECMDOUT_PBECMDOUT_VAL_ALLONES 0xFUL
// --------------------------------------------------------------
// PBEEVTMUX_LQIEST
// 
#define MDM32_PBEEVTMUX_LQIEST_ADR (MDM32_BASE + 0x0058UL)
static volatile unsigned long* const SP_MDM32_PBEEVTMUX_LQIEST = (unsigned long*) MDM32_PBEEVTMUX_LQIEST_ADR;
#define S_MDM32_PBEEVTMUX_LQIEST (*SP_MDM32_PBEEVTMUX_LQIEST)
#define RF24_MDM32_O_PBEEVTMUX_LQIEST              88
// bitfield: PBEEVTMUX_LQIEST_SEL
#define MDM32_PBEEVTMUX_LQIEST_SEL                     16UL
#define RF24_MDM32_PBEEVTMUX_LQIEST_SEL_S        16UL
#define MDM32_PBEEVTMUX_LQIEST_SEL_BM                  0x003F0000UL
#define RF24_MDM32_PBEEVTMUX_LQIEST_SEL_M        0x003F0000UL
// enums for bitfield PBEEVTMUX_LQIEST_SEL (width: 6)UL
#define MDM32_PBEEVTMUX_LQIEST_SEL_ALLZEROS            0x00UL
#define MDM32_PBEEVTMUX_LQIEST_SEL_ALLONES             0x3FUL
// bitfield: PBEEVTMUX_LQIEST_VAL
#define MDM32_PBEEVTMUX_LQIEST_VAL                     0UL
#define RF24_MDM32_PBEEVTMUX_LQIEST_VAL_S        0UL
#define MDM32_PBEEVTMUX_LQIEST_VAL_BM                  0x000000FFUL
#define RF24_MDM32_PBEEVTMUX_LQIEST_VAL_M        0x000000FFUL
// enums for bitfield PBEEVTMUX_LQIEST_VAL (width: 8)UL
#define MDM32_PBEEVTMUX_LQIEST_VAL_ALLZEROS            0x00UL
#define MDM32_PBEEVTMUX_LQIEST_VAL_ALLONES             0xFFUL
// --------------------------------------------------------------
// SYSTIMEVTMUX1_SYSTIMEVTMUX0
// 
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_ADR (MDM32_BASE + 0x005CUL)
static volatile unsigned long* const SP_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0 = (unsigned long*) MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_ADR;
#define S_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0 (*SP_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0)
#define RF24_MDM32_O_SYSTIMEVTMUX1_SYSTIMEVTMUX0   92
// bitfield: SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2         16UL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2_S 16UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2_BM      0x003F0000UL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2_M 0x003F0000UL
// enums for bitfield SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2 (width: 6)UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2_ALLZEROS 0x00UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL2_ALLONES 0x3FUL
// bitfield: SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1         6UL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1_S 6UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1_BM      0x00000FC0UL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1_M 0x00000FC0UL
// enums for bitfield SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1 (width: 6)UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1_ALLZEROS 0x00UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL1_ALLONES 0x3FUL
// bitfield: SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0         0UL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0_S 0UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0_BM      0x0000003FUL
#define RF24_MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0_M 0x0000003FUL
// enums for bitfield SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0 (width: 6)UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0_ALLZEROS 0x00UL
#define MDM32_SYSTIMEVTMUX1_SYSTIMEVTMUX0_SEL0_ALLONES 0x3FUL
// --------------------------------------------------------------
// MODPRECTRL_ADCDIGCONF
// 
#define MDM32_MODPRECTRL_ADCDIGCONF_ADR (MDM32_BASE + 0x0060UL)
static volatile unsigned long* const SP_MDM32_MODPRECTRL_ADCDIGCONF = (unsigned long*) MDM32_MODPRECTRL_ADCDIGCONF_ADR;
#define S_MDM32_MODPRECTRL_ADCDIGCONF (*SP_MDM32_MODPRECTRL_ADCDIGCONF)
#define RF24_MDM32_O_MODPRECTRL_ADCDIGCONF         96
// bitfield: MODPRECTRL_ADCDIGCONF_REPS
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS               20UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_REPS_S  20UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_BM            0x00F00000UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_REPS_M  0x00F00000UL
// enums for bitfield MODPRECTRL_ADCDIGCONF_REPS (width: 4)UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS1         0x0UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS2         0x1UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS3         0x2UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS4         0x3UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS5         0x4UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS6         0x5UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS7         0x6UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS8         0x7UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS9         0x8UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS10        0x9UL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS11        0xAUL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS12        0xBUL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS13        0xCUL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS14        0xDUL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS15        0xEUL
#define MDM32_MODPRECTRL_ADCDIGCONF_REPS_REPS16        0xFUL
// bitfield: MODPRECTRL_ADCDIGCONF_SIZE
#define MDM32_MODPRECTRL_ADCDIGCONF_SIZE               16UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_SIZE_S  16UL
#define MDM32_MODPRECTRL_ADCDIGCONF_SIZE_BM            0x000F0000UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_SIZE_M  0x000F0000UL
// enums for bitfield MODPRECTRL_ADCDIGCONF_SIZE (width: 4)UL
#define MDM32_MODPRECTRL_ADCDIGCONF_SIZE_BITS4         0x3UL
#define MDM32_MODPRECTRL_ADCDIGCONF_SIZE_BITS8         0x7UL
#define MDM32_MODPRECTRL_ADCDIGCONF_SIZE_BITS16        0xFUL
// bitfield: MODPRECTRL_ADCDIGCONF_QBRANCHEN
#define MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN          1UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN_S 1UL
#define MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN_BM       0x00000002UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN_M 0x00000002UL
// enums for bitfield MODPRECTRL_ADCDIGCONF_QBRANCHEN (width: 1)UL
#define MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN_OFF      0x0UL
#define MDM32_MODPRECTRL_ADCDIGCONF_QBRANCHEN_ON       0x1UL
// bitfield: MODPRECTRL_ADCDIGCONF_IBRANCHEN
#define MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN          0UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN_S 0UL
#define MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN_BM       0x00000001UL
#define RF24_MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN_M 0x00000001UL
// enums for bitfield MODPRECTRL_ADCDIGCONF_IBRANCHEN (width: 1)UL
#define MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN_OFF      0x0UL
#define MDM32_MODPRECTRL_ADCDIGCONF_IBRANCHEN_ON       0x1UL
// --------------------------------------------------------------
// MODSYMMAP1_MODSYMMAP0
// 
#define MDM32_MODSYMMAP1_MODSYMMAP0_ADR (MDM32_BASE + 0x0064UL)
static volatile unsigned long* const SP_MDM32_MODSYMMAP1_MODSYMMAP0 = (unsigned long*) MDM32_MODSYMMAP1_MODSYMMAP0_ADR;
#define S_MDM32_MODSYMMAP1_MODSYMMAP0 (*SP_MDM32_MODSYMMAP1_MODSYMMAP0)
#define RF24_MDM32_O_MODSYMMAP1_MODSYMMAP0         100
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM7
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM7               28UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM7_S  28UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM7_BM            0xF0000000UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM7_M  0xF0000000UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM7 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM7_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM7_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM6
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM6               24UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM6_S  24UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM6_BM            0x0F000000UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM6_M  0x0F000000UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM6 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM6_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM6_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM5
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM5               20UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM5_S  20UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM5_BM            0x00F00000UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM5_M  0x00F00000UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM5 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM5_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM5_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM4
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM4               16UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM4_S  16UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM4_BM            0x000F0000UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM4_M  0x000F0000UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM4 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM4_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM4_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM3
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM3               12UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM3_S  12UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM3_BM            0x0000F000UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM3_M  0x0000F000UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM3 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM3_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM3_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM2
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM2               8UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM2_S  8UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM2_BM            0x00000F00UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM2_M  0x00000F00UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM2 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM2_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM2_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM1
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM1               4UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM1_S  4UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM1_BM            0x000000F0UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM1_M  0x000000F0UL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM1 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM1_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM1_ALLONES       0xFUL
// bitfield: MODSYMMAP1_MODSYMMAP0_SYM0
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM0               0UL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM0_S  0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM0_BM            0x0000000FUL
#define RF24_MDM32_MODSYMMAP1_MODSYMMAP0_SYM0_M  0x0000000FUL
// enums for bitfield MODSYMMAP1_MODSYMMAP0_SYM0 (width: 4)UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM0_ALLZEROS      0x0UL
#define MDM32_MODSYMMAP1_MODSYMMAP0_SYM0_ALLONES       0xFUL
// --------------------------------------------------------------
// BAUD_MODSOFTTX
// 
#define MDM32_BAUD_MODSOFTTX_ADR (MDM32_BASE + 0x0068UL)
static volatile unsigned long* const SP_MDM32_BAUD_MODSOFTTX = (unsigned long*) MDM32_BAUD_MODSOFTTX_ADR;
#define S_MDM32_BAUD_MODSOFTTX (*SP_MDM32_BAUD_MODSOFTTX)
#define RF24_MDM32_O_BAUD_MODSOFTTX                104
// bitfield: BAUD_MODSOFTTX_RATEWORD
#define MDM32_BAUD_MODSOFTTX_RATEWORD                  16UL
#define RF24_MDM32_BAUD_MODSOFTTX_RATEWORD_S     16UL
#define MDM32_BAUD_MODSOFTTX_RATEWORD_BM               0xFFFF0000UL
#define RF24_MDM32_BAUD_MODSOFTTX_RATEWORD_M     0xFFFF0000UL
// enums for bitfield BAUD_MODSOFTTX_RATEWORD (width: 16)UL
#define MDM32_BAUD_MODSOFTTX_RATEWORD_ALLZEROS         0x0000UL
#define MDM32_BAUD_MODSOFTTX_RATEWORD_ALLONES          0xFFFFUL
// bitfield: BAUD_MODSOFTTX_SOFTSYMBOL
#define MDM32_BAUD_MODSOFTTX_SOFTSYMBOL                0UL
#define RF24_MDM32_BAUD_MODSOFTTX_SOFTSYMBOL_S   0UL
#define MDM32_BAUD_MODSOFTTX_SOFTSYMBOL_BM             0x0000000FUL
#define RF24_MDM32_BAUD_MODSOFTTX_SOFTSYMBOL_M   0x0000000FUL
// enums for bitfield BAUD_MODSOFTTX_SOFTSYMBOL (width: 4)UL
#define MDM32_BAUD_MODSOFTTX_SOFTSYMBOL_ALLZEROS       0x0UL
#define MDM32_BAUD_MODSOFTTX_SOFTSYMBOL_ALLONES        0xFUL
// --------------------------------------------------------------
// MODMAIN_BAUDPRE
// 
#define MDM32_MODMAIN_BAUDPRE_ADR (MDM32_BASE + 0x006CUL)
static volatile unsigned long* const SP_MDM32_MODMAIN_BAUDPRE = (unsigned long*) MDM32_MODMAIN_BAUDPRE_ADR;
#define S_MDM32_MODMAIN_BAUDPRE (*SP_MDM32_MODMAIN_BAUDPRE)
#define RF24_MDM32_O_MODMAIN_BAUDPRE               108
// bitfield: MODMAIN_BAUDPRE_FECSELECT
#define MDM32_MODMAIN_BAUDPRE_FECSELECT                18UL
#define RF24_MDM32_MODMAIN_BAUDPRE_FECSELECT_S   18UL
#define MDM32_MODMAIN_BAUDPRE_FECSELECT_BM             0x000C0000UL
#define RF24_MDM32_MODMAIN_BAUDPRE_FECSELECT_M   0x000C0000UL
// enums for bitfield MODMAIN_BAUDPRE_FECSELECT (width: 2)UL
#define MDM32_MODMAIN_BAUDPRE_FECSELECT_NOSEL          0x0UL
#define MDM32_MODMAIN_BAUDPRE_FECSELECT_IEEE15_4       0x1UL
#define MDM32_MODMAIN_BAUDPRE_FECSELECT_BLR            0x3UL
#define MDM32_MODMAIN_BAUDPRE_FECSELECT_RESERVED       0x2UL
// bitfield: MODMAIN_BAUDPRE_MODLEVELS
#define MDM32_MODMAIN_BAUDPRE_MODLEVELS                16UL
#define RF24_MDM32_MODMAIN_BAUDPRE_MODLEVELS_S   16UL
#define MDM32_MODMAIN_BAUDPRE_MODLEVELS_BM             0x00030000UL
#define RF24_MDM32_MODMAIN_BAUDPRE_MODLEVELS_M   0x00030000UL
// enums for bitfield MODMAIN_BAUDPRE_MODLEVELS (width: 2)UL
#define MDM32_MODMAIN_BAUDPRE_MODLEVELS_LVL2           0x0UL
#define MDM32_MODMAIN_BAUDPRE_MODLEVELS_LVL4           0x1UL
#define MDM32_MODMAIN_BAUDPRE_MODLEVELS_LVL8           0x2UL
// bitfield: MODMAIN_BAUDPRE_ALIGNVALUE
#define MDM32_MODMAIN_BAUDPRE_ALIGNVALUE               13UL
#define RF24_MDM32_MODMAIN_BAUDPRE_ALIGNVALUE_S  13UL
#define MDM32_MODMAIN_BAUDPRE_ALIGNVALUE_BM            0x0000E000UL
#define RF24_MDM32_MODMAIN_BAUDPRE_ALIGNVALUE_M  0x0000E000UL
// enums for bitfield MODMAIN_BAUDPRE_ALIGNVALUE (width: 3)UL
#define MDM32_MODMAIN_BAUDPRE_ALIGNVALUE_ALLZEROS      0x0UL
#define MDM32_MODMAIN_BAUDPRE_ALIGNVALUE_ALLONES       0x7UL
// bitfield: MODMAIN_BAUDPRE_EXTRATEWORD
#define MDM32_MODMAIN_BAUDPRE_EXTRATEWORD              8UL
#define RF24_MDM32_MODMAIN_BAUDPRE_EXTRATEWORD_S 8UL
#define MDM32_MODMAIN_BAUDPRE_EXTRATEWORD_BM           0x00001F00UL
#define RF24_MDM32_MODMAIN_BAUDPRE_EXTRATEWORD_M 0x00001F00UL
// enums for bitfield MODMAIN_BAUDPRE_EXTRATEWORD (width: 5)UL
#define MDM32_MODMAIN_BAUDPRE_EXTRATEWORD_ALLZEROS     0x00UL
#define MDM32_MODMAIN_BAUDPRE_EXTRATEWORD_ALLONES      0x1FUL
// bitfield: MODMAIN_BAUDPRE_PRESCALER
#define MDM32_MODMAIN_BAUDPRE_PRESCALER                0UL
#define RF24_MDM32_MODMAIN_BAUDPRE_PRESCALER_S   0UL
#define MDM32_MODMAIN_BAUDPRE_PRESCALER_BM             0x000000FFUL
#define RF24_MDM32_MODMAIN_BAUDPRE_PRESCALER_M   0x000000FFUL
// enums for bitfield MODMAIN_BAUDPRE_PRESCALER (width: 8)UL
#define MDM32_MODMAIN_BAUDPRE_PRESCALER_ALLZEROS       0x00UL
#define MDM32_MODMAIN_BAUDPRE_PRESCALER_ALLONES        0xFFUL
// --------------------------------------------------------------
// DEMMISC1_DEMMISC0
// 
#define MDM32_DEMMISC1_DEMMISC0_ADR (MDM32_BASE + 0x0070UL)
static volatile unsigned long* const SP_MDM32_DEMMISC1_DEMMISC0 = (unsigned long*) MDM32_DEMMISC1_DEMMISC0_ADR;
#define S_MDM32_DEMMISC1_DEMMISC0 (*SP_MDM32_DEMMISC1_DEMMISC0)
#define RF24_MDM32_O_DEMMISC1_DEMMISC0             112
// bitfield: DEMMISC1_DEMMISC0_CDCTGAINMA
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA             24UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA_S 24UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA_BM          0x1F000000UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA_M 0x1F000000UL
// enums for bitfield DEMMISC1_DEMMISC0_CDCTGAINMA (width: 5)UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA_ALLZEROS    0x00UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINMA_ALLONES     0x1FUL
// bitfield: DEMMISC1_DEMMISC0_CDCTGAINEX
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX             21UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX_S 21UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX_BM          0x00E00000UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX_M 0x00E00000UL
// enums for bitfield DEMMISC1_DEMMISC0_CDCTGAINEX (width: 3)UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX_ALLZEROS    0x0UL
#define MDM32_DEMMISC1_DEMMISC0_CDCTGAINEX_ALLONES     0x7UL
// bitfield: DEMMISC1_DEMMISC0_CDCCOLRST
#define MDM32_DEMMISC1_DEMMISC0_CDCCOLRST              20UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCCOLRST_S 20UL
#define MDM32_DEMMISC1_DEMMISC0_CDCCOLRST_BM           0x00100000UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CDCCOLRST_M 0x00100000UL
// enums for bitfield DEMMISC1_DEMMISC0_CDCCOLRST (width: 1)UL
#define MDM32_DEMMISC1_DEMMISC0_CDCCOLRST_DIS          0x0UL
#define MDM32_DEMMISC1_DEMMISC0_CDCCOLRST_EN           0x1UL
// bitfield: DEMMISC1_DEMMISC0_MGE1SRCSEL
#define MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL             18UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_S 18UL
#define MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_BM          0x000C0000UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_M 0x000C0000UL
// enums for bitfield DEMMISC1_DEMMISC0_MGE1SRCSEL (width: 2)UL
#define MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_FIDC        0x0UL
#define MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_FEXB1       0x1UL
#define MDM32_DEMMISC1_DEMMISC0_MGE1SRCSEL_CHFI        0x2UL
// bitfield: DEMMISC1_DEMMISC0_CHFIBW
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW                 16UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CHFIBW_S    16UL
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW_BM              0x00030000UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CHFIBW_M    0x00030000UL
// enums for bitfield DEMMISC1_DEMMISC0_CHFIBW (width: 2)UL
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW_BW0_5           0x0UL
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW_BW0_3333        0x1UL
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW_BW0_41667       0x2UL
#define MDM32_DEMMISC1_DEMMISC0_CHFIBW_BW0_29          0x3UL
// bitfield: DEMMISC1_DEMMISC0_CMIXN
#define MDM32_DEMMISC1_DEMMISC0_CMIXN                  0UL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CMIXN_S     0UL
#define MDM32_DEMMISC1_DEMMISC0_CMIXN_BM               0x000003FFUL
#define RF24_MDM32_DEMMISC1_DEMMISC0_CMIXN_M     0x000003FFUL
// enums for bitfield DEMMISC1_DEMMISC0_CMIXN (width: 10)UL
#define MDM32_DEMMISC1_DEMMISC0_CMIXN_ALLZEROS         0x000UL
#define MDM32_DEMMISC1_DEMMISC0_CMIXN_ALLONES          0x3FFUL
// --------------------------------------------------------------
// DEMMISC3_DEMMISC2
// 
#define MDM32_DEMMISC3_DEMMISC2_ADR (MDM32_BASE + 0x0074UL)
static volatile unsigned long* const SP_MDM32_DEMMISC3_DEMMISC2 = (unsigned long*) MDM32_DEMMISC3_DEMMISC2_ADR;
#define S_MDM32_DEMMISC3_DEMMISC2 (*SP_MDM32_DEMMISC3_DEMMISC2)
#define RF24_MDM32_O_DEMMISC3_DEMMISC2             116
// bitfield: DEMMISC3_DEMMISC2_BDE2DVGA
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA               29UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_S  29UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_BM            0x60000000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_M  0x60000000UL
// enums for bitfield DEMMISC3_DEMMISC2_BDE2DVGA (width: 2)UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_GAIN1         0x0UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_GAIN2         0x1UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_GAIN8         0x3UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DVGA_GAIN4         0x2UL
// bitfield: DEMMISC3_DEMMISC2_BDE1FILTMODE
#define MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE           28UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE_S 28UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE_BM        0x10000000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE_M 0x10000000UL
// enums for bitfield DEMMISC3_DEMMISC2_BDE1FILTMODE (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE_DIV1      0x0UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1FILTMODE_DIV2      0x1UL
// bitfield: DEMMISC3_DEMMISC2_LQIPERIOD
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD              26UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_S 26UL
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_BM           0x0C000000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_M 0x0C000000UL
// enums for bitfield DEMMISC3_DEMMISC2_LQIPERIOD (width: 2)UL
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_SYM16        0x0UL
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_SYM64        0x1UL
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_SYM256       0x2UL
#define MDM32_DEMMISC3_DEMMISC2_LQIPERIOD_SYM1024      0x3UL
// bitfield: DEMMISC3_DEMMISC2_BDE1DVGA
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA               24UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_S  24UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_BM            0x03000000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_M  0x03000000UL
// enums for bitfield DEMMISC3_DEMMISC2_BDE1DVGA (width: 2)UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_GAIN1         0x0UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_GAIN2         0x1UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_GAIN8         0x3UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1DVGA_GAIN4         0x2UL
// bitfield: DEMMISC3_DEMMISC2_BDE1NUMSTAGES
#define MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES          23UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES_S 23UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES_BM       0x00800000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES_M 0x00800000UL
// enums for bitfield DEMMISC3_DEMMISC2_BDE1NUMSTAGES (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES_DIV1     0x0UL
#define MDM32_DEMMISC3_DEMMISC2_BDE1NUMSTAGES_DIV2     0x1UL
// bitfield: DEMMISC3_DEMMISC2_PDIFDECIM
#define MDM32_DEMMISC3_DEMMISC2_PDIFDECIM              21UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_S 21UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_BM           0x00600000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_M 0x00600000UL
// enums for bitfield DEMMISC3_DEMMISC2_PDIFDECIM (width: 2)UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_DIV1         0x0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_DIV2         0x1UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDECIM_DIV4         0x2UL
// bitfield: DEMMISC3_DEMMISC2_BDE2DECRATIO
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO           16UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_S 16UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_BM        0x001F0000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_M 0x001F0000UL
// enums for bitfield DEMMISC3_DEMMISC2_BDE2DECRATIO (width: 5)UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_DIV1      0x00UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_DIV2      0x01UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_DIV4      0x02UL
#define MDM32_DEMMISC3_DEMMISC2_BDE2DECRATIO_DIV8      0x03UL
// bitfield: DEMMISC3_DEMMISC2_MLSERUN
#define MDM32_DEMMISC3_DEMMISC2_MLSERUN                14UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_MLSERUN_S   14UL
#define MDM32_DEMMISC3_DEMMISC2_MLSERUN_BM             0x00004000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_MLSERUN_M   0x00004000UL
// enums for bitfield DEMMISC3_DEMMISC2_MLSERUN (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_MLSERUN_DIS            0x0UL
#define MDM32_DEMMISC3_DEMMISC2_MLSERUN_EN             0x1UL
// bitfield: DEMMISC3_DEMMISC2_MAFCGAIN
#define MDM32_DEMMISC3_DEMMISC2_MAFCGAIN               12UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_MAFCGAIN_S  12UL
#define MDM32_DEMMISC3_DEMMISC2_MAFCGAIN_BM            0x00003000UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_MAFCGAIN_M  0x00003000UL
// enums for bitfield DEMMISC3_DEMMISC2_MAFCGAIN (width: 2)UL
#define MDM32_DEMMISC3_DEMMISC2_MAFCGAIN_ALLZEROS      0x0UL
#define MDM32_DEMMISC3_DEMMISC2_MAFCGAIN_ALLONES       0x3UL
// bitfield: DEMMISC3_DEMMISC2_STIMBYPASS
#define MDM32_DEMMISC3_DEMMISC2_STIMBYPASS             11UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMBYPASS_S 11UL
#define MDM32_DEMMISC3_DEMMISC2_STIMBYPASS_BM          0x00000800UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMBYPASS_M 0x00000800UL
// enums for bitfield DEMMISC3_DEMMISC2_STIMBYPASS (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_STIMBYPASS_DIS         0x0UL
#define MDM32_DEMMISC3_DEMMISC2_STIMBYPASS_EN          0x1UL
// bitfield: DEMMISC3_DEMMISC2_STIMESTONLY
#define MDM32_DEMMISC3_DEMMISC2_STIMESTONLY            10UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMESTONLY_S 10UL
#define MDM32_DEMMISC3_DEMMISC2_STIMESTONLY_BM         0x00000400UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMESTONLY_M 0x00000400UL
// enums for bitfield DEMMISC3_DEMMISC2_STIMESTONLY (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_STIMESTONLY_DIS        0x0UL
#define MDM32_DEMMISC3_DEMMISC2_STIMESTONLY_EN         0x1UL
// bitfield: DEMMISC3_DEMMISC2_STIMTEAPERIOD
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD          7UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_S 7UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_BM       0x00000380UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_M 0x00000380UL
// enums for bitfield DEMMISC3_DEMMISC2_STIMTEAPERIOD (width: 3)UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM4     0x0UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM8     0x1UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM16    0x2UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM32    0x3UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM64    0x4UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAPERIOD_SYM128   0x5UL
// bitfield: DEMMISC3_DEMMISC2_STIMTEAGAIN
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN            4UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_S 4UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_BM         0x00000070UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_M 0x00000070UL
// enums for bitfield DEMMISC3_DEMMISC2_STIMTEAGAIN (width: 3)UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV512     0x0UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV256     0x1UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV128     0x2UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV64      0x3UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV32      0x4UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV16      0x5UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV8       0x6UL
#define MDM32_DEMMISC3_DEMMISC2_STIMTEAGAIN_DIV4       0x7UL
// bitfield: DEMMISC3_DEMMISC2_PDIFLINPREDEN
#define MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN          3UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN_S 3UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN_BM       0x00000008UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN_M 0x00000008UL
// enums for bitfield DEMMISC3_DEMMISC2_PDIFLINPREDEN (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN_OFF      0x0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLINPREDEN_ON       0x1UL
// bitfield: DEMMISC3_DEMMISC2_PDIFDESPECK
#define MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK            2UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK_S 2UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK_BM         0x00000004UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK_M 0x00000004UL
// enums for bitfield DEMMISC3_DEMMISC2_PDIFDESPECK (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK_DIS        0x0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFDESPECK_EN         0x1UL
// bitfield: DEMMISC3_DEMMISC2_PDIFIQCONJEN
#define MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN           1UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN_S 1UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN_BM        0x00000002UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN_M 0x00000002UL
// enums for bitfield DEMMISC3_DEMMISC2_PDIFIQCONJEN (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN_OFF       0x0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFIQCONJEN_ON        0x1UL
// bitfield: DEMMISC3_DEMMISC2_PDIFLIMITRANGE
#define MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE         0UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE_S 0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE_BM      0x00000001UL
#define RF24_MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE_M 0x00000001UL
// enums for bitfield DEMMISC3_DEMMISC2_PDIFLIMITRANGE (width: 1)UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE_DIS     0x0UL
#define MDM32_DEMMISC3_DEMMISC2_PDIFLIMITRANGE_EN      0x1UL
// --------------------------------------------------------------
// DEMDSBU_DEMIQMC0
// 
#define MDM32_DEMDSBU_DEMIQMC0_ADR (MDM32_BASE + 0x0078UL)
static volatile unsigned long* const SP_MDM32_DEMDSBU_DEMIQMC0 = (unsigned long*) MDM32_DEMDSBU_DEMIQMC0_ADR;
#define S_MDM32_DEMDSBU_DEMIQMC0 (*SP_MDM32_DEMDSBU_DEMIQMC0)
#define RF24_MDM32_O_DEMDSBU_DEMIQMC0              120
// bitfield: DEMDSBU_DEMIQMC0_DSBUAVGLENGTH
#define MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH           24UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH_S 24UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH_BM        0xFF000000UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH_M 0xFF000000UL
// enums for bitfield DEMDSBU_DEMIQMC0_DSBUAVGLENGTH (width: 8)UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH_ALLZEROS  0x00UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUAVGLENGTH_ALLONES   0xFFUL
// bitfield: DEMDSBU_DEMIQMC0_DSBUDELAY
#define MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY               16UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY_S  16UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY_BM            0x00FF0000UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY_M  0x00FF0000UL
// enums for bitfield DEMDSBU_DEMIQMC0_DSBUDELAY (width: 8)UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY_ALLZEROS      0x00UL
#define MDM32_DEMDSBU_DEMIQMC0_DSBUDELAY_ALLONES       0xFFUL
// bitfield: DEMDSBU_DEMIQMC0_GAINFACTOR
#define MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR              8UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR_S 8UL
#define MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR_BM           0x0000FF00UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR_M 0x0000FF00UL
// enums for bitfield DEMDSBU_DEMIQMC0_GAINFACTOR (width: 8)UL
#define MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR_ALLZEROS     0x00UL
#define MDM32_DEMDSBU_DEMIQMC0_GAINFACTOR_ALLONES      0xFFUL
// bitfield: DEMDSBU_DEMIQMC0_PHASEFACTOR
#define MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR             0UL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR_S 0UL
#define MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR_BM          0x000000FFUL
#define RF24_MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR_M 0x000000FFUL
// enums for bitfield DEMDSBU_DEMIQMC0_PHASEFACTOR (width: 8)UL
#define MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR_ALLZEROS    0x00UL
#define MDM32_DEMDSBU_DEMIQMC0_PHASEFACTOR_ALLONES     0xFFUL
// --------------------------------------------------------------
// DEMFIDC0_DEMCODC0
// 
#define MDM32_DEMFIDC0_DEMCODC0_ADR (MDM32_BASE + 0x007CUL)
static volatile unsigned long* const SP_MDM32_DEMFIDC0_DEMCODC0 = (unsigned long*) MDM32_DEMFIDC0_DEMCODC0_ADR;
#define S_MDM32_DEMFIDC0_DEMCODC0 (*SP_MDM32_DEMFIDC0_DEMCODC0)
#define RF24_MDM32_O_DEMFIDC0_DEMCODC0             124
// bitfield: DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL       20UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL_S 20UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL_BM    0x00300000UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL_M 0x00300000UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL (width: 2)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL_MANUAL 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_COMPSEL_ACC   0x2UL
// bitfield: DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD     18UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_S 18UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_BM  0x000C0000UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_M 0x000C0000UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD (width: 2)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_SMPL8 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_SMPL32 0x1UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_SMPL128 0x2UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCPERIOD_SMPL512 0x3UL
// bitfield: DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE       17UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE_S 17UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE_BM    0x00020000UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE_M 0x00020000UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE_SINGLE 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCMODE_CONT  0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN         16UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN_S 16UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN_BM      0x00010000UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN_M 0x00010000UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN_OFF     0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMFIDC0_ACCEN_ON      0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL        11UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL_S 11UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL_BM     0x00000800UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL_M 0x00000800UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL_ACC    0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ESTSEL_IIR    0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL       9UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_S 9UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_BM    0x00000600UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_M 0x00000600UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL (width: 2)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_MANUAL 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_ACC   0x2UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_COMPSEL_IIR   0x3UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL 8UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL_S 8UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL_BM 0x00000100UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL_M 0x00000100UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL_DIS 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRUSEINITIAL_EN 0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN       5UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_S 5UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_BM    0x000000E0UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_M 0x000000E0UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN (width: 3)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_OFF   0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV16 0x1UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV32 0x2UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV64 0x3UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV128 0x4UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV256 0x5UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV512 0x6UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIRGAIN_DIV1024 0x7UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_IIREN
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN         4UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN_S 4UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN_BM      0x00000010UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN_M 0x00000010UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_IIREN (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN_OFF     0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_IIREN_ON      0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE       3UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE_S 3UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE_BM    0x00000008UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE_M 0x00000008UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE_SINGLE 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCMODE_CONT  0x1UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD     1UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_S 1UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_BM  0x00000006UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_M 0x00000006UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD (width: 2)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_SMPL8 0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_SMPL32 0x1UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_SMPL128 0x2UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCPERIOD_SMPL512 0x3UL
// bitfield: DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN         0UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN_S 0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN_BM      0x00000001UL
#define RF24_MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN_M 0x00000001UL
// enums for bitfield DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN (width: 1)UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN_OFF     0x0UL
#define MDM32_DEMFIDC0_DEMCODC0_DEMCODC0_ACCEN_ON      0x1UL
// --------------------------------------------------------------
// DEMDSXB0_DEMFEXB0
// 
#define MDM32_DEMDSXB0_DEMFEXB0_ADR (MDM32_BASE + 0x0080UL)
static volatile unsigned long* const SP_MDM32_DEMDSXB0_DEMFEXB0 = (unsigned long*) MDM32_DEMDSXB0_DEMFEXB0_ADR;
#define S_MDM32_DEMDSXB0_DEMFEXB0 (*SP_MDM32_DEMDSXB0_DEMFEXB0)
#define RF24_MDM32_O_DEMDSXB0_DEMFEXB0             128
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH 21UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH_S 21UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH_BM 0x00200000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH_M 0x00200000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH_ZERO 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT2PASSTHROUGH_ONE 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH 20UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH_S 20UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH_BM 0x00100000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH_M 0x00100000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH_ZERO 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUT1PASSTHROUGH_ONE 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2    19UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2_S 19UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2_BM 0x00080000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2_M 0x00080000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2 (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2_FIFE 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL2_MAFI 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1    18UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1_S 18UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1_BM 0x00040000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1_M 0x00040000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1 (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1_FIFE 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_OUTSRCSEL1_MAFI 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL      17UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL_S 17UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL_BM   0x00020000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL_M 0x00020000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL_INPUT 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B2SRCSEL_FIFE 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL      16UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL_S 16UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL_BM   0x00010000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL_M 0x00010000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL_INPUT 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMDSXB0_B1SRCSEL_MAFI 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH 13UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH_S 13UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH_BM 0x00002000UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH_M 0x00002000UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH_ZERO 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2PASSTHROUGH_ONE 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL    11UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_S 11UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_BM 0x00001800UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_M 0x00001800UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_CODC 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_CMIX 0x1UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT2SRCSEL_BDE1 0x2UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH 10UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH_S 10UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH_BM 0x00000400UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH_M 0x00000400UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH (width: 1)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH_ZERO 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1PASSTHROUGH_ONE 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL    8UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_S 8UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_BM 0x00000300UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_M 0x00000300UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_CMIX 0x1UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_CODC 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_OUT1SRCSEL_BDE1 0x2UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL      6UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL_S 6UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL_BM   0x000000C0UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL_M 0x000000C0UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL_ONES 0x3UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B4SRCSEL_ZEROS 0x0UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL      4UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_S 4UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_BM   0x00000030UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_M 0x00000030UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_INPUT 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_CMIX 0x2UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B3SRCSEL_CODC 0x1UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL      2UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_S 2UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_BM   0x0000000CUL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_M 0x0000000CUL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_INPUT 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_CODC 0x1UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B2SRCSEL_BDE1 0x2UL
// bitfield: DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL      0UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_S 0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_BM   0x00000003UL
#define RF24_MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_M 0x00000003UL
// enums for bitfield DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL (width: 2)UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_INPUT 0x0UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_CMIX 0x1UL
#define MDM32_DEMDSXB0_DEMFEXB0_DEMFEXB0_B1SRCSEL_BDE1 0x2UL
// --------------------------------------------------------------
// DEMMAFI0_DEMFIFE0
// 
#define MDM32_DEMMAFI0_DEMFIFE0_ADR (MDM32_BASE + 0x0084UL)
static volatile unsigned long* const SP_MDM32_DEMMAFI0_DEMFIFE0 = (unsigned long*) MDM32_DEMMAFI0_DEMFIFE0_ADR;
#define S_MDM32_DEMMAFI0_DEMFIFE0 (*SP_MDM32_DEMMAFI0_DEMFIFE0)
#define RF24_MDM32_O_DEMMAFI0_DEMFIFE0             132
// bitfield: DEMMAFI0_DEMFIFE0_C1C7
#define MDM32_DEMMAFI0_DEMFIFE0_C1C7                   24UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_C1C7_S      24UL
#define MDM32_DEMMAFI0_DEMFIFE0_C1C7_BM                0xFF000000UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_C1C7_M      0xFF000000UL
// enums for bitfield DEMMAFI0_DEMFIFE0_C1C7 (width: 8)UL
#define MDM32_DEMMAFI0_DEMFIFE0_C1C7_ALLZEROS          0x00UL
#define MDM32_DEMMAFI0_DEMFIFE0_C1C7_ALLONES           0xFFUL
// bitfield: DEMMAFI0_DEMFIFE0_C0C8
#define MDM32_DEMMAFI0_DEMFIFE0_C0C8                   16UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_C0C8_S      16UL
#define MDM32_DEMMAFI0_DEMFIFE0_C0C8_BM                0x00FF0000UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_C0C8_M      0x00FF0000UL
// enums for bitfield DEMMAFI0_DEMFIFE0_C0C8 (width: 8)UL
#define MDM32_DEMMAFI0_DEMFIFE0_C0C8_ALLZEROS          0x00UL
#define MDM32_DEMMAFI0_DEMFIFE0_C0C8_ALLONES           0xFFUL
// bitfield: DEMMAFI0_DEMFIFE0_FINEFOESEL
#define MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL             11UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL_S 11UL
#define MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL_BM          0x00000800UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL_M 0x00000800UL
// enums for bitfield DEMMAFI0_DEMFIFE0_FINEFOESEL (width: 1)UL
#define MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL_IIR         0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_FINEFOESEL_ACC         0x1UL
// bitfield: DEMMAFI0_DEMFIFE0_FOCFFSEL
#define MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL               9UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_S  9UL
#define MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_BM            0x00000600UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_M  0x00000600UL
// enums for bitfield DEMMAFI0_DEMFIFE0_FOCFFSEL (width: 2)UL
#define MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_IIR           0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_ACC           0x1UL
#define MDM32_DEMMAFI0_DEMFIFE0_FOCFFSEL_MANUAL        0x2UL
// bitfield: DEMMAFI0_DEMFIFE0_ACCCNTMODE
#define MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE             8UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE_S 8UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE_BM          0x00000100UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE_M 0x00000100UL
// enums for bitfield DEMMAFI0_DEMFIFE0_ACCCNTMODE (width: 1)UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE_SINGLE      0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCCNTMODE_CONT        0x1UL
// bitfield: DEMMAFI0_DEMFIFE0_ACCPERIOD
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD              6UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_S 6UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_BM           0x000000C0UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_M 0x000000C0UL
// enums for bitfield DEMMAFI0_DEMFIFE0_ACCPERIOD (width: 2)UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_PER64        0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_PER128       0x1UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_PER256       0x2UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCPERIOD_PER512       0x3UL
// bitfield: DEMMAFI0_DEMFIFE0_ACCEN
#define MDM32_DEMMAFI0_DEMFIFE0_ACCEN                  5UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCEN_S     5UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCEN_BM               0x00000020UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_ACCEN_M     0x00000020UL
// enums for bitfield DEMMAFI0_DEMFIFE0_ACCEN (width: 1)UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCEN_OFF              0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_ACCEN_ON               0x1UL
// bitfield: DEMMAFI0_DEMFIFE0_IIRUSEINITIAL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL          4UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL_S 4UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL_BM       0x00000010UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL_M 0x00000010UL
// enums for bitfield DEMMAFI0_DEMFIFE0_IIRUSEINITIAL (width: 1)UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL_DIS      0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRUSEINITIAL_EN       0x1UL
// bitfield: DEMMAFI0_DEMFIFE0_IIRGAIN
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN                1UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_S   1UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_BM             0x0000000EUL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_M   0x0000000EUL
// enums for bitfield DEMMAFI0_DEMFIFE0_IIRGAIN (width: 3)UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_OFF            0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV16          0x1UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV32          0x2UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV64          0x3UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV128         0x4UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV256         0x5UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV512         0x6UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIRGAIN_DIV1024        0x7UL
// bitfield: DEMMAFI0_DEMFIFE0_IIREN
#define MDM32_DEMMAFI0_DEMFIFE0_IIREN                  0UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIREN_S     0UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIREN_BM               0x00000001UL
#define RF24_MDM32_DEMMAFI0_DEMFIFE0_IIREN_M     0x00000001UL
// enums for bitfield DEMMAFI0_DEMFIFE0_IIREN (width: 1)UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIREN_OFF              0x0UL
#define MDM32_DEMMAFI0_DEMFIFE0_IIREN_ON               0x1UL
// --------------------------------------------------------------
// DEMMAFI2_DEMMAFI1
// 
#define MDM32_DEMMAFI2_DEMMAFI1_ADR (MDM32_BASE + 0x0088UL)
static volatile unsigned long* const SP_MDM32_DEMMAFI2_DEMMAFI1 = (unsigned long*) MDM32_DEMMAFI2_DEMMAFI1_ADR;
#define S_MDM32_DEMMAFI2_DEMMAFI1 (*SP_MDM32_DEMMAFI2_DEMMAFI1)
#define RF24_MDM32_O_DEMMAFI2_DEMMAFI1             136
// bitfield: DEMMAFI2_DEMMAFI1_C4
#define MDM32_DEMMAFI2_DEMMAFI1_C4                     16UL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C4_S        16UL
#define MDM32_DEMMAFI2_DEMMAFI1_C4_BM                  0x01FF0000UL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C4_M        0x01FF0000UL
// enums for bitfield DEMMAFI2_DEMMAFI1_C4 (width: 9)UL
#define MDM32_DEMMAFI2_DEMMAFI1_C4_ALLZEROS            0x000UL
#define MDM32_DEMMAFI2_DEMMAFI1_C4_ALLONES             0x1FFUL
// bitfield: DEMMAFI2_DEMMAFI1_C3C5
#define MDM32_DEMMAFI2_DEMMAFI1_C3C5                   8UL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C3C5_S      8UL
#define MDM32_DEMMAFI2_DEMMAFI1_C3C5_BM                0x0000FF00UL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C3C5_M      0x0000FF00UL
// enums for bitfield DEMMAFI2_DEMMAFI1_C3C5 (width: 8)UL
#define MDM32_DEMMAFI2_DEMMAFI1_C3C5_ALLZEROS          0x00UL
#define MDM32_DEMMAFI2_DEMMAFI1_C3C5_ALLONES           0xFFUL
// bitfield: DEMMAFI2_DEMMAFI1_C2C6
#define MDM32_DEMMAFI2_DEMMAFI1_C2C6                   0UL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C2C6_S      0UL
#define MDM32_DEMMAFI2_DEMMAFI1_C2C6_BM                0x000000FFUL
#define RF24_MDM32_DEMMAFI2_DEMMAFI1_C2C6_M      0x000000FFUL
// enums for bitfield DEMMAFI2_DEMMAFI1_C2C6 (width: 8)UL
#define MDM32_DEMMAFI2_DEMMAFI1_C2C6_ALLZEROS          0x00UL
#define MDM32_DEMMAFI2_DEMMAFI1_C2C6_ALLONES           0xFFUL
// --------------------------------------------------------------
// DEMC1BE1_DEMC1BE0
// 
#define MDM32_DEMC1BE1_DEMC1BE0_ADR (MDM32_BASE + 0x008CUL)
static volatile unsigned long* const SP_MDM32_DEMC1BE1_DEMC1BE0 = (unsigned long*) MDM32_DEMC1BE1_DEMC1BE0_ADR;
#define S_MDM32_DEMC1BE1_DEMC1BE0 (*SP_MDM32_DEMC1BE1_DEMC1BE0)
#define RF24_MDM32_O_DEMC1BE1_DEMC1BE0             140
// bitfield: DEMC1BE1_DEMC1BE0_THRESHOLDB
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB             24UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB_S 24UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB_BM          0xFF000000UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB_M 0xFF000000UL
// enums for bitfield DEMC1BE1_DEMC1BE0_THRESHOLDB (width: 8)UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB_ALLZEROS    0x00UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDB_ALLONES     0xFFUL
// bitfield: DEMC1BE1_DEMC1BE0_THRESHOLDA
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA             16UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA_S 16UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA_BM          0x00FF0000UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA_M 0x00FF0000UL
// enums for bitfield DEMC1BE1_DEMC1BE0_THRESHOLDA (width: 8)UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA_ALLZEROS    0x00UL
#define MDM32_DEMC1BE1_DEMC1BE0_THRESHOLDA_ALLONES     0xFFUL
// bitfield: DEMC1BE1_DEMC1BE0_MASKB
#define MDM32_DEMC1BE1_DEMC1BE0_MASKB                  11UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_MASKB_S     11UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKB_BM               0x0000F800UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_MASKB_M     0x0000F800UL
// enums for bitfield DEMC1BE1_DEMC1BE0_MASKB (width: 5)UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKB_ALLZEROS         0x00UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKB_ALLONES          0x1FUL
// bitfield: DEMC1BE1_DEMC1BE0_MASKA
#define MDM32_DEMC1BE1_DEMC1BE0_MASKA                  6UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_MASKA_S     6UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKA_BM               0x000007C0UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_MASKA_M     0x000007C0UL
// enums for bitfield DEMC1BE1_DEMC1BE0_MASKA (width: 5)UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKA_ALLZEROS         0x00UL
#define MDM32_DEMC1BE1_DEMC1BE0_MASKA_ALLONES          0x1FUL
// bitfield: DEMC1BE1_DEMC1BE0_CASCCONF
#define MDM32_DEMC1BE1_DEMC1BE0_CASCCONF               4UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_S  4UL
#define MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_BM            0x00000030UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_M  0x00000030UL
// enums for bitfield DEMC1BE1_DEMC1BE0_CASCCONF (width: 2)UL
#define MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_SINGLE        0x0UL
#define MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_SERIAL        0x1UL
#define MDM32_DEMC1BE1_DEMC1BE0_CASCCONF_PARALLEL      0x2UL
// bitfield: DEMC1BE1_DEMC1BE0_COPYCONF
#define MDM32_DEMC1BE1_DEMC1BE0_COPYCONF               0UL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_COPYCONF_S  0UL
#define MDM32_DEMC1BE1_DEMC1BE0_COPYCONF_BM            0x0000000FUL
#define RF24_MDM32_DEMC1BE1_DEMC1BE0_COPYCONF_M  0x0000000FUL
// enums for bitfield DEMC1BE1_DEMC1BE0_COPYCONF (width: 4)UL
#define MDM32_DEMC1BE1_DEMC1BE0_COPYCONF_ALLZEROS      0x0UL
#define MDM32_DEMC1BE1_DEMC1BE0_COPYCONF_ALLONES       0xFUL
// --------------------------------------------------------------
// SPARE0_DEMC1BE2
// 
#define MDM32_SPARE0_DEMC1BE2_ADR (MDM32_BASE + 0x0090UL)
static volatile unsigned long* const SP_MDM32_SPARE0_DEMC1BE2 = (unsigned long*) MDM32_SPARE0_DEMC1BE2_ADR;
#define S_MDM32_SPARE0_DEMC1BE2 (*SP_MDM32_SPARE0_DEMC1BE2)
#define RF24_MDM32_O_SPARE0_DEMC1BE2               144
// bitfield: SPARE0_DEMC1BE2_VAL
#define MDM32_SPARE0_DEMC1BE2_VAL                      16UL
#define RF24_MDM32_SPARE0_DEMC1BE2_VAL_S         16UL
#define MDM32_SPARE0_DEMC1BE2_VAL_BM                   0xFFFF0000UL
#define RF24_MDM32_SPARE0_DEMC1BE2_VAL_M         0xFFFF0000UL
// enums for bitfield SPARE0_DEMC1BE2_VAL (width: 16)UL
#define MDM32_SPARE0_DEMC1BE2_VAL_ALLZEROS             0x0000UL
#define MDM32_SPARE0_DEMC1BE2_VAL_ALLONES              0xFFFFUL
// bitfield: SPARE0_DEMC1BE2_PARLOADCONF
#define MDM32_SPARE0_DEMC1BE2_PARLOADCONF              10UL
#define RF24_MDM32_SPARE0_DEMC1BE2_PARLOADCONF_S 10UL
#define MDM32_SPARE0_DEMC1BE2_PARLOADCONF_BM           0x00000400UL
#define RF24_MDM32_SPARE0_DEMC1BE2_PARLOADCONF_M 0x00000400UL
// enums for bitfield SPARE0_DEMC1BE2_PARLOADCONF (width: 1)UL
#define MDM32_SPARE0_DEMC1BE2_PARLOADCONF_ATOB         0x0UL
#define MDM32_SPARE0_DEMC1BE2_PARLOADCONF_ATOD         0x1UL
// bitfield: SPARE0_DEMC1BE2_PEAKCONF
#define MDM32_SPARE0_DEMC1BE2_PEAKCONF                 8UL
#define RF24_MDM32_SPARE0_DEMC1BE2_PEAKCONF_S    8UL
#define MDM32_SPARE0_DEMC1BE2_PEAKCONF_BM              0x00000300UL
#define RF24_MDM32_SPARE0_DEMC1BE2_PEAKCONF_M    0x00000300UL
// enums for bitfield SPARE0_DEMC1BE2_PEAKCONF (width: 2)UL
#define MDM32_SPARE0_DEMC1BE2_PEAKCONF_THRESH          0x0UL
#define MDM32_SPARE0_DEMC1BE2_PEAKCONF_BEST            0x1UL
#define MDM32_SPARE0_DEMC1BE2_PEAKCONF_BESTAB          0x2UL
// bitfield: SPARE0_DEMC1BE2_THRESHOLDC
#define MDM32_SPARE0_DEMC1BE2_THRESHOLDC               0UL
#define RF24_MDM32_SPARE0_DEMC1BE2_THRESHOLDC_S  0UL
#define MDM32_SPARE0_DEMC1BE2_THRESHOLDC_BM            0x000000FFUL
#define RF24_MDM32_SPARE0_DEMC1BE2_THRESHOLDC_M  0x000000FFUL
// enums for bitfield SPARE0_DEMC1BE2_THRESHOLDC (width: 8)UL
#define MDM32_SPARE0_DEMC1BE2_THRESHOLDC_ALLZEROS      0x00UL
#define MDM32_SPARE0_DEMC1BE2_THRESHOLDC_ALLONES       0xFFUL
// --------------------------------------------------------------
// SPARE2_SPARE1
// 
#define MDM32_SPARE2_SPARE1_ADR (MDM32_BASE + 0x0094UL)
static volatile unsigned long* const SP_MDM32_SPARE2_SPARE1 = (unsigned long*) MDM32_SPARE2_SPARE1_ADR;
#define S_MDM32_SPARE2_SPARE1 (*SP_MDM32_SPARE2_SPARE1)
#define RF24_MDM32_O_SPARE2_SPARE1                 148
// bitfield: SPARE2_SPARE1_SPARE2_VAL
#define MDM32_SPARE2_SPARE1_SPARE2_VAL                 16UL
#define RF24_MDM32_SPARE2_SPARE1_SPARE2_VAL_S    16UL
#define MDM32_SPARE2_SPARE1_SPARE2_VAL_BM              0xFFFF0000UL
#define RF24_MDM32_SPARE2_SPARE1_SPARE2_VAL_M    0xFFFF0000UL
// enums for bitfield SPARE2_SPARE1_SPARE2_VAL (width: 16)UL
#define MDM32_SPARE2_SPARE1_SPARE2_VAL_ALLZEROS        0x0000UL
#define MDM32_SPARE2_SPARE1_SPARE2_VAL_ALLONES         0xFFFFUL
// bitfield: SPARE2_SPARE1_SPARE1_VAL
#define MDM32_SPARE2_SPARE1_SPARE1_VAL                 0UL
#define RF24_MDM32_SPARE2_SPARE1_SPARE1_VAL_S    0UL
#define MDM32_SPARE2_SPARE1_SPARE1_VAL_BM              0x0000FFFFUL
#define RF24_MDM32_SPARE2_SPARE1_SPARE1_VAL_M    0x0000FFFFUL
// enums for bitfield SPARE2_SPARE1_SPARE1_VAL (width: 16)UL
#define MDM32_SPARE2_SPARE1_SPARE1_VAL_ALLZEROS        0x0000UL
#define MDM32_SPARE2_SPARE1_SPARE1_VAL_ALLONES         0xFFFFUL
// --------------------------------------------------------------
// DEMSWQU0_SPARE3
// 
#define MDM32_DEMSWQU0_SPARE3_ADR (MDM32_BASE + 0x0098UL)
static volatile unsigned long* const SP_MDM32_DEMSWQU0_SPARE3 = (unsigned long*) MDM32_DEMSWQU0_SPARE3_ADR;
#define S_MDM32_DEMSWQU0_SPARE3 (*SP_MDM32_DEMSWQU0_SPARE3)
#define RF24_MDM32_O_DEMSWQU0_SPARE3               152
// bitfield: DEMSWQU0_SPARE3_SYNCMODE
#define MDM32_DEMSWQU0_SPARE3_SYNCMODE                 23UL
#define RF24_MDM32_DEMSWQU0_SPARE3_SYNCMODE_S    23UL
#define MDM32_DEMSWQU0_SPARE3_SYNCMODE_BM              0x00800000UL
#define RF24_MDM32_DEMSWQU0_SPARE3_SYNCMODE_M    0x00800000UL
// enums for bitfield DEMSWQU0_SPARE3_SYNCMODE (width: 1)UL
#define MDM32_DEMSWQU0_SPARE3_SYNCMODE_ZERO            0x0UL
#define MDM32_DEMSWQU0_SPARE3_SYNCMODE_ONE             0x1UL
// bitfield: DEMSWQU0_SPARE3_AUTOMAFC
#define MDM32_DEMSWQU0_SPARE3_AUTOMAFC                 22UL
#define RF24_MDM32_DEMSWQU0_SPARE3_AUTOMAFC_S    22UL
#define MDM32_DEMSWQU0_SPARE3_AUTOMAFC_BM              0x00400000UL
#define RF24_MDM32_DEMSWQU0_SPARE3_AUTOMAFC_M    0x00400000UL
// enums for bitfield DEMSWQU0_SPARE3_AUTOMAFC (width: 1)UL
#define MDM32_DEMSWQU0_SPARE3_AUTOMAFC_OFF             0x0UL
#define MDM32_DEMSWQU0_SPARE3_AUTOMAFC_ON              0x1UL
// bitfield: DEMSWQU0_SPARE3_RUN
#define MDM32_DEMSWQU0_SPARE3_RUN                      21UL
#define RF24_MDM32_DEMSWQU0_SPARE3_RUN_S         21UL
#define MDM32_DEMSWQU0_SPARE3_RUN_BM                   0x00200000UL
#define RF24_MDM32_DEMSWQU0_SPARE3_RUN_M         0x00200000UL
// enums for bitfield DEMSWQU0_SPARE3_RUN (width: 1)UL
#define MDM32_DEMSWQU0_SPARE3_RUN_OFF                  0x0UL
#define MDM32_DEMSWQU0_SPARE3_RUN_ON                   0x1UL
// bitfield: DEMSWQU0_SPARE3_REFLEN
#define MDM32_DEMSWQU0_SPARE3_REFLEN                   16UL
#define RF24_MDM32_DEMSWQU0_SPARE3_REFLEN_S      16UL
#define MDM32_DEMSWQU0_SPARE3_REFLEN_BM                0x001F0000UL
#define RF24_MDM32_DEMSWQU0_SPARE3_REFLEN_M      0x001F0000UL
// enums for bitfield DEMSWQU0_SPARE3_REFLEN (width: 5)UL
#define MDM32_DEMSWQU0_SPARE3_REFLEN_ALLZEROS          0x00UL
#define MDM32_DEMSWQU0_SPARE3_REFLEN_ALLONES           0x1FUL
// bitfield: DEMSWQU0_SPARE3_VAL
#define MDM32_DEMSWQU0_SPARE3_VAL                      0UL
#define RF24_MDM32_DEMSWQU0_SPARE3_VAL_S         0UL
#define MDM32_DEMSWQU0_SPARE3_VAL_BM                   0x0000FFFFUL
#define RF24_MDM32_DEMSWQU0_SPARE3_VAL_M         0x0000FFFFUL
// enums for bitfield DEMSWQU0_SPARE3_VAL (width: 16)UL
#define MDM32_DEMSWQU0_SPARE3_VAL_ALLZEROS             0x0000UL
#define MDM32_DEMSWQU0_SPARE3_VAL_ALLONES              0xFFFFUL
// --------------------------------------------------------------
// DEMC1BEREF1_DEMC1BEREF0
// 
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_ADR (MDM32_BASE + 0x009CUL)
static volatile unsigned long* const SP_MDM32_DEMC1BEREF1_DEMC1BEREF0 = (unsigned long*) MDM32_DEMC1BEREF1_DEMC1BEREF0_ADR;
#define S_MDM32_DEMC1BEREF1_DEMC1BEREF0 (*SP_MDM32_DEMC1BEREF1_DEMC1BEREF0)
#define RF24_MDM32_O_DEMC1BEREF1_DEMC1BEREF0       156
// bitfield: DEMC1BEREF1_DEMC1BEREF0_CAR31C16
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16         16UL
#define RF24_MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16_S 16UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16_BM      0xFFFF0000UL
#define RF24_MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16_M 0xFFFF0000UL
// enums for bitfield DEMC1BEREF1_DEMC1BEREF0_CAR31C16 (width: 16)UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16_ALLZEROS 0x0000UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR31C16_ALLONES 0xFFFFUL
// bitfield: DEMC1BEREF1_DEMC1BEREF0_CAR15C0
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0          0UL
#define RF24_MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0_S 0UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0_BM       0x0000FFFFUL
#define RF24_MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0_M 0x0000FFFFUL
// enums for bitfield DEMC1BEREF1_DEMC1BEREF0_CAR15C0 (width: 16)UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0_ALLZEROS 0x0000UL
#define MDM32_DEMC1BEREF1_DEMC1BEREF0_CAR15C0_ALLONES  0xFFFFUL
// --------------------------------------------------------------
// DEMC1BEREF3_DEMC1BEREF2
// 
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_ADR (MDM32_BASE + 0x00A0UL)
static volatile unsigned long* const SP_MDM32_DEMC1BEREF3_DEMC1BEREF2 = (unsigned long*) MDM32_DEMC1BEREF3_DEMC1BEREF2_ADR;
#define S_MDM32_DEMC1BEREF3_DEMC1BEREF2 (*SP_MDM32_DEMC1BEREF3_DEMC1BEREF2)
#define RF24_MDM32_O_DEMC1BEREF3_DEMC1BEREF2       160
// bitfield: DEMC1BEREF3_DEMC1BEREF2_CBR31C16
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16         16UL
#define RF24_MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16_S 16UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16_BM      0xFFFF0000UL
#define RF24_MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16_M 0xFFFF0000UL
// enums for bitfield DEMC1BEREF3_DEMC1BEREF2_CBR31C16 (width: 16)UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16_ALLZEROS 0x0000UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR31C16_ALLONES 0xFFFFUL
// bitfield: DEMC1BEREF3_DEMC1BEREF2_CBR15C0
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0          0UL
#define RF24_MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0_S 0UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0_BM       0x0000FFFFUL
#define RF24_MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0_M 0x0000FFFFUL
// enums for bitfield DEMC1BEREF3_DEMC1BEREF2_CBR15C0 (width: 16)UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0_ALLZEROS 0x0000UL
#define MDM32_DEMC1BEREF3_DEMC1BEREF2_CBR15C0_ALLONES  0xFFFFUL
// --------------------------------------------------------------
// MODPREAMBLE_MODCTRL
// 
#define MDM32_MODPREAMBLE_MODCTRL_ADR (MDM32_BASE + 0x00A4UL)
static volatile unsigned long* const SP_MDM32_MODPREAMBLE_MODCTRL = (unsigned long*) MDM32_MODPREAMBLE_MODCTRL_ADR;
#define S_MDM32_MODPREAMBLE_MODCTRL (*SP_MDM32_MODPREAMBLE_MODCTRL)
#define RF24_MDM32_O_MODPREAMBLE_MODCTRL           164
// bitfield: MODPREAMBLE_MODCTRL_WORD
#define MDM32_MODPREAMBLE_MODCTRL_WORD                 16UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_WORD_S    16UL
#define MDM32_MODPREAMBLE_MODCTRL_WORD_BM              0xFFFF0000UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_WORD_M    0xFFFF0000UL
// enums for bitfield MODPREAMBLE_MODCTRL_WORD (width: 16)UL
#define MDM32_MODPREAMBLE_MODCTRL_WORD_ALLZEROS        0x0000UL
#define MDM32_MODPREAMBLE_MODCTRL_WORD_ALLONES         0xFFFFUL
// bitfield: MODPREAMBLE_MODCTRL_DSBUSEL
#define MDM32_MODPREAMBLE_MODCTRL_DSBUSEL              11UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_DSBUSEL_S 11UL
#define MDM32_MODPREAMBLE_MODCTRL_DSBUSEL_BM           0x00000800UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_DSBUSEL_M 0x00000800UL
// enums for bitfield MODPREAMBLE_MODCTRL_DSBUSEL (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_DSBUSEL_ZERO         0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_DSBUSEL_ONE          0x1UL
// bitfield: MODPREAMBLE_MODCTRL_HDISMODE
#define MDM32_MODPREAMBLE_MODCTRL_HDISMODE             10UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_HDISMODE_S 10UL
#define MDM32_MODPREAMBLE_MODCTRL_HDISMODE_BM          0x00000400UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_HDISMODE_M 0x00000400UL
// enums for bitfield MODPREAMBLE_MODCTRL_HDISMODE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_HDISMODE_DIS         0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_HDISMODE_EN          0x1UL
// bitfield: MODPREAMBLE_MODCTRL_PARBITQUALEN
#define MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN         9UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN_S 9UL
#define MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN_BM      0x00000200UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN_M 0x00000200UL
// enums for bitfield MODPREAMBLE_MODCTRL_PARBITQUALEN (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN_OFF     0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_PARBITQUALEN_ON      0x1UL
// bitfield: MODPREAMBLE_MODCTRL_STIMMODE
#define MDM32_MODPREAMBLE_MODCTRL_STIMMODE             7UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_STIMMODE_S 7UL
#define MDM32_MODPREAMBLE_MODCTRL_STIMMODE_BM          0x00000180UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_STIMMODE_M 0x00000180UL
// enums for bitfield MODPREAMBLE_MODCTRL_STIMMODE (width: 2)UL
#define MDM32_MODPREAMBLE_MODCTRL_STIMMODE_NORMAL      0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_STIMMODE_LATE        0x1UL
#define MDM32_MODPREAMBLE_MODCTRL_STIMMODE_EARLY       0x2UL
// bitfield: MODPREAMBLE_MODCTRL_C1BEMODE
#define MDM32_MODPREAMBLE_MODCTRL_C1BEMODE             6UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_C1BEMODE_S 6UL
#define MDM32_MODPREAMBLE_MODCTRL_C1BEMODE_BM          0x00000040UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_C1BEMODE_M 0x00000040UL
// enums for bitfield MODPREAMBLE_MODCTRL_C1BEMODE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_C1BEMODE_NORMAL      0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_C1BEMODE_EARLYLATE   0x1UL
// bitfield: MODPREAMBLE_MODCTRL_SOFTPDIFFMODE
#define MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE        5UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE_S 5UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE_BM     0x00000020UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE_M 0x00000020UL
// enums for bitfield MODPREAMBLE_MODCTRL_SOFTPDIFFMODE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE_DIS    0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTPDIFFMODE_EN     0x1UL
// bitfield: MODPREAMBLE_MODCTRL_SOFTTXENABLE
#define MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE         4UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE_S 4UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE_BM      0x00000010UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE_M 0x00000010UL
// enums for bitfield MODPREAMBLE_MODCTRL_SOFTTXENABLE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE_OFF     0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_SOFTTXENABLE_ON      0x1UL
// bitfield: MODPREAMBLE_MODCTRL_FECENABLE
#define MDM32_MODPREAMBLE_MODCTRL_FECENABLE            3UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_FECENABLE_S 3UL
#define MDM32_MODPREAMBLE_MODCTRL_FECENABLE_BM         0x00000008UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_FECENABLE_M 0x00000008UL
// enums for bitfield MODPREAMBLE_MODCTRL_FECENABLE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_FECENABLE_OFF        0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_FECENABLE_ON         0x1UL
// bitfield: MODPREAMBLE_MODCTRL_FEC5TERMINATE
#define MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE        2UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE_S 2UL
#define MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE_BM     0x00000004UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE_M 0x00000004UL
// enums for bitfield MODPREAMBLE_MODCTRL_FEC5TERMINATE (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE_OFF    0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_FEC5TERMINATE_ON     0x1UL
// bitfield: MODPREAMBLE_MODCTRL_TONEINSERT
#define MDM32_MODPREAMBLE_MODCTRL_TONEINSERT           1UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_TONEINSERT_S 1UL
#define MDM32_MODPREAMBLE_MODCTRL_TONEINSERT_BM        0x00000002UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_TONEINSERT_M 0x00000002UL
// enums for bitfield MODPREAMBLE_MODCTRL_TONEINSERT (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_TONEINSERT_DIS       0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_TONEINSERT_EN        0x1UL
// bitfield: MODPREAMBLE_MODCTRL_PREAMBLEINSERT
#define MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT       0UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT_S 0UL
#define MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT_BM    0x00000001UL
#define RF24_MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT_M 0x00000001UL
// enums for bitfield MODPREAMBLE_MODCTRL_PREAMBLEINSERT (width: 1)UL
#define MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT_DIS   0x0UL
#define MDM32_MODPREAMBLE_MODCTRL_PREAMBLEINSERT_EN    0x1UL
// --------------------------------------------------------------
// DEMFRAC1_DEMFRAC0
// 
#define MDM32_DEMFRAC1_DEMFRAC0_ADR (MDM32_BASE + 0x00A8UL)
static volatile unsigned long* const SP_MDM32_DEMFRAC1_DEMFRAC0 = (unsigned long*) MDM32_DEMFRAC1_DEMFRAC0_ADR;
#define S_MDM32_DEMFRAC1_DEMFRAC0 (*SP_MDM32_DEMFRAC1_DEMFRAC0)
#define RF24_MDM32_O_DEMFRAC1_DEMFRAC0             168
// bitfield: DEMFRAC1_DEMFRAC0_P27C16
#define MDM32_DEMFRAC1_DEMFRAC0_P27C16                 16UL
#define RF24_MDM32_DEMFRAC1_DEMFRAC0_P27C16_S    16UL
#define MDM32_DEMFRAC1_DEMFRAC0_P27C16_BM              0x0FFF0000UL
#define RF24_MDM32_DEMFRAC1_DEMFRAC0_P27C16_M    0x0FFF0000UL
// enums for bitfield DEMFRAC1_DEMFRAC0_P27C16 (width: 12)UL
#define MDM32_DEMFRAC1_DEMFRAC0_P27C16_ALLZEROS        0x000UL
#define MDM32_DEMFRAC1_DEMFRAC0_P27C16_ALLONES         0xFFFUL
// bitfield: DEMFRAC1_DEMFRAC0_P15C0
#define MDM32_DEMFRAC1_DEMFRAC0_P15C0                  0UL
#define RF24_MDM32_DEMFRAC1_DEMFRAC0_P15C0_S     0UL
#define MDM32_DEMFRAC1_DEMFRAC0_P15C0_BM               0x0000FFFFUL
#define RF24_MDM32_DEMFRAC1_DEMFRAC0_P15C0_M     0x0000FFFFUL
// enums for bitfield DEMFRAC1_DEMFRAC0_P15C0 (width: 16)UL
#define MDM32_DEMFRAC1_DEMFRAC0_P15C0_ALLZEROS         0x0000UL
#define MDM32_DEMFRAC1_DEMFRAC0_P15C0_ALLONES          0xFFFFUL
// --------------------------------------------------------------
// DEMFRAC3_DEMFRAC2
// 
#define MDM32_DEMFRAC3_DEMFRAC2_ADR (MDM32_BASE + 0x00ACUL)
static volatile unsigned long* const SP_MDM32_DEMFRAC3_DEMFRAC2 = (unsigned long*) MDM32_DEMFRAC3_DEMFRAC2_ADR;
#define S_MDM32_DEMFRAC3_DEMFRAC2 (*SP_MDM32_DEMFRAC3_DEMFRAC2)
#define RF24_MDM32_O_DEMFRAC3_DEMFRAC2             172
// bitfield: DEMFRAC3_DEMFRAC2_Q27C16
#define MDM32_DEMFRAC3_DEMFRAC2_Q27C16                 16UL
#define RF24_MDM32_DEMFRAC3_DEMFRAC2_Q27C16_S    16UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q27C16_BM              0x0FFF0000UL
#define RF24_MDM32_DEMFRAC3_DEMFRAC2_Q27C16_M    0x0FFF0000UL
// enums for bitfield DEMFRAC3_DEMFRAC2_Q27C16 (width: 12)UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q27C16_ALLZEROS        0x000UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q27C16_ALLONES         0xFFFUL
// bitfield: DEMFRAC3_DEMFRAC2_Q15C0
#define MDM32_DEMFRAC3_DEMFRAC2_Q15C0                  0UL
#define RF24_MDM32_DEMFRAC3_DEMFRAC2_Q15C0_S     0UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q15C0_BM               0x0000FFFFUL
#define RF24_MDM32_DEMFRAC3_DEMFRAC2_Q15C0_M     0x0000FFFFUL
// enums for bitfield DEMFRAC3_DEMFRAC2_Q15C0 (width: 16)UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q15C0_ALLZEROS         0x0000UL
#define MDM32_DEMFRAC3_DEMFRAC2_Q15C0_ALLONES          0xFFFFUL
// --------------------------------------------------------------
// DEMCODC2_DEMCODC1
// 
#define MDM32_DEMCODC2_DEMCODC1_ADR (MDM32_BASE + 0x00B0UL)
static volatile unsigned long* const SP_MDM32_DEMCODC2_DEMCODC1 = (unsigned long*) MDM32_DEMCODC2_DEMCODC1_ADR;
#define S_MDM32_DEMCODC2_DEMCODC1 (*SP_MDM32_DEMCODC2_DEMCODC1)
#define RF24_MDM32_O_DEMCODC2_DEMCODC1             176
// bitfield: DEMCODC2_DEMCODC1_COMPQVAL
#define MDM32_DEMCODC2_DEMCODC1_COMPQVAL               16UL
#define RF24_MDM32_DEMCODC2_DEMCODC1_COMPQVAL_S  16UL
#define MDM32_DEMCODC2_DEMCODC1_COMPQVAL_BM            0x1FFF0000UL
#define RF24_MDM32_DEMCODC2_DEMCODC1_COMPQVAL_M  0x1FFF0000UL
// enums for bitfield DEMCODC2_DEMCODC1_COMPQVAL (width: 13)UL
#define MDM32_DEMCODC2_DEMCODC1_COMPQVAL_ALLZEROS      0x0000UL
#define MDM32_DEMCODC2_DEMCODC1_COMPQVAL_ALLONES       0x1FFFUL
// bitfield: DEMCODC2_DEMCODC1_COMPIVAL
#define MDM32_DEMCODC2_DEMCODC1_COMPIVAL               0UL
#define RF24_MDM32_DEMCODC2_DEMCODC1_COMPIVAL_S  0UL
#define MDM32_DEMCODC2_DEMCODC1_COMPIVAL_BM            0x00001FFFUL
#define RF24_MDM32_DEMCODC2_DEMCODC1_COMPIVAL_M  0x00001FFFUL
// enums for bitfield DEMCODC2_DEMCODC1_COMPIVAL (width: 13)UL
#define MDM32_DEMCODC2_DEMCODC1_COMPIVAL_ALLZEROS      0x0000UL
#define MDM32_DEMCODC2_DEMCODC1_COMPIVAL_ALLONES       0x1FFFUL
// --------------------------------------------------------------
// DEMFIDC2_DEMFIDC1
// 
#define MDM32_DEMFIDC2_DEMFIDC1_ADR (MDM32_BASE + 0x00B4UL)
static volatile unsigned long* const SP_MDM32_DEMFIDC2_DEMFIDC1 = (unsigned long*) MDM32_DEMFIDC2_DEMFIDC1_ADR;
#define S_MDM32_DEMFIDC2_DEMFIDC1 (*SP_MDM32_DEMFIDC2_DEMFIDC1)
#define RF24_MDM32_O_DEMFIDC2_DEMFIDC1             180
// bitfield: DEMFIDC2_DEMFIDC1_COMPQVAL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL               16UL
#define RF24_MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL_S  16UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL_BM            0x1FFF0000UL
#define RF24_MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL_M  0x1FFF0000UL
// enums for bitfield DEMFIDC2_DEMFIDC1_COMPQVAL (width: 13)UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL_ALLZEROS      0x0000UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPQVAL_ALLONES       0x1FFFUL
// bitfield: DEMFIDC2_DEMFIDC1_COMPIVAL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL               0UL
#define RF24_MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL_S  0UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL_BM            0x00001FFFUL
#define RF24_MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL_M  0x00001FFFUL
// enums for bitfield DEMFIDC2_DEMFIDC1_COMPIVAL (width: 13)UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL_ALLZEROS      0x0000UL
#define MDM32_DEMFIDC2_DEMFIDC1_COMPIVAL_ALLONES       0x1FFFUL
// --------------------------------------------------------------
// DEMMAFC0_DEMFIFE1
// 
#define MDM32_DEMMAFC0_DEMFIFE1_ADR (MDM32_BASE + 0x00B8UL)
static volatile unsigned long* const SP_MDM32_DEMMAFC0_DEMFIFE1 = (unsigned long*) MDM32_DEMMAFC0_DEMFIFE1_ADR;
#define S_MDM32_DEMMAFC0_DEMFIFE1 (*SP_MDM32_DEMMAFC0_DEMFIFE1)
#define RF24_MDM32_O_DEMMAFC0_DEMFIFE1             184
// bitfield: DEMMAFC0_DEMFIFE1_COMPVAL
#define MDM32_DEMMAFC0_DEMFIFE1_COMPVAL                16UL
#define RF24_MDM32_DEMMAFC0_DEMFIFE1_COMPVAL_S   16UL
#define MDM32_DEMMAFC0_DEMFIFE1_COMPVAL_BM             0x00FF0000UL
#define RF24_MDM32_DEMMAFC0_DEMFIFE1_COMPVAL_M   0x00FF0000UL
// enums for bitfield DEMMAFC0_DEMFIFE1_COMPVAL (width: 8)UL
#define MDM32_DEMMAFC0_DEMFIFE1_COMPVAL_ALLZEROS       0x00UL
#define MDM32_DEMMAFC0_DEMFIFE1_COMPVAL_ALLONES        0xFFUL
// bitfield: DEMMAFC0_DEMFIFE1_FOCFBREGVAL
#define MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL            0UL
#define RF24_MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL_S 0UL
#define MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL_BM         0x000000FFUL
#define RF24_MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL_M 0x000000FFUL
// enums for bitfield DEMMAFC0_DEMFIFE1_FOCFBREGVAL (width: 8)UL
#define MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL_ALLZEROS   0x00UL
#define MDM32_DEMMAFC0_DEMFIFE1_FOCFBREGVAL_ALLONES    0xFFUL
// --------------------------------------------------------------
// DEMSWIMBAL_DEMMAFI4
// 
#define MDM32_DEMSWIMBAL_DEMMAFI4_ADR (MDM32_BASE + 0x00BCUL)
static volatile unsigned long* const SP_MDM32_DEMSWIMBAL_DEMMAFI4 = (unsigned long*) MDM32_DEMSWIMBAL_DEMMAFI4_ADR;
#define S_MDM32_DEMSWIMBAL_DEMMAFI4 (*SP_MDM32_DEMSWIMBAL_DEMMAFI4)
#define RF24_MDM32_O_DEMSWIMBAL_DEMMAFI4           188
// bitfield: DEMSWIMBAL_DEMMAFI4_IMBALB
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB               24UL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB_S  24UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB_BM            0xFF000000UL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB_M  0xFF000000UL
// enums for bitfield DEMSWIMBAL_DEMMAFI4_IMBALB (width: 8)UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB_ALLZEROS      0x00UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALB_ALLONES       0xFFUL
// bitfield: DEMSWIMBAL_DEMMAFI4_IMBALA
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA               16UL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA_S  16UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA_BM            0x00FF0000UL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA_M  0x00FF0000UL
// enums for bitfield DEMSWIMBAL_DEMMAFI4_IMBALA (width: 8)UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA_ALLZEROS      0x00UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_IMBALA_ALLONES       0xFFUL
// bitfield: DEMSWIMBAL_DEMMAFI4_TERMVAL
#define MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL              0UL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL_S 0UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL_BM           0x000000FFUL
#define RF24_MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL_M 0x000000FFUL
// enums for bitfield DEMSWIMBAL_DEMMAFI4_TERMVAL (width: 8)UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL_ALLZEROS     0x00UL
#define MDM32_DEMSWIMBAL_DEMMAFI4_TERMVAL_ALLONES      0xFFUL
// --------------------------------------------------------------
// DEMDEBUG_DEMSOFTPDIFF
// 
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_ADR (MDM32_BASE + 0x00C0UL)
static volatile unsigned long* const SP_MDM32_DEMDEBUG_DEMSOFTPDIFF = (unsigned long*) MDM32_DEMDEBUG_DEMSOFTPDIFF_ADR;
#define S_MDM32_DEMDEBUG_DEMSOFTPDIFF (*SP_MDM32_DEMDEBUG_DEMSOFTPDIFF)
#define RF24_MDM32_O_DEMDEBUG_DEMSOFTPDIFF         192
// bitfield: DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN        25UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_S 25UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_BM     0x0E000000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_M 0x0E000000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN (width: 3)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI0   0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI7   0x7UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI1   0x1UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI2   0x2UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI3   0x3UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI4   0x4UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI5   0x5UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKPIN_GPI6   0x6UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER    24UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER_S 24UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER_BM 0x01000000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER_M 0x01000000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER (width: 1)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER_ZERO 0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGETRIGGER_ONE 0x1UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG      21UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_S 21UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_BM   0x00E00000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_M 0x00E00000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG (width: 3)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_NOSEL 0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_PDIF 0x1UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_MAFI 0x3UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_STIM 0x6UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_MAFC 0x5UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_C1BE 0x4UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_SOFD 0x7UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_DECSTAGEDEBUG_FIFE 0x2UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER    20UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER_S 20UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER_BM 0x00100000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER_M 0x00100000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER (width: 1)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER_ZERO 0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDTRIGGER_ONE 0x1UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG      17UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_S 17UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_BM   0x000E0000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_M 0x000E0000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG (width: 3)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_NOSEL 0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_IQMC 0x1UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_BDE1 0x2UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_FEXB2 0x3UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_BDE2 0x4UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_CHFI 0x5UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_FRAC 0x6UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_FRONTENDDEBUG_FIDC 0x7UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE       16UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE_S 16UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE_BM    0x00010000UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE_M 0x00010000UL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE (width: 1)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE_ZERO  0x0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_LOOPBACKMODE_ONE   0x1UL
// bitfield: DEMDEBUG_DEMSOFTPDIFF_VAL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL                0UL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL_S   0UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL_BM             0x000000FFUL
#define RF24_MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL_M   0x000000FFUL
// enums for bitfield DEMDEBUG_DEMSOFTPDIFF_VAL (width: 8)UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL_ALLZEROS       0x00UL
#define MDM32_DEMDEBUG_DEMSOFTPDIFF_VAL_ALLONES        0xFFUL
// --------------------------------------------------------------
// VITCOMPUTE_VITCTRL
// 
#define MDM32_VITCOMPUTE_VITCTRL_ADR (MDM32_BASE + 0x00C4UL)
static volatile unsigned long* const SP_MDM32_VITCOMPUTE_VITCTRL = (unsigned long*) MDM32_VITCOMPUTE_VITCTRL_ADR;
#define S_MDM32_VITCOMPUTE_VITCTRL (*SP_MDM32_VITCOMPUTE_VITCTRL)
#define RF24_MDM32_O_VITCOMPUTE_VITCTRL            196
// bitfield: VITCOMPUTE_VITCTRL_START
#define MDM32_VITCOMPUTE_VITCTRL_START                 16UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_START_S    16UL
#define MDM32_VITCOMPUTE_VITCTRL_START_BM              0x00010000UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_START_M    0x00010000UL
// enums for bitfield VITCOMPUTE_VITCTRL_START (width: 1)UL
#define MDM32_VITCOMPUTE_VITCTRL_START_ZERO            0x0UL
#define MDM32_VITCOMPUTE_VITCTRL_START_ONE             0x1UL
// bitfield: VITCOMPUTE_VITCTRL_METRSEL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL               6UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_METRSEL_S  6UL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL_BM            0x000000C0UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_METRSEL_M  0x000000C0UL
// enums for bitfield VITCOMPUTE_VITCTRL_METRSEL (width: 2)UL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL_MET5M         0x0UL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL_PHAC          0x1UL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL_SOFD          0x2UL
#define MDM32_VITCOMPUTE_VITCTRL_METRSEL_MLSE          0x3UL
// bitfield: VITCOMPUTE_VITCTRL_APMRDBACKSEL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL          2UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_S 2UL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_BM       0x0000003CUL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_M 0x0000003CUL
// enums for bitfield VITCOMPUTE_VITCTRL_APMRDBACKSEL (width: 4)UL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_NOSEL    0x0UL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM0     0x8UL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM1     0x9UL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM2     0xAUL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM3     0xBUL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM4     0xCUL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM5     0xDUL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM6     0xEUL
#define MDM32_VITCOMPUTE_VITCTRL_APMRDBACKSEL_APM7     0xFUL
// bitfield: VITCOMPUTE_VITCTRL_ACSITERATIONS
#define MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS         1UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS_S 1UL
#define MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS_BM      0x00000002UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS_M 0x00000002UL
// enums for bitfield VITCOMPUTE_VITCTRL_ACSITERATIONS (width: 1)UL
#define MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS_CODE23  0x1UL
#define MDM32_VITCOMPUTE_VITCTRL_ACSITERATIONS_CODE12  0x0UL
// bitfield: VITCOMPUTE_VITCTRL_METRICS
#define MDM32_VITCOMPUTE_VITCTRL_METRICS               0UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_METRICS_S  0UL
#define MDM32_VITCOMPUTE_VITCTRL_METRICS_BM            0x00000001UL
#define RF24_MDM32_VITCOMPUTE_VITCTRL_METRICS_M  0x00000001UL
// enums for bitfield VITCOMPUTE_VITCTRL_METRICS (width: 1)UL
#define MDM32_VITCOMPUTE_VITCTRL_METRICS_SOFT          0x1UL
#define MDM32_VITCOMPUTE_VITCTRL_METRICS_HW            0x0UL
// --------------------------------------------------------------
// VITSTATE_VITAPMRDBACK
// 
#define MDM32_VITSTATE_VITAPMRDBACK_ADR (MDM32_BASE + 0x00C8UL)
static volatile unsigned long* const SP_MDM32_VITSTATE_VITAPMRDBACK = (unsigned long*) MDM32_VITSTATE_VITAPMRDBACK_ADR;
#define S_MDM32_VITSTATE_VITAPMRDBACK (*SP_MDM32_VITSTATE_VITAPMRDBACK)
#define RF24_MDM32_O_VITSTATE_VITAPMRDBACK         200
// bitfield: VITSTATE_VITAPMRDBACK_VITSTATE_VALUE
#define MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE     16UL
#define RF24_MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE_S 16UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE_BM  0x00070000UL
#define RF24_MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE_M 0x00070000UL
// enums for bitfield VITSTATE_VITAPMRDBACK_VITSTATE_VALUE (width: 3)UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE_ALLZEROS 0x0UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITSTATE_VALUE_ALLONES 0x7UL
// bitfield: VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE
#define MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE 0UL
#define RF24_MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE_S 0UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE_BM 0x000003FFUL
#define RF24_MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE_M 0x000003FFUL
// enums for bitfield VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE (width: 10)UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE_ALLZEROS 0x000UL
#define MDM32_VITSTATE_VITAPMRDBACK_VITAPMRDBACK_VALUE_ALLONES 0x3FFUL
// --------------------------------------------------------------
// VITBRMETRIC32_VITBRMETRIC10
// 
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_ADR (MDM32_BASE + 0x00CCUL)
static volatile unsigned long* const SP_MDM32_VITBRMETRIC32_VITBRMETRIC10 = (unsigned long*) MDM32_VITBRMETRIC32_VITBRMETRIC10_ADR;
#define S_MDM32_VITBRMETRIC32_VITBRMETRIC10 (*SP_MDM32_VITBRMETRIC32_VITBRMETRIC10)
#define RF24_MDM32_O_VITBRMETRIC32_VITBRMETRIC10   204
// bitfield: VITBRMETRIC32_VITBRMETRIC10_MET3
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3         24UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3_S 24UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3_BM      0xFF000000UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3_M 0xFF000000UL
// enums for bitfield VITBRMETRIC32_VITBRMETRIC10_MET3 (width: 8)UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET3_ALLONES 0xFFUL
// bitfield: VITBRMETRIC32_VITBRMETRIC10_MET2
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2         16UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2_S 16UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2_BM      0x00FF0000UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2_M 0x00FF0000UL
// enums for bitfield VITBRMETRIC32_VITBRMETRIC10_MET2 (width: 8)UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET2_ALLONES 0xFFUL
// bitfield: VITBRMETRIC32_VITBRMETRIC10_MET1
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1         8UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1_S 8UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1_BM      0x0000FF00UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1_M 0x0000FF00UL
// enums for bitfield VITBRMETRIC32_VITBRMETRIC10_MET1 (width: 8)UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET1_ALLONES 0xFFUL
// bitfield: VITBRMETRIC32_VITBRMETRIC10_MET0
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0         0UL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0_S 0UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0_BM      0x000000FFUL
#define RF24_MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0_M 0x000000FFUL
// enums for bitfield VITBRMETRIC32_VITBRMETRIC10_MET0 (width: 8)UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC32_VITBRMETRIC10_MET0_ALLONES 0xFFUL
// --------------------------------------------------------------
// VITBRMETRIC76_VITBRMETRIC54
// 
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_ADR (MDM32_BASE + 0x00D0UL)
static volatile unsigned long* const SP_MDM32_VITBRMETRIC76_VITBRMETRIC54 = (unsigned long*) MDM32_VITBRMETRIC76_VITBRMETRIC54_ADR;
#define S_MDM32_VITBRMETRIC76_VITBRMETRIC54 (*SP_MDM32_VITBRMETRIC76_VITBRMETRIC54)
#define RF24_MDM32_O_VITBRMETRIC76_VITBRMETRIC54   208
// bitfield: VITBRMETRIC76_VITBRMETRIC54_MET7
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7         24UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7_S 24UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7_BM      0xFF000000UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7_M 0xFF000000UL
// enums for bitfield VITBRMETRIC76_VITBRMETRIC54_MET7 (width: 8)UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET7_ALLONES 0xFFUL
// bitfield: VITBRMETRIC76_VITBRMETRIC54_MET6
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6         16UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6_S 16UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6_BM      0x00FF0000UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6_M 0x00FF0000UL
// enums for bitfield VITBRMETRIC76_VITBRMETRIC54_MET6 (width: 8)UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET6_ALLONES 0xFFUL
// bitfield: VITBRMETRIC76_VITBRMETRIC54_MET5
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5         8UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5_S 8UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5_BM      0x0000FF00UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5_M 0x0000FF00UL
// enums for bitfield VITBRMETRIC76_VITBRMETRIC54_MET5 (width: 8)UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET5_ALLONES 0xFFUL
// bitfield: VITBRMETRIC76_VITBRMETRIC54_MET4
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4         0UL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4_S 0UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4_BM      0x000000FFUL
#define RF24_MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4_M 0x000000FFUL
// enums for bitfield VITBRMETRIC76_VITBRMETRIC54_MET4 (width: 8)UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4_ALLZEROS 0x00UL
#define MDM32_VITBRMETRIC76_VITBRMETRIC54_MET4_ALLONES 0xFFUL
// --------------------------------------------------------------
// TIMCTL
// 
#define MDM32_TIMCTL_ADR (MDM32_BASE + 0x00F0UL)
static volatile unsigned long* const SP_MDM32_TIMCTL = (unsigned long*) MDM32_TIMCTL_ADR;
#define S_MDM32_TIMCTL (*SP_MDM32_TIMCTL)
#define RF24_MDM32_O_TIMCTL                        240
// bitfield: TIMCTL_CPTSRC
#define MDM32_TIMCTL_CPTSRC                            24UL
#define RF24_MDM32_TIMCTL_CPTSRC_S               24UL
#define MDM32_TIMCTL_CPTSRC_BM                         0x3F000000UL
#define RF24_MDM32_TIMCTL_CPTSRC_M               0x3F000000UL
// enums for bitfield TIMCTL_CPTSRC (width: 6)UL
#define MDM32_TIMCTL_CPTSRC_ALLZEROS                   0x00UL
#define MDM32_TIMCTL_CPTSRC_ALLONES                    0x3FUL
// bitfield: TIMCTL_CPTCTL
#define MDM32_TIMCTL_CPTCTL                            23UL
#define RF24_MDM32_TIMCTL_CPTCTL_S               23UL
#define MDM32_TIMCTL_CPTCTL_BM                         0x00800000UL
#define RF24_MDM32_TIMCTL_CPTCTL_M               0x00800000UL
// enums for bitfield TIMCTL_CPTCTL (width: 1)UL
#define MDM32_TIMCTL_CPTCTL_DIS                        0x0UL
#define MDM32_TIMCTL_CPTCTL_EN                         0x1UL
// bitfield: TIMCTL_CNTRSRC
#define MDM32_TIMCTL_CNTRSRC                           21UL
#define RF24_MDM32_TIMCTL_CNTRSRC_S              21UL
#define MDM32_TIMCTL_CNTRSRC_BM                        0x00600000UL
#define RF24_MDM32_TIMCTL_CNTRSRC_M              0x00600000UL
// enums for bitfield TIMCTL_CNTRSRC (width: 2)UL
#define MDM32_TIMCTL_CNTRSRC_CLK                       0x0UL
#define MDM32_TIMCTL_CNTRSRC_CLKBAUD                   0x1UL
#define MDM32_TIMCTL_CNTRSRC_CLK4BAUD                  0x2UL
#define MDM32_TIMCTL_CNTRSRC_CLK4BAUDF                 0x3UL
// bitfield: TIMCTL_CNTRCLR
#define MDM32_TIMCTL_CNTRCLR                           20UL
#define RF24_MDM32_TIMCTL_CNTRCLR_S              20UL
#define MDM32_TIMCTL_CNTRCLR_BM                        0x00100000UL
#define RF24_MDM32_TIMCTL_CNTRCLR_M              0x00100000UL
// enums for bitfield TIMCTL_CNTRCLR (width: 1)UL
#define MDM32_TIMCTL_CNTRCLR_ZERO                      0x0UL
#define MDM32_TIMCTL_CNTRCLR_ONE                       0x1UL
// bitfield: TIMCTL_CNTRCTL
#define MDM32_TIMCTL_CNTRCTL                           19UL
#define RF24_MDM32_TIMCTL_CNTRCTL_S              19UL
#define MDM32_TIMCTL_CNTRCTL_BM                        0x00080000UL
#define RF24_MDM32_TIMCTL_CNTRCTL_M              0x00080000UL
// enums for bitfield TIMCTL_CNTRCTL (width: 1)UL
#define MDM32_TIMCTL_CNTRCTL_ZERO                      0x0UL
#define MDM32_TIMCTL_CNTRCTL_ONE                       0x1UL
// bitfield: TIMCTL_TIMSRC
#define MDM32_TIMCTL_TIMSRC                            17UL
#define RF24_MDM32_TIMCTL_TIMSRC_S               17UL
#define MDM32_TIMCTL_TIMSRC_BM                         0x00060000UL
#define RF24_MDM32_TIMCTL_TIMSRC_M               0x00060000UL
// enums for bitfield TIMCTL_TIMSRC (width: 2)UL
#define MDM32_TIMCTL_TIMSRC_CLK                        0x0UL
#define MDM32_TIMCTL_TIMSRC_CLKBAUD                    0x1UL
#define MDM32_TIMCTL_TIMSRC_CLK4BAUD                   0x2UL
#define MDM32_TIMCTL_TIMSRC_CLK4BAUDF                  0x3UL
// bitfield: TIMCTL_TIMCTL
#define MDM32_TIMCTL_TIMCTL                            16UL
#define RF24_MDM32_TIMCTL_TIMCTL_S               16UL
#define MDM32_TIMCTL_TIMCTL_BM                         0x00010000UL
#define RF24_MDM32_TIMCTL_TIMCTL_M               0x00010000UL
// enums for bitfield TIMCTL_TIMCTL (width: 1)UL
#define MDM32_TIMCTL_TIMCTL_DIS                        0x0UL
#define MDM32_TIMCTL_TIMCTL_EN                         0x1UL
// --------------------------------------------------------------
// TIMPER_TIMINC
// 
#define MDM32_TIMPER_TIMINC_ADR (MDM32_BASE + 0x00F4UL)
static volatile unsigned long* const SP_MDM32_TIMPER_TIMINC = (unsigned long*) MDM32_TIMPER_TIMINC_ADR;
#define S_MDM32_TIMPER_TIMINC (*SP_MDM32_TIMPER_TIMINC)
#define RF24_MDM32_O_TIMPER_TIMINC                 244
// bitfield: TIMPER_TIMINC_TIMPER_VAL
#define MDM32_TIMPER_TIMINC_TIMPER_VAL                 16UL
#define RF24_MDM32_TIMPER_TIMINC_TIMPER_VAL_S    16UL
#define MDM32_TIMPER_TIMINC_TIMPER_VAL_BM              0xFFFF0000UL
#define RF24_MDM32_TIMPER_TIMINC_TIMPER_VAL_M    0xFFFF0000UL
// enums for bitfield TIMPER_TIMINC_TIMPER_VAL (width: 16)UL
#define MDM32_TIMPER_TIMINC_TIMPER_VAL_ALLZEROS        0x0000UL
#define MDM32_TIMPER_TIMINC_TIMPER_VAL_ALLONES         0xFFFFUL
// bitfield: TIMPER_TIMINC_TIMINC_VAL
#define MDM32_TIMPER_TIMINC_TIMINC_VAL                 0UL
#define RF24_MDM32_TIMPER_TIMINC_TIMINC_VAL_S    0UL
#define MDM32_TIMPER_TIMINC_TIMINC_VAL_BM              0x0000FFFFUL
#define RF24_MDM32_TIMPER_TIMINC_TIMINC_VAL_M    0x0000FFFFUL
// enums for bitfield TIMPER_TIMINC_TIMINC_VAL (width: 16)UL
#define MDM32_TIMPER_TIMINC_TIMINC_VAL_ALLZEROS        0x0000UL
#define MDM32_TIMPER_TIMINC_TIMINC_VAL_ALLONES         0xFFFFUL
// --------------------------------------------------------------
// TIMCAPT_TIMCNT
// 
#define MDM32_TIMCAPT_TIMCNT_ADR (MDM32_BASE + 0x00F8UL)
static volatile unsigned long* const SP_MDM32_TIMCAPT_TIMCNT = (unsigned long*) MDM32_TIMCAPT_TIMCNT_ADR;
#define S_MDM32_TIMCAPT_TIMCNT (*SP_MDM32_TIMCAPT_TIMCNT)
#define RF24_MDM32_O_TIMCAPT_TIMCNT                248
// bitfield: TIMCAPT_TIMCNT_VALUE
#define MDM32_TIMCAPT_TIMCNT_VALUE                     16UL
#define RF24_MDM32_TIMCAPT_TIMCNT_VALUE_S        16UL
#define MDM32_TIMCAPT_TIMCNT_VALUE_BM                  0xFFFF0000UL
#define RF24_MDM32_TIMCAPT_TIMCNT_VALUE_M        0xFFFF0000UL
// enums for bitfield TIMCAPT_TIMCNT_VALUE (width: 16)UL
#define MDM32_TIMCAPT_TIMCNT_VALUE_ALLZEROS            0x0000UL
#define MDM32_TIMCAPT_TIMCNT_VALUE_ALLONES             0xFFFFUL
// bitfield: TIMCAPT_TIMCNT_VAL
#define MDM32_TIMCAPT_TIMCNT_VAL                       0UL
#define RF24_MDM32_TIMCAPT_TIMCNT_VAL_S          0UL
#define MDM32_TIMCAPT_TIMCNT_VAL_BM                    0x0000FFFFUL
#define RF24_MDM32_TIMCAPT_TIMCNT_VAL_M          0x0000FFFFUL
// enums for bitfield TIMCAPT_TIMCNT_VAL (width: 16)UL
#define MDM32_TIMCAPT_TIMCNT_VAL_ALLZEROS              0x0000UL
#define MDM32_TIMCAPT_TIMCNT_VAL_ALLONES               0xFFFFUL
// --------------------------------------------------------------
// COUNT1IN_TIMEBASE
// 
#define MDM32_COUNT1IN_TIMEBASE_ADR (MDM32_BASE + 0x00FCUL)
static volatile unsigned long* const SP_MDM32_COUNT1IN_TIMEBASE = (unsigned long*) MDM32_COUNT1IN_TIMEBASE_ADR;
#define S_MDM32_COUNT1IN_TIMEBASE (*SP_MDM32_COUNT1IN_TIMEBASE)
#define RF24_MDM32_O_COUNT1IN_TIMEBASE             252
// bitfield: COUNT1IN_TIMEBASE_VAL
#define MDM32_COUNT1IN_TIMEBASE_VAL                    16UL
#define RF24_MDM32_COUNT1IN_TIMEBASE_VAL_S       16UL
#define MDM32_COUNT1IN_TIMEBASE_VAL_BM                 0xFFFF0000UL
#define RF24_MDM32_COUNT1IN_TIMEBASE_VAL_M       0xFFFF0000UL
// enums for bitfield COUNT1IN_TIMEBASE_VAL (width: 16)UL
#define MDM32_COUNT1IN_TIMEBASE_VAL_ALLZEROS           0x0000UL
#define MDM32_COUNT1IN_TIMEBASE_VAL_ALLONES            0xFFFFUL
// bitfield: COUNT1IN_TIMEBASE_FLUSH
#define MDM32_COUNT1IN_TIMEBASE_FLUSH                  0UL
#define RF24_MDM32_COUNT1IN_TIMEBASE_FLUSH_S     0UL
#define MDM32_COUNT1IN_TIMEBASE_FLUSH_BM               0x00000001UL
#define RF24_MDM32_COUNT1IN_TIMEBASE_FLUSH_M     0x00000001UL
// enums for bitfield COUNT1IN_TIMEBASE_FLUSH (width: 1)UL
#define MDM32_COUNT1IN_TIMEBASE_FLUSH_ZERO             0x0UL
#define MDM32_COUNT1IN_TIMEBASE_FLUSH_ONE              0x1UL
// --------------------------------------------------------------
// COUNT1RES
// 
#define MDM32_COUNT1RES_ADR (MDM32_BASE + 0x0100UL)
static volatile unsigned long* const SP_MDM32_COUNT1RES = (unsigned long*) MDM32_COUNT1RES_ADR;
#define S_MDM32_COUNT1RES (*SP_MDM32_COUNT1RES)
#define RF24_MDM32_O_COUNT1RES                     256
// bitfield: COUNT1RES_VAL
#define MDM32_COUNT1RES_VAL                            0UL
#define RF24_MDM32_COUNT1RES_VAL_S               0UL
#define MDM32_COUNT1RES_VAL_BM                         0x0000001FUL
#define RF24_MDM32_COUNT1RES_VAL_M               0x0000001FUL
// enums for bitfield COUNT1RES_VAL (width: 5)UL
#define MDM32_COUNT1RES_VAL_ALLZEROS                   0x00UL
#define MDM32_COUNT1RES_VAL_ALLONES                    0x1FUL
// --------------------------------------------------------------
// BRMACC2_BRMACC1
// 
#define MDM32_BRMACC2_BRMACC1_ADR (MDM32_BASE + 0x0104UL)
static volatile unsigned long* const SP_MDM32_BRMACC2_BRMACC1 = (unsigned long*) MDM32_BRMACC2_BRMACC1_ADR;
#define S_MDM32_BRMACC2_BRMACC1 (*SP_MDM32_BRMACC2_BRMACC1)
#define RF24_MDM32_O_BRMACC2_BRMACC1               260
// bitfield: BRMACC2_BRMACC1_METRIC11
#define MDM32_BRMACC2_BRMACC1_METRIC11                 24UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC11_S    24UL
#define MDM32_BRMACC2_BRMACC1_METRIC11_BM              0xFF000000UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC11_M    0xFF000000UL
// enums for bitfield BRMACC2_BRMACC1_METRIC11 (width: 8)UL
#define MDM32_BRMACC2_BRMACC1_METRIC11_ALLZEROS        0x00UL
#define MDM32_BRMACC2_BRMACC1_METRIC11_ALLONES         0xFFUL
// bitfield: BRMACC2_BRMACC1_METRIC10
#define MDM32_BRMACC2_BRMACC1_METRIC10                 16UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC10_S    16UL
#define MDM32_BRMACC2_BRMACC1_METRIC10_BM              0x00FF0000UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC10_M    0x00FF0000UL
// enums for bitfield BRMACC2_BRMACC1_METRIC10 (width: 8)UL
#define MDM32_BRMACC2_BRMACC1_METRIC10_ALLZEROS        0x00UL
#define MDM32_BRMACC2_BRMACC1_METRIC10_ALLONES         0xFFUL
// bitfield: BRMACC2_BRMACC1_METRIC01
#define MDM32_BRMACC2_BRMACC1_METRIC01                 8UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC01_S    8UL
#define MDM32_BRMACC2_BRMACC1_METRIC01_BM              0x0000FF00UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC01_M    0x0000FF00UL
// enums for bitfield BRMACC2_BRMACC1_METRIC01 (width: 8)UL
#define MDM32_BRMACC2_BRMACC1_METRIC01_ALLZEROS        0x00UL
#define MDM32_BRMACC2_BRMACC1_METRIC01_ALLONES         0xFFUL
// bitfield: BRMACC2_BRMACC1_METRIC00
#define MDM32_BRMACC2_BRMACC1_METRIC00                 0UL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC00_S    0UL
#define MDM32_BRMACC2_BRMACC1_METRIC00_BM              0x000000FFUL
#define RF24_MDM32_BRMACC2_BRMACC1_METRIC00_M    0x000000FFUL
// enums for bitfield BRMACC2_BRMACC1_METRIC00 (width: 8)UL
#define MDM32_BRMACC2_BRMACC1_METRIC00_ALLZEROS        0x00UL
#define MDM32_BRMACC2_BRMACC1_METRIC00_ALLONES         0xFFUL
// --------------------------------------------------------------
// MCETRCSTAT_MCETRCCTRL
// 
#define MDM32_MCETRCSTAT_MCETRCCTRL_ADR (MDM32_BASE + 0x0108UL)
static volatile unsigned long* const SP_MDM32_MCETRCSTAT_MCETRCCTRL = (unsigned long*) MDM32_MCETRCSTAT_MCETRCCTRL_ADR;
#define S_MDM32_MCETRCSTAT_MCETRCCTRL (*SP_MDM32_MCETRCSTAT_MCETRCCTRL)
#define RF24_MDM32_O_MCETRCSTAT_MCETRCCTRL         264
// bitfield: MCETRCSTAT_MCETRCCTRL_BUSY
#define MDM32_MCETRCSTAT_MCETRCCTRL_BUSY               16UL
#define RF24_MDM32_MCETRCSTAT_MCETRCCTRL_BUSY_S  16UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_BUSY_BM            0x00010000UL
#define RF24_MDM32_MCETRCSTAT_MCETRCCTRL_BUSY_M  0x00010000UL
// enums for bitfield MCETRCSTAT_MCETRCCTRL_BUSY (width: 1)UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_BUSY_ZERO          0x0UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_BUSY_ONE           0x1UL
// bitfield: MCETRCSTAT_MCETRCCTRL_SEND
#define MDM32_MCETRCSTAT_MCETRCCTRL_SEND               0UL
#define RF24_MDM32_MCETRCSTAT_MCETRCCTRL_SEND_S  0UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_SEND_BM            0x00000001UL
#define RF24_MDM32_MCETRCSTAT_MCETRCCTRL_SEND_M  0x00000001UL
// enums for bitfield MCETRCSTAT_MCETRCCTRL_SEND (width: 1)UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_SEND_ZERO          0x0UL
#define MDM32_MCETRCSTAT_MCETRCCTRL_SEND_ONE           0x1UL
// --------------------------------------------------------------
// MCETRCPAR0_MCETRCCMD
// 
#define MDM32_MCETRCPAR0_MCETRCCMD_ADR (MDM32_BASE + 0x010CUL)
static volatile unsigned long* const SP_MDM32_MCETRCPAR0_MCETRCCMD = (unsigned long*) MDM32_MCETRCPAR0_MCETRCCMD_ADR;
#define S_MDM32_MCETRCPAR0_MCETRCCMD (*SP_MDM32_MCETRCPAR0_MCETRCCMD)
#define RF24_MDM32_O_MCETRCPAR0_MCETRCCMD          268
// bitfield: MCETRCPAR0_MCETRCCMD_VAL
#define MDM32_MCETRCPAR0_MCETRCCMD_VAL                 16UL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_VAL_S    16UL
#define MDM32_MCETRCPAR0_MCETRCCMD_VAL_BM              0xFFFF0000UL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_VAL_M    0xFFFF0000UL
// enums for bitfield MCETRCPAR0_MCETRCCMD_VAL (width: 16)UL
#define MDM32_MCETRCPAR0_MCETRCCMD_VAL_ALLZEROS        0x0000UL
#define MDM32_MCETRCPAR0_MCETRCCMD_VAL_ALLONES         0xFFFFUL
// bitfield: MCETRCPAR0_MCETRCCMD_PARCNT
#define MDM32_MCETRCPAR0_MCETRCCMD_PARCNT              8UL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_PARCNT_S 8UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PARCNT_BM           0x00000300UL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_PARCNT_M 0x00000300UL
// enums for bitfield MCETRCPAR0_MCETRCCMD_PARCNT (width: 2)UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PARCNT_ALLZEROS     0x0UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PARCNT_ALLONES      0x3UL
// bitfield: MCETRCPAR0_MCETRCCMD_PKTHDR
#define MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR              0UL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR_S 0UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR_BM           0x000000FFUL
#define RF24_MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR_M 0x000000FFUL
// enums for bitfield MCETRCPAR0_MCETRCCMD_PKTHDR (width: 8)UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR_ALLZEROS     0x00UL
#define MDM32_MCETRCPAR0_MCETRCCMD_PKTHDR_ALLONES      0xFFUL
// --------------------------------------------------------------
// RDCAPT0_MCETRCPAR1
// 
#define MDM32_RDCAPT0_MCETRCPAR1_ADR (MDM32_BASE + 0x0110UL)
static volatile unsigned long* const SP_MDM32_RDCAPT0_MCETRCPAR1 = (unsigned long*) MDM32_RDCAPT0_MCETRCPAR1_ADR;
#define S_MDM32_RDCAPT0_MCETRCPAR1 (*SP_MDM32_RDCAPT0_MCETRCPAR1)
#define RF24_MDM32_O_RDCAPT0_MCETRCPAR1            272
// bitfield: RDCAPT0_MCETRCPAR1_CHFI
#define MDM32_RDCAPT0_MCETRCPAR1_CHFI                  21UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_CHFI_S     21UL
#define MDM32_RDCAPT0_MCETRCPAR1_CHFI_BM               0x00200000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_CHFI_M     0x00200000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_CHFI (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_CHFI_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_CHFI_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_BDE2
#define MDM32_RDCAPT0_MCETRCPAR1_BDE2                  20UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_BDE2_S     20UL
#define MDM32_RDCAPT0_MCETRCPAR1_BDE2_BM               0x00100000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_BDE2_M     0x00100000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_BDE2 (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_BDE2_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_BDE2_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_FIDC
#define MDM32_RDCAPT0_MCETRCPAR1_FIDC                  19UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_FIDC_S     19UL
#define MDM32_RDCAPT0_MCETRCPAR1_FIDC_BM               0x00080000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_FIDC_M     0x00080000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_FIDC (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_FIDC_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_FIDC_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_FRAC
#define MDM32_RDCAPT0_MCETRCPAR1_FRAC                  18UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_FRAC_S     18UL
#define MDM32_RDCAPT0_MCETRCPAR1_FRAC_BM               0x00040000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_FRAC_M     0x00040000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_FRAC (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_FRAC_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_FRAC_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_MGEX
#define MDM32_RDCAPT0_MCETRCPAR1_MGEX                  17UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_MGEX_S     17UL
#define MDM32_RDCAPT0_MCETRCPAR1_MGEX_BM               0x00020000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_MGEX_M     0x00020000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_MGEX (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_MGEX_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_MGEX_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_CODC
#define MDM32_RDCAPT0_MCETRCPAR1_CODC                  16UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_CODC_S     16UL
#define MDM32_RDCAPT0_MCETRCPAR1_CODC_BM               0x00010000UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_CODC_M     0x00010000UL
// enums for bitfield RDCAPT0_MCETRCPAR1_CODC (width: 1)UL
#define MDM32_RDCAPT0_MCETRCPAR1_CODC_ZERO             0x0UL
#define MDM32_RDCAPT0_MCETRCPAR1_CODC_ONE              0x1UL
// bitfield: RDCAPT0_MCETRCPAR1_VAL
#define MDM32_RDCAPT0_MCETRCPAR1_VAL                   0UL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_VAL_S      0UL
#define MDM32_RDCAPT0_MCETRCPAR1_VAL_BM                0x0000FFFFUL
#define RF24_MDM32_RDCAPT0_MCETRCPAR1_VAL_M      0x0000FFFFUL
// enums for bitfield RDCAPT0_MCETRCPAR1_VAL (width: 16)UL
#define MDM32_RDCAPT0_MCETRCPAR1_VAL_ALLZEROS          0x0000UL
#define MDM32_RDCAPT0_MCETRCPAR1_VAL_ALLONES           0xFFFFUL
// --------------------------------------------------------------
// FECAPT0_RDCAPT1
// 
#define MDM32_FECAPT0_RDCAPT1_ADR (MDM32_BASE + 0x0114UL)
static volatile unsigned long* const SP_MDM32_FECAPT0_RDCAPT1 = (unsigned long*) MDM32_FECAPT0_RDCAPT1_ADR;
#define S_MDM32_FECAPT0_RDCAPT1 (*SP_MDM32_FECAPT0_RDCAPT1)
#define RF24_MDM32_O_FECAPT0_RDCAPT1               276
// bitfield: FECAPT0_RDCAPT1_VAL
#define MDM32_FECAPT0_RDCAPT1_VAL                      16UL
#define RF24_MDM32_FECAPT0_RDCAPT1_VAL_S         16UL
#define MDM32_FECAPT0_RDCAPT1_VAL_BM                   0x1FFF0000UL
#define RF24_MDM32_FECAPT0_RDCAPT1_VAL_M         0x1FFF0000UL
// enums for bitfield FECAPT0_RDCAPT1_VAL (width: 13)UL
#define MDM32_FECAPT0_RDCAPT1_VAL_ALLZEROS             0x0000UL
#define MDM32_FECAPT0_RDCAPT1_VAL_ALLONES              0x1FFFUL
// bitfield: FECAPT0_RDCAPT1_C1BEX2
#define MDM32_FECAPT0_RDCAPT1_C1BEX2                   11UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX2_S      11UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX2_BM                0x00000800UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX2_M      0x00000800UL
// enums for bitfield FECAPT0_RDCAPT1_C1BEX2 (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX2_ZERO              0x0UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX2_ONE               0x1UL
// bitfield: FECAPT0_RDCAPT1_C1BEX1
#define MDM32_FECAPT0_RDCAPT1_C1BEX1                   10UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX1_S      10UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX1_BM                0x00000400UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX1_M      0x00000400UL
// enums for bitfield FECAPT0_RDCAPT1_C1BEX1 (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX1_ZERO              0x0UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX1_ONE               0x1UL
// bitfield: FECAPT0_RDCAPT1_C1BEX0
#define MDM32_FECAPT0_RDCAPT1_C1BEX0                   9UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX0_S      9UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX0_BM                0x00000200UL
#define RF24_MDM32_FECAPT0_RDCAPT1_C1BEX0_M      0x00000200UL
// enums for bitfield FECAPT0_RDCAPT1_C1BEX0 (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX0_ZERO              0x0UL
#define MDM32_FECAPT0_RDCAPT1_C1BEX0_ONE               0x1UL
// bitfield: FECAPT0_RDCAPT1_SOFD
#define MDM32_FECAPT0_RDCAPT1_SOFD                     8UL
#define RF24_MDM32_FECAPT0_RDCAPT1_SOFD_S        8UL
#define MDM32_FECAPT0_RDCAPT1_SOFD_BM                  0x00000100UL
#define RF24_MDM32_FECAPT0_RDCAPT1_SOFD_M        0x00000100UL
// enums for bitfield FECAPT0_RDCAPT1_SOFD (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_SOFD_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_SOFD_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_LQIE
#define MDM32_FECAPT0_RDCAPT1_LQIE                     7UL
#define RF24_MDM32_FECAPT0_RDCAPT1_LQIE_S        7UL
#define MDM32_FECAPT0_RDCAPT1_LQIE_BM                  0x00000080UL
#define RF24_MDM32_FECAPT0_RDCAPT1_LQIE_M        0x00000080UL
// enums for bitfield FECAPT0_RDCAPT1_LQIE (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_LQIE_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_LQIE_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_STIM
#define MDM32_FECAPT0_RDCAPT1_STIM                     6UL
#define RF24_MDM32_FECAPT0_RDCAPT1_STIM_S        6UL
#define MDM32_FECAPT0_RDCAPT1_STIM_BM                  0x00000040UL
#define RF24_MDM32_FECAPT0_RDCAPT1_STIM_M        0x00000040UL
// enums for bitfield FECAPT0_RDCAPT1_STIM (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_STIM_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_STIM_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_FIFE
#define MDM32_FECAPT0_RDCAPT1_FIFE                     5UL
#define RF24_MDM32_FECAPT0_RDCAPT1_FIFE_S        5UL
#define MDM32_FECAPT0_RDCAPT1_FIFE_BM                  0x00000020UL
#define RF24_MDM32_FECAPT0_RDCAPT1_FIFE_M        0x00000020UL
// enums for bitfield FECAPT0_RDCAPT1_FIFE (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_FIFE_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_FIFE_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_PDIF
#define MDM32_FECAPT0_RDCAPT1_PDIF                     4UL
#define RF24_MDM32_FECAPT0_RDCAPT1_PDIF_S        4UL
#define MDM32_FECAPT0_RDCAPT1_PDIF_BM                  0x00000010UL
#define RF24_MDM32_FECAPT0_RDCAPT1_PDIF_M        0x00000010UL
// enums for bitfield FECAPT0_RDCAPT1_PDIF (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_PDIF_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_PDIF_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_CA2P
#define MDM32_FECAPT0_RDCAPT1_CA2P                     3UL
#define RF24_MDM32_FECAPT0_RDCAPT1_CA2P_S        3UL
#define MDM32_FECAPT0_RDCAPT1_CA2P_BM                  0x00000008UL
#define RF24_MDM32_FECAPT0_RDCAPT1_CA2P_M        0x00000008UL
// enums for bitfield FECAPT0_RDCAPT1_CA2P (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_CA2P_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_CA2P_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_MAFI
#define MDM32_FECAPT0_RDCAPT1_MAFI                     2UL
#define RF24_MDM32_FECAPT0_RDCAPT1_MAFI_S        2UL
#define MDM32_FECAPT0_RDCAPT1_MAFI_BM                  0x00000004UL
#define RF24_MDM32_FECAPT0_RDCAPT1_MAFI_M        0x00000004UL
// enums for bitfield FECAPT0_RDCAPT1_MAFI (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_MAFI_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_MAFI_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_DSBU
#define MDM32_FECAPT0_RDCAPT1_DSBU                     1UL
#define RF24_MDM32_FECAPT0_RDCAPT1_DSBU_S        1UL
#define MDM32_FECAPT0_RDCAPT1_DSBU_BM                  0x00000002UL
#define RF24_MDM32_FECAPT0_RDCAPT1_DSBU_M        0x00000002UL
// enums for bitfield FECAPT0_RDCAPT1_DSBU (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_DSBU_ZERO                0x0UL
#define MDM32_FECAPT0_RDCAPT1_DSBU_ONE                 0x1UL
// bitfield: FECAPT0_RDCAPT1_MLSEBIT
#define MDM32_FECAPT0_RDCAPT1_MLSEBIT                  0UL
#define RF24_MDM32_FECAPT0_RDCAPT1_MLSEBIT_S     0UL
#define MDM32_FECAPT0_RDCAPT1_MLSEBIT_BM               0x00000001UL
#define RF24_MDM32_FECAPT0_RDCAPT1_MLSEBIT_M     0x00000001UL
// enums for bitfield FECAPT0_RDCAPT1_MLSEBIT (width: 1)UL
#define MDM32_FECAPT0_RDCAPT1_MLSEBIT_ZERO             0x0UL
#define MDM32_FECAPT0_RDCAPT1_MLSEBIT_ONE              0x1UL
// --------------------------------------------------------------
// DSCAPT0_FECAPT1
// 
#define MDM32_DSCAPT0_FECAPT1_ADR (MDM32_BASE + 0x0118UL)
static volatile unsigned long* const SP_MDM32_DSCAPT0_FECAPT1 = (unsigned long*) MDM32_DSCAPT0_FECAPT1_ADR;
#define S_MDM32_DSCAPT0_FECAPT1 (*SP_MDM32_DSCAPT0_FECAPT1)
#define RF24_MDM32_O_DSCAPT0_FECAPT1               280
// bitfield: DSCAPT0_FECAPT1_DSCAPT0_VAL
#define MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL              16UL
#define RF24_MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL_S 16UL
#define MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL_BM           0x00FF0000UL
#define RF24_MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL_M 0x00FF0000UL
// enums for bitfield DSCAPT0_FECAPT1_DSCAPT0_VAL (width: 8)UL
#define MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL_ALLZEROS     0x00UL
#define MDM32_DSCAPT0_FECAPT1_DSCAPT0_VAL_ALLONES      0xFFUL
// bitfield: DSCAPT0_FECAPT1_FECAPT1_VAL
#define MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL              0UL
#define RF24_MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL_S 0UL
#define MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL_BM           0x00001FFFUL
#define RF24_MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL_M 0x00001FFFUL
// enums for bitfield DSCAPT0_FECAPT1_FECAPT1_VAL (width: 13)UL
#define MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL_ALLZEROS     0x0000UL
#define MDM32_DSCAPT0_FECAPT1_FECAPT1_VAL_ALLONES      0x1FFFUL
// --------------------------------------------------------------
// DSCAPT2_DSCAPT1
// 
#define MDM32_DSCAPT2_DSCAPT1_ADR (MDM32_BASE + 0x011CUL)
static volatile unsigned long* const SP_MDM32_DSCAPT2_DSCAPT1 = (unsigned long*) MDM32_DSCAPT2_DSCAPT1_ADR;
#define S_MDM32_DSCAPT2_DSCAPT1 (*SP_MDM32_DSCAPT2_DSCAPT1)
#define RF24_MDM32_O_DSCAPT2_DSCAPT1               284
// bitfield: DSCAPT2_DSCAPT1_DSCAPT2_VAL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL              16UL
#define RF24_MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL_S 16UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL_BM           0x00FF0000UL
#define RF24_MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL_M 0x00FF0000UL
// enums for bitfield DSCAPT2_DSCAPT1_DSCAPT2_VAL (width: 8)UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL_ALLZEROS     0x00UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT2_VAL_ALLONES      0xFFUL
// bitfield: DSCAPT2_DSCAPT1_DSCAPT1_VAL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL              0UL
#define RF24_MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL_S 0UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL_BM           0x000000FFUL
#define RF24_MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL_M 0x000000FFUL
// enums for bitfield DSCAPT2_DSCAPT1_DSCAPT1_VAL (width: 8)UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL_ALLZEROS     0x00UL
#define MDM32_DSCAPT2_DSCAPT1_DSCAPT1_VAL_ALLONES      0xFFUL
// --------------------------------------------------------------
// DEMSWQU1_DSCAPT3
// 
#define MDM32_DEMSWQU1_DSCAPT3_ADR (MDM32_BASE + 0x0120UL)
static volatile unsigned long* const SP_MDM32_DEMSWQU1_DSCAPT3 = (unsigned long*) MDM32_DEMSWQU1_DSCAPT3_ADR;
#define S_MDM32_DEMSWQU1_DSCAPT3 (*SP_MDM32_DEMSWQU1_DSCAPT3)
#define RF24_MDM32_O_DEMSWQU1_DSCAPT3              288
// bitfield: DEMSWQU1_DSCAPT3_MAFCCOMPVAL
#define MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL             18UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL_S 18UL
#define MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL_BM          0x03FC0000UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL_M 0x03FC0000UL
// enums for bitfield DEMSWQU1_DSCAPT3_MAFCCOMPVAL (width: 8)UL
#define MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL_ALLZEROS    0x00UL
#define MDM32_DEMSWQU1_DSCAPT3_MAFCCOMPVAL_ALLONES     0xFFUL
// bitfield: DEMSWQU1_DSCAPT3_SWSEL
#define MDM32_DEMSWQU1_DSCAPT3_SWSEL                   17UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_SWSEL_S      17UL
#define MDM32_DEMSWQU1_DSCAPT3_SWSEL_BM                0x00020000UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_SWSEL_M      0x00020000UL
// enums for bitfield DEMSWQU1_DSCAPT3_SWSEL (width: 1)UL
#define MDM32_DEMSWQU1_DSCAPT3_SWSEL_A                 0x0UL
#define MDM32_DEMSWQU1_DSCAPT3_SWSEL_B                 0x1UL
// bitfield: DEMSWQU1_DSCAPT3_SYNCED
#define MDM32_DEMSWQU1_DSCAPT3_SYNCED                  16UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_SYNCED_S     16UL
#define MDM32_DEMSWQU1_DSCAPT3_SYNCED_BM               0x00010000UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_SYNCED_M     0x00010000UL
// enums for bitfield DEMSWQU1_DSCAPT3_SYNCED (width: 1)UL
#define MDM32_DEMSWQU1_DSCAPT3_SYNCED_ZERO             0x0UL
#define MDM32_DEMSWQU1_DSCAPT3_SYNCED_ONE              0x1UL
// bitfield: DEMSWQU1_DSCAPT3_VAL
#define MDM32_DEMSWQU1_DSCAPT3_VAL                     0UL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_VAL_S        0UL
#define MDM32_DEMSWQU1_DSCAPT3_VAL_BM                  0x000000FFUL
#define RF24_MDM32_DEMSWQU1_DSCAPT3_VAL_M        0x000000FFUL
// enums for bitfield DEMSWQU1_DSCAPT3_VAL (width: 8)UL
#define MDM32_DEMSWQU1_DSCAPT3_VAL_ALLZEROS            0x00UL
#define MDM32_DEMSWQU1_DSCAPT3_VAL_ALLONES             0xFFUL
// --------------------------------------------------------------
// GPOCTRL1_GPOCTRL0
// 
#define MDM32_GPOCTRL1_GPOCTRL0_ADR (MDM32_BASE + 0x0124UL)
static volatile unsigned long* const SP_MDM32_GPOCTRL1_GPOCTRL0 = (unsigned long*) MDM32_GPOCTRL1_GPOCTRL0_ADR;
#define S_MDM32_GPOCTRL1_GPOCTRL0 (*SP_MDM32_GPOCTRL1_GPOCTRL0)
#define RF24_MDM32_O_GPOCTRL1_GPOCTRL0             292
// bitfield: GPOCTRL1_GPOCTRL0_HWCLKSTRETCH
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH           30UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH_S 30UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH_BM        0xC0000000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH_M 0xC0000000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_HWCLKSTRETCH (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH_ZERO      0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKSTRETCH_ONE       0x1UL
// bitfield: GPOCTRL1_GPOCTRL0_HWCLKMUX1
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1              27UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1_S 27UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1_BM           0x38000000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1_M 0x38000000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_HWCLKMUX1 (width: 3)UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1_ZERO         0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX1_ONE          0x1UL
// bitfield: GPOCTRL1_GPOCTRL0_HWCLKMUX0
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0              24UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0_S 24UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0_BM           0x07000000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0_M 0x07000000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_HWCLKMUX0 (width: 3)UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0_ZERO         0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_HWCLKMUX0_ONE          0x1UL
// bitfield: GPOCTRL1_GPOCTRL0_SW
#define MDM32_GPOCTRL1_GPOCTRL0_SW                     16UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_SW_S        16UL
#define MDM32_GPOCTRL1_GPOCTRL0_SW_BM                  0x00FF0000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_SW_M        0x00FF0000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_SW (width: 8)UL
#define MDM32_GPOCTRL1_GPOCTRL0_SW_ZERO                0x00UL
#define MDM32_GPOCTRL1_GPOCTRL0_SW_ONE                 0x01UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO7
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7                   14UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO7_S      14UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7_BM                0x0000C000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO7_M      0x0000C000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO7 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7_SW7               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7_TOPSM_WAIT        0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO7_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO6
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6                   12UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO6_S      12UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6_BM                0x00003000UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO6_M      0x00003000UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO6 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6_TRANSPARENT_OUT   0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6_SW6               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO6_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO5
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5                   10UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO5_S      10UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5_BM                0x00000C00UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO5_M      0x00000C00UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO5 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5_SW5               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5_THREE             0x3UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO5_DEM_OUT_WORD      0x1UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO4
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4                   8UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO4_S      8UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4_BM                0x00000300UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO4_M      0x00000300UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO4 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4_CORR_PEAK_C       0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4_SW4               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO4_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO3
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3                   6UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO3_S      6UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3_BM                0x000000C0UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO3_M      0x000000C0UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO3 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3_CORR_PEAK_B       0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3_SW3               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO3_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO2
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2                   4UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO2_S      4UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2_BM                0x00000030UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO2_M      0x00000030UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO2 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2_CORR_PEAK_A       0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2_SW2               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO2_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO1
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1                   2UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO1_S      2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1_BM                0x0000000CUL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO1_M      0x0000000CUL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO1 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1_HWCLK1            0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1_SW1               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1_TWO               0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO1_THREE             0x3UL
// bitfield: GPOCTRL1_GPOCTRL0_GPO0
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0                   0UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO0_S      0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0_BM                0x00000003UL
#define RF24_MDM32_GPOCTRL1_GPOCTRL0_GPO0_M      0x00000003UL
// enums for bitfield GPOCTRL1_GPOCTRL0_GPO0 (width: 2)UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0_SW0               0x0UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0_HWCLK0            0x1UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0_LOOPBACK          0x2UL
#define MDM32_GPOCTRL1_GPOCTRL0_GPO0_THREE             0x3UL
// --------------------------------------------------------------
// RFEMAXRSSI_RFERSSI
// 
#define MDM32_RFEMAXRSSI_RFERSSI_ADR (MDM32_BASE + 0x0128UL)
static volatile unsigned long* const SP_MDM32_RFEMAXRSSI_RFERSSI = (unsigned long*) MDM32_RFEMAXRSSI_RFERSSI_ADR;
#define S_MDM32_RFEMAXRSSI_RFERSSI (*SP_MDM32_RFEMAXRSSI_RFERSSI)
#define RF24_MDM32_O_RFEMAXRSSI_RFERSSI            296
// bitfield: RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL
#define MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL        16UL
#define RF24_MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL_S 16UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL_BM     0x00FF0000UL
#define RF24_MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL_M 0x00FF0000UL
// enums for bitfield RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL (width: 8)UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL_ALLZEROS 0x00UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFEMAXRSSI_VAL_ALLONES 0xFFUL
// bitfield: RFEMAXRSSI_RFERSSI_RFERSSI_VAL
#define MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL           0UL
#define RF24_MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL_S 0UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL_BM        0x000000FFUL
#define RF24_MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL_M 0x000000FFUL
// enums for bitfield RFEMAXRSSI_RFERSSI_RFERSSI_VAL (width: 8)UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL_ALLZEROS  0x00UL
#define MDM32_RFEMAXRSSI_RFERSSI_RFERSSI_VAL_ALLONES   0xFFUL
// --------------------------------------------------------------
// SYNC0_RFEDBGAIN
// 
#define MDM32_SYNC0_RFEDBGAIN_ADR (MDM32_BASE + 0x012CUL)
static volatile unsigned long* const SP_MDM32_SYNC0_RFEDBGAIN = (unsigned long*) MDM32_SYNC0_RFEDBGAIN_ADR;
#define S_MDM32_SYNC0_RFEDBGAIN (*SP_MDM32_SYNC0_RFEDBGAIN)
#define RF24_MDM32_O_SYNC0_RFEDBGAIN               300
// bitfield: SYNC0_RFEDBGAIN_SWA15C0
#define MDM32_SYNC0_RFEDBGAIN_SWA15C0                  16UL
#define RF24_MDM32_SYNC0_RFEDBGAIN_SWA15C0_S     16UL
#define MDM32_SYNC0_RFEDBGAIN_SWA15C0_BM               0xFFFF0000UL
#define RF24_MDM32_SYNC0_RFEDBGAIN_SWA15C0_M     0xFFFF0000UL
// enums for bitfield SYNC0_RFEDBGAIN_SWA15C0 (width: 16)UL
#define MDM32_SYNC0_RFEDBGAIN_SWA15C0_ALLZEROS         0x0000UL
#define MDM32_SYNC0_RFEDBGAIN_SWA15C0_ALLONES          0xFFFFUL
// bitfield: SYNC0_RFEDBGAIN_VAL
#define MDM32_SYNC0_RFEDBGAIN_VAL                      0UL
#define RF24_MDM32_SYNC0_RFEDBGAIN_VAL_S         0UL
#define MDM32_SYNC0_RFEDBGAIN_VAL_BM                   0x000000FFUL
#define RF24_MDM32_SYNC0_RFEDBGAIN_VAL_M         0x000000FFUL
// enums for bitfield SYNC0_RFEDBGAIN_VAL (width: 8)UL
#define MDM32_SYNC0_RFEDBGAIN_VAL_ALLZEROS             0x00UL
#define MDM32_SYNC0_RFEDBGAIN_VAL_ALLONES              0xFFUL
// --------------------------------------------------------------
// SYNC2_SYNC1
// 
#define MDM32_SYNC2_SYNC1_ADR (MDM32_BASE + 0x0130UL)
static volatile unsigned long* const SP_MDM32_SYNC2_SYNC1 = (unsigned long*) MDM32_SYNC2_SYNC1_ADR;
#define S_MDM32_SYNC2_SYNC1 (*SP_MDM32_SYNC2_SYNC1)
#define RF24_MDM32_O_SYNC2_SYNC1                   304
// bitfield: SYNC2_SYNC1_SWB15C0
#define MDM32_SYNC2_SYNC1_SWB15C0                      16UL
#define RF24_MDM32_SYNC2_SYNC1_SWB15C0_S         16UL
#define MDM32_SYNC2_SYNC1_SWB15C0_BM                   0xFFFF0000UL
#define RF24_MDM32_SYNC2_SYNC1_SWB15C0_M         0xFFFF0000UL
// enums for bitfield SYNC2_SYNC1_SWB15C0 (width: 16)UL
#define MDM32_SYNC2_SYNC1_SWB15C0_ALLZEROS             0x0000UL
#define MDM32_SYNC2_SYNC1_SWB15C0_ALLONES              0xFFFFUL
// bitfield: SYNC2_SYNC1_SWA31C16
#define MDM32_SYNC2_SYNC1_SWA31C16                     0UL
#define RF24_MDM32_SYNC2_SYNC1_SWA31C16_S        0UL
#define MDM32_SYNC2_SYNC1_SWA31C16_BM                  0x0000FFFFUL
#define RF24_MDM32_SYNC2_SYNC1_SWA31C16_M        0x0000FFFFUL
// enums for bitfield SYNC2_SYNC1_SWA31C16 (width: 16)UL
#define MDM32_SYNC2_SYNC1_SWA31C16_ALLZEROS            0x0000UL
#define MDM32_SYNC2_SYNC1_SWA31C16_ALLONES             0xFFFFUL
// --------------------------------------------------------------
// SYNC3
// 
#define MDM32_SYNC3_ADR (MDM32_BASE + 0x0134UL)
static volatile unsigned long* const SP_MDM32_SYNC3 = (unsigned long*) MDM32_SYNC3_ADR;
#define S_MDM32_SYNC3 (*SP_MDM32_SYNC3)
#define RF24_MDM32_O_SYNC3                         308
// bitfield: SYNC3_SWB31C16
#define MDM32_SYNC3_SWB31C16                           0UL
#define RF24_MDM32_SYNC3_SWB31C16_S              0UL
#define MDM32_SYNC3_SWB31C16_BM                        0x0000FFFFUL
#define RF24_MDM32_SYNC3_SWB31C16_M              0x0000FFFFUL
// enums for bitfield SYNC3_SWB31C16 (width: 16)UL
#define MDM32_SYNC3_SWB31C16_ALLZEROS                  0x0000UL
#define MDM32_SYNC3_SWB31C16_ALLONES                   0xFFFFUL

#endif
