{
  "Top": "finn_rtl_krnl_final",
  "RtlTop": "finn_rtl_krnl_final",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=xocc",
      "config_export -vivado_optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=0",
      "config_interface -m_axi_addr64=1"
    ]},
  "Args": {
    "axis00": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "qdma_axis<256, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "axis01": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "qdma_axis<32, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "finn_rtl_krnl_final",
    "Version": "1.0",
    "DisplayName": "Finn_rtl_krnl_final",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/finn_rtl_krnl_final_cmodel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_stream_plus1_32_256_s.vhd",
      "impl\/vhdl\/finn_rtl_krnl_final_control_s_axi.vhd",
      "impl\/vhdl\/read_stream_32_256_s.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/write_stream_256_256_s.vhd",
      "impl\/vhdl\/finn_rtl_krnl_final.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_stream_plus1_32_256_s.v",
      "impl\/verilog\/finn_rtl_krnl_final_control_s_axi.v",
      "impl\/verilog\/read_stream_32_256_s.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/write_stream_256_256_s.v",
      "impl\/verilog\/finn_rtl_krnl_final.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/data\/finn_rtl_krnl_final.mdd",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/data\/finn_rtl_krnl_final.tcl",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/xfinn_rtl_krnl_final.c",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/xfinn_rtl_krnl_final.h",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/xfinn_rtl_krnl_final_hw.h",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/xfinn_rtl_krnl_final_linux.c",
      "impl\/misc\/drivers\/finn_rtl_krnl_final_v1_0\/src\/xfinn_rtl_krnl_final_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/neni\/repos\/streaming_hash\/finn_rtl_krnl_final\/finn_rtl_krnl_final_ex\/imports\/hls\/prj\/sol\/.autopilot\/db\/finn_rtl_krnl_final.design.xml",
    "DebugDir": "\/home\/neni\/repos\/streaming_hash\/finn_rtl_krnl_final\/finn_rtl_krnl_final_ex\/imports\/hls\/prj\/sol\/.debug",
    "ProtoInst": ["\/home\/neni\/repos\/streaming_hash\/finn_rtl_krnl_final\/finn_rtl_krnl_final_ex\/imports\/hls\/prj\/sol\/.debug\/finn_rtl_krnl_final.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control axis00 axis01",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "axis00": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "axis00",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "256"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "port_width": {
        "TDATA": "256",
        "TKEEP": "32",
        "TLAST": "1"
      }
    },
    "axis01": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "axis01",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TKEEP": "4",
        "TLAST": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "axis00_TDATA": {
      "dir": "out",
      "width": "256"
    },
    "axis00_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "axis00_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "axis00_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis00_TKEEP": {
      "dir": "out",
      "width": "32"
    },
    "axis01_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "axis01_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis01_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis01_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis01_TKEEP": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "finn_rtl_krnl_final",
      "Instances": [{
          "ModuleName": "example_stream_plus1_32_256_s",
          "InstanceName": "grp_example_stream_plus1_32_256_s_fu_38",
          "Instances": [
            {
              "ModuleName": "read_stream_32_256_s",
              "InstanceName": "grp_read_stream_32_256_s_fu_70"
            },
            {
              "ModuleName": "write_stream_256_256_s",
              "InstanceName": "call_ln100_write_stream_256_256_s_fu_81"
            }
          ]
        }]
    },
    "Info": {
      "read_stream_32_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_stream_256_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "example_stream_plus1_32_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "finn_rtl_krnl_final": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_stream_32_256_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "8",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.710"
        },
        "Area": {
          "FF": "2092",
          "LUT": "215",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "write_stream_256_256_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "1",
          "LUT": "9",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "example_stream_plus1_32_256_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.590"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "9",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "2361",
          "LUT": "620",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "finn_rtl_krnl_final": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.590"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "2405",
          "LUT": "698",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "finn_rtl_krnl_final",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-09 11:54:41 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
