Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 2
Smallest timing criticality in design: 0
Total timing criticality in design: 45.063

Range		0.0e+00 to 4.0e-01	4.0e-01 to 8.0e-01	8.0e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		3			0			0			7			19			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  292		    0		1.810174
			  115		1.541224
			  231		1.810174
    1	  307		    1		1.541224
    2	  322		    2		1.675699
    3	  289		    3		1.810174
			  118		1.810174
			  233		1.810174
    4	  304		    4		1.541224
    5	  301		    5		1.675699
    6	    6		  337		1.731049
    7	    7		  334		1.865525
    8	    8		  331		1.462098
    9	    9		  328		1.865525
   10	  355		   10		0.000000
			  125		0.000000
			  236		0.000000
   11	  298		  116		1.810174
   12	  319		  117		1.675699
   13	  316		  119		1.541224
   14	  313		  120		1.541224
   15	  121		  349		1.865525
   16	  122		  343		1.865525
   17	  123		  340		2.000000
   18	  124		  346		1.865525
   19	  295		  230		1.541224
   20	  310		  232		1.810174
   21	  234		  325		1.865525
   22	  235		  352		1.731049