

================================================================
== Vivado HLS Report for 'acorn128_dec_onebyte'
================================================================
* Date:           Mon May 13 02:32:55 2019

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        soc_proj_hls_deneme_1_dec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4855|  4855|  4856|  4856|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |   11|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |   11|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 3.65ns
ST_1: cbbyte_read [1/1] 1.00ns
:8  %cbbyte_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %cbbyte) nounwind

ST_1: cabyte_read [1/1] 1.00ns
:9  %cabyte_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %cabyte) nounwind

ST_1: ciphertextbyte_read [1/1] 1.00ns
:10  %ciphertextbyte_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %ciphertextbyte) nounwind

ST_1: tmp [1/1] 0.00ns
:19  %tmp = trunc i8 %cabyte_read to i1

ST_1: tmp_1 [1/1] 0.00ns
:20  %tmp_1 = trunc i8 %cbbyte_read to i1

ST_1: tmp_2 [1/1] 0.00ns
:21  %tmp_2 = trunc i8 %ciphertextbyte_read to i1

ST_1: stg_23 [2/2] 2.65ns
:22  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_2, i1 %tmp, i1 %tmp_1) nounwind

ST_1: tmp_3 [1/1] 0.00ns
:23  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 1)

ST_1: tmp_4 [1/1] 0.00ns
:24  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 1)

ST_1: tmp_5 [1/1] 0.00ns
:25  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 1)

ST_1: tmp_6 [1/1] 0.00ns
:27  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 2)

ST_1: tmp_7 [1/1] 0.00ns
:28  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 2)

ST_1: tmp_8 [1/1] 0.00ns
:29  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 2)

ST_1: tmp_9 [1/1] 0.00ns
:31  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 3)

ST_1: tmp_10 [1/1] 0.00ns
:32  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 3)

ST_1: tmp_11 [1/1] 0.00ns
:33  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 3)

ST_1: tmp_12 [1/1] 0.00ns
:35  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 4)

ST_1: tmp_13 [1/1] 0.00ns
:36  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 4)

ST_1: tmp_14 [1/1] 0.00ns
:37  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 4)

ST_1: tmp_15 [1/1] 0.00ns
:39  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 5)

ST_1: tmp_16 [1/1] 0.00ns
:40  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 5)

ST_1: tmp_17 [1/1] 0.00ns
:41  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 5)

ST_1: tmp_18 [1/1] 0.00ns
:43  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 6)

ST_1: tmp_19 [1/1] 0.00ns
:44  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 6)

ST_1: tmp_20 [1/1] 0.00ns
:45  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 6)

ST_1: tmp_21 [1/1] 0.00ns
:47  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ciphertextbyte_read, i32 7)

ST_1: tmp_22 [1/1] 0.00ns
:48  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cabyte_read, i32 7)

ST_1: tmp_23 [1/1] 0.00ns
:49  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %cbbyte_read, i32 7)


 <State 2>: 0.00ns
ST_2: stg_45 [1/2] 0.00ns
:22  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_2, i1 %tmp, i1 %tmp_1) nounwind


 <State 3>: 2.65ns
ST_3: stg_46 [2/2] 2.65ns
:26  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_5, i1 %tmp_3, i1 %tmp_4) nounwind


 <State 4>: 0.00ns
ST_4: stg_47 [1/2] 0.00ns
:26  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_5, i1 %tmp_3, i1 %tmp_4) nounwind


 <State 5>: 2.65ns
ST_5: stg_48 [2/2] 2.65ns
:30  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_8, i1 %tmp_6, i1 %tmp_7) nounwind


 <State 6>: 0.00ns
ST_6: stg_49 [1/2] 0.00ns
:30  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_8, i1 %tmp_6, i1 %tmp_7) nounwind


 <State 7>: 2.65ns
ST_7: stg_50 [2/2] 2.65ns
:34  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_11, i1 %tmp_9, i1 %tmp_10) nounwind


 <State 8>: 0.00ns
ST_8: stg_51 [1/2] 0.00ns
:34  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_11, i1 %tmp_9, i1 %tmp_10) nounwind


 <State 9>: 2.65ns
ST_9: stg_52 [2/2] 2.65ns
:38  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_14, i1 %tmp_12, i1 %tmp_13) nounwind


 <State 10>: 0.00ns
ST_10: stg_53 [1/2] 0.00ns
:38  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_14, i1 %tmp_12, i1 %tmp_13) nounwind


 <State 11>: 2.65ns
ST_11: stg_54 [2/2] 2.65ns
:42  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_17, i1 %tmp_15, i1 %tmp_16) nounwind


 <State 12>: 0.00ns
ST_12: stg_55 [1/2] 0.00ns
:42  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_17, i1 %tmp_15, i1 %tmp_16) nounwind


 <State 13>: 2.65ns
ST_13: stg_56 [2/2] 2.65ns
:46  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_20, i1 %tmp_18, i1 %tmp_19) nounwind


 <State 14>: 0.00ns
ST_14: stg_57 [1/2] 0.00ns
:46  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_20, i1 %tmp_18, i1 %tmp_19) nounwind


 <State 15>: 2.65ns
ST_15: stg_58 [2/2] 2.65ns
:50  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_21, i1 %tmp_22, i1 %tmp_23) nounwind


 <State 16>: 0.00ns
ST_16: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([293 x i8]* %state) nounwind, !map !0

ST_16: stg_60 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %plaintextbyte) nounwind, !map !6

ST_16: stg_61 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %ciphertextbyte) nounwind, !map !12

ST_16: stg_62 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %ksbyte) nounwind, !map !16

ST_16: stg_63 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %cabyte) nounwind, !map !20

ST_16: stg_64 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %cbbyte) nounwind, !map !24

ST_16: stg_65 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28

ST_16: stg_66 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @str) nounwind

ST_16: empty [1/1] 0.00ns
:11  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([293 x i8]* %state, [1 x i8]* @str4, [7 x i8]* @str3, [1 x i8]* @str4, i32 -1, [1 x i8]* @str4, [1 x i8]* @str4, [1 x i8]* @str4) nounwind

ST_16: stg_68 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface([293 x i8]* %state, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_69 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8 %plaintextbyte, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_70 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %ciphertextbyte, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_71 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i8 %ksbyte, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_72 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i8 %cabyte, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_73 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i8 %cbbyte, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_74 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_16: stg_75 [1/2] 0.00ns
:50  call fastcc void @acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit([293 x i8]* %state, i1 %tmp_21, i1 %tmp_22, i1 %tmp_23) nounwind

ST_16: stg_76 [1/1] 0.00ns
:51  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
