Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Jan 22 21:03:23 2023
| Host         : DESKTOP-CTQMUAG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design       : vga_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: i_io_ctrl/s_1khzen_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.032        0.000                      0                  716        0.085        0.000                      0                  716        3.000        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
fpga_clk_i            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25Mhz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25Mhz  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk_i                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_25Mhz       30.032        0.000                      0                  716        0.085        0.000                      0                  716       19.500        0.000                       0                   268  
  clkfbout_clk_25Mhz                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_i
  To Clock:  fpga_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25Mhz
  To Clock:  clk_out1_clk_25Mhz

Setup :            0  Failing Endpoints,  Worst Slack       30.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.032ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 4.545ns (47.473%)  route 5.029ns (52.527%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[10])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[10]
                         net (fo=1, routed)           1.577     5.777    i_mem_ctrl_1/v_rom_addr0_n_95
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.901 r  i_mem_ctrl_1/v_rom_addr[10]_i_2/O
                         net (fo=1, routed)           0.444     6.345    i_mem_ctrl_1/v_rom_addr[10]_i_2_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.469 r  i_mem_ctrl_1/v_rom_addr[10]_i_1/O
                         net (fo=2, routed)           0.646     7.115    i_mem_ctrl_1/v_rom_addr[10]_i_1_n_0
    SLICE_X28Y16         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.440    37.927    i_mem_ctrl_1/clk_out1
    SLICE_X28Y16         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[10]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.180    37.250    
    SLICE_X28Y16         FDCE (Setup_fdce_C_D)       -0.103    37.147    i_mem_ctrl_1/s_rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 30.032    

Slack (MET) :             30.073ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 4.545ns (47.663%)  route 4.991ns (52.337%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 37.930 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[7]
                         net (fo=1, routed)           1.594     5.794    i_mem_ctrl_1/v_rom_addr0_n_98
    SLICE_X30Y12         LUT5 (Prop_lut5_I0_O)        0.124     5.918 r  i_mem_ctrl_1/v_rom_addr[7]_i_2/O
                         net (fo=1, routed)           0.452     6.370    i_mem_ctrl_1/v_rom_addr[7]_i_2_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.494 r  i_mem_ctrl_1/v_rom_addr[7]_i_1/O
                         net (fo=2, routed)           0.583     7.077    i_mem_ctrl_1/v_rom_addr[7]_i_1_n_0
    SLICE_X29Y12         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.443    37.930    i_mem_ctrl_1/clk_out1
    SLICE_X29Y12         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/C
                         clock pessimism             -0.497    37.432    
                         clock uncertainty           -0.180    37.253    
    SLICE_X29Y12         FDCE (Setup_fdce_C_D)       -0.103    37.150    i_mem_ctrl_1/s_rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 30.073    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 4.545ns (48.813%)  route 4.766ns (51.187%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[3]
                         net (fo=1, routed)           1.308     5.508    i_vga_ctrl/P[3]
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.632 r  i_vga_ctrl/v_rom_addr[3]_i_2/O
                         net (fo=1, routed)           0.280     5.911    i_vga_ctrl/v_rom_addr[3]_i_2_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.035 r  i_vga_ctrl/v_rom_addr[3]_i_1/O
                         net (fo=2, routed)           0.817     6.853    i_mem_ctrl_1/D[3]
    SLICE_X28Y16         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.440    37.927    i_mem_ctrl_1/clk_out1
    SLICE_X28Y16         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[3]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.180    37.250    
    SLICE_X28Y16         FDCE (Setup_fdce_C_D)       -0.105    37.145    i_mem_ctrl_1/s_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.340ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/v_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 4.545ns (48.835%)  route 4.762ns (51.165%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[5]
                         net (fo=1, routed)           1.437     5.637    i_vga_ctrl/P[5]
    SLICE_X28Y18         LUT5 (Prop_lut5_I0_O)        0.124     5.761 r  i_vga_ctrl/v_rom_addr[5]_i_2/O
                         net (fo=1, routed)           0.444     6.205    i_vga_ctrl/v_rom_addr[5]_i_2_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.329 r  i_vga_ctrl/v_rom_addr[5]_i_1/O
                         net (fo=2, routed)           0.519     6.848    i_mem_ctrl_1/D[5]
    SLICE_X29Y18         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.437    37.924    i_mem_ctrl_1/clk_out1
    SLICE_X29Y18         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[5]/C
                         clock pessimism             -0.497    37.426    
                         clock uncertainty           -0.180    37.247    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)       -0.058    37.189    i_mem_ctrl_1/v_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 30.340    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/v_rom_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 4.545ns (49.346%)  route 4.665ns (50.654%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[14]
                         net (fo=1, routed)           1.346     5.546    i_mem_ctrl_1/v_rom_addr0_n_91
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124     5.670 r  i_mem_ctrl_1/v_rom_addr[14]_i_2/O
                         net (fo=1, routed)           0.429     6.100    i_mem_ctrl_1/v_rom_addr[14]_i_2_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.224 r  i_mem_ctrl_1/v_rom_addr[14]_i_1/O
                         net (fo=2, routed)           0.528     6.752    i_mem_ctrl_1/v_rom_addr[14]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.437    37.924    i_mem_ctrl_1/clk_out1
    SLICE_X29Y18         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[14]/C
                         clock pessimism             -0.497    37.426    
                         clock uncertainty           -0.180    37.247    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)       -0.067    37.180    i_mem_ctrl_1/v_rom_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         37.180    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.449ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/v_rom_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 4.545ns (49.650%)  route 4.609ns (50.350%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[12]
                         net (fo=1, routed)           0.920     5.120    i_mem_ctrl_1/v_rom_addr0_n_93
    SLICE_X31Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.244 r  i_mem_ctrl_1/v_rom_addr[12]_i_2/O
                         net (fo=1, routed)           0.545     5.789    i_mem_ctrl_1/v_rom_addr[12]_i_2_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     5.913 r  i_mem_ctrl_1/v_rom_addr[12]_i_1/O
                         net (fo=2, routed)           0.782     6.696    i_mem_ctrl_1/v_rom_addr[12]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.438    37.925    i_mem_ctrl_1/clk_out1
    SLICE_X31Y16         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[12]/C
                         clock pessimism             -0.497    37.427    
                         clock uncertainty           -0.180    37.248    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)       -0.103    37.145    i_mem_ctrl_1/v_rom_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 30.449    

Slack (MET) :             30.457ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 4.545ns (49.450%)  route 4.646ns (50.550%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[16]
                         net (fo=1, routed)           1.333     5.533    i_mem_ctrl_1/v_rom_addr0_n_89
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.657 r  i_mem_ctrl_1/v_rom_addr[16]_i_2/O
                         net (fo=1, routed)           0.433     6.090    i_mem_ctrl_1/v_rom_addr[16]_i_2_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.214 r  i_mem_ctrl_1/v_rom_addr[16]_i_1/O
                         net (fo=2, routed)           0.518     6.732    i_mem_ctrl_1/v_rom_addr[16]_i_1_n_0
    SLICE_X30Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.439    37.926    i_mem_ctrl_1/clk_out1
    SLICE_X30Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[16]/C
                         clock pessimism             -0.497    37.428    
                         clock uncertainty           -0.180    37.249    
    SLICE_X30Y15         FDCE (Setup_fdce_C_D)       -0.059    37.190    i_mem_ctrl_1/s_rom_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                 30.457    

Slack (MET) :             30.476ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 4.545ns (49.684%)  route 4.603ns (50.316%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[15]
                         net (fo=1, routed)           1.417     5.617    i_mem_ctrl_1/v_rom_addr0_n_90
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124     5.741 r  i_mem_ctrl_1/v_rom_addr[15]_i_2/O
                         net (fo=1, routed)           0.295     6.036    i_mem_ctrl_1/v_rom_addr[15]_i_2_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.160 r  i_mem_ctrl_1/v_rom_addr[15]_i_1/O
                         net (fo=2, routed)           0.529     6.689    i_mem_ctrl_1/v_rom_addr[15]_i_1_n_0
    SLICE_X28Y18         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.437    37.924    i_mem_ctrl_1/clk_out1
    SLICE_X28Y18         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[15]/C
                         clock pessimism             -0.497    37.426    
                         clock uncertainty           -0.180    37.247    
    SLICE_X28Y18         FDCE (Setup_fdce_C_D)       -0.081    37.166    i_mem_ctrl_1/s_rom_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         37.166    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 30.476    

Slack (MET) :             30.488ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/v_rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 4.545ns (49.528%)  route 4.632ns (50.472%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[8]
                         net (fo=1, routed)           1.365     5.564    i_mem_ctrl_1/v_rom_addr0_n_97
    SLICE_X30Y12         LUT5 (Prop_lut5_I0_O)        0.124     5.688 r  i_mem_ctrl_1/v_rom_addr[8]_i_2/O
                         net (fo=1, routed)           0.282     5.970    i_mem_ctrl_1/v_rom_addr[8]_i_2_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I0_O)        0.124     6.094 r  i_mem_ctrl_1/v_rom_addr[8]_i_1/O
                         net (fo=2, routed)           0.624     6.718    i_mem_ctrl_1/v_rom_addr[8]_i_1_n_0
    SLICE_X30Y12         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.441    37.928    i_mem_ctrl_1/clk_out1
    SLICE_X30Y12         FDRE                                         r  i_mem_ctrl_1/v_rom_addr_reg[8]/C
                         clock pessimism             -0.497    37.430    
                         clock uncertainty           -0.180    37.251    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)       -0.045    37.206    i_mem_ctrl_1/v_rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         37.206    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                 30.488    

Slack (MET) :             30.526ns  (required time - arrival time)
  Source:                 i_vga_ctrl/s_v_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25Mhz rise@40.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 4.545ns (49.751%)  route 4.591ns (50.249%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.560    -2.459    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  i_vga_ctrl/s_v_sync_reg[3]/Q
                         net (fo=24, routed)          2.361     0.359    i_mem_ctrl_1/Q[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     4.200 r  i_mem_ctrl_1/v_rom_addr0/P[6]
                         net (fo=1, routed)           1.458     5.658    i_vga_ctrl/P[6]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  i_vga_ctrl/v_rom_addr[6]_i_2/O
                         net (fo=1, routed)           0.433     6.215    i_vga_ctrl/v_rom_addr[6]_i_2_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.339 r  i_vga_ctrl/v_rom_addr[6]_i_1/O
                         net (fo=2, routed)           0.338     6.677    i_mem_ctrl_1/D[6]
    SLICE_X34Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         1.438    37.925    i_mem_ctrl_1/clk_out1
    SLICE_X34Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[6]/C
                         clock pessimism             -0.497    37.427    
                         clock uncertainty           -0.180    37.248    
    SLICE_X34Y15         FDCE (Setup_fdce_C_D)       -0.045    37.203    i_mem_ctrl_1/s_rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_vga_ctrl/s_v_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_ctrl/s_v_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.212ns (46.926%)  route 0.240ns (53.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.560    -0.569    i_vga_ctrl/clk_out1
    SLICE_X34Y11         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  i_vga_ctrl/s_v_sync_reg[2]/Q
                         net (fo=24, routed)          0.240    -0.166    i_vga_ctrl/Q[2]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.048    -0.118 r  i_vga_ctrl/s_v_sync[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    i_vga_ctrl/p_0_in__0[3]
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.827    -0.342    i_vga_ctrl/clk_out1
    SLICE_X37Y13         FDCE                                         r  i_vga_ctrl/s_v_sync_reg[3]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X37Y13         FDCE (Hold_fdce_C_D)         0.105    -0.202    i_vga_ctrl/s_v_sync_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_pat_gen_2/s_gen_line_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_pat_gen_2/s_pat_gen_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.246%)  route 0.263ns (55.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.559    -0.570    i_pat_gen_2/clk_out1
    SLICE_X38Y15         FDCE                                         r  i_pat_gen_2/s_gen_line_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  i_pat_gen_2/s_gen_line_state_reg[1]/Q
                         net (fo=3, routed)           0.263    -0.143    i_pat_gen_2/s_gen_line_state_reg_n_0_[1]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  i_pat_gen_2/s_pat_gen_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    i_pat_gen_2/s_pat_gen_state[0]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  i_pat_gen_2/s_pat_gen_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.821    -0.348    i_pat_gen_2/clk_out1
    SLICE_X32Y20         FDCE                                         r  i_pat_gen_2/s_pat_gen_state_reg[0]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X32Y20         FDCE (Hold_fdce_C_D)         0.091    -0.222    i_pat_gen_2/s_pat_gen_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.580%)  route 0.483ns (77.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.560    -0.569    i_mem_ctrl_1/clk_out1
    SLICE_X29Y12         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  i_mem_ctrl_1/s_rom_addr_reg[7]/Q
                         net (fo=27, routed)          0.483     0.055    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.873    -0.295    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.261    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.078    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.423%)  route 0.481ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.558    -0.571    i_mem_ctrl_1/clk_out1
    SLICE_X34Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  i_mem_ctrl_1/s_rom_addr_reg[6]/Q
                         net (fo=27, routed)          0.481     0.074    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.869    -0.299    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.265    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.082    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.989%)  route 0.492ns (75.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.559    -0.570    i_mem_ctrl_1/clk_out1
    SLICE_X30Y15         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  i_mem_ctrl_1/s_rom_addr_reg[2]/Q
                         net (fo=27, routed)          0.492     0.086    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.869    -0.299    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.265    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.082    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.290%)  route 0.521ns (78.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.559    -0.570    i_mem_ctrl_1/clk_out1
    SLICE_X31Y13         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  i_mem_ctrl_1/s_rom_addr_reg[11]/Q
                         net (fo=27, routed)          0.521     0.092    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.873    -0.295    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.261    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.078    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.750%)  route 0.093ns (33.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.556    -0.573    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y27         FDRE                                         r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.093    -0.340    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.295 r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.295    i_mem_ctrl_1/douta[9]
    SLICE_X48Y27         FDCE                                         r  i_mem_ctrl_1/s_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.823    -0.346    i_mem_ctrl_1/clk_out1
    SLICE_X48Y27         FDCE                                         r  i_mem_ctrl_1/s_red_reg[1]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092    -0.468    i_mem_ctrl_1/s_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.148%)  route 0.526ns (78.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.560    -0.569    i_mem_ctrl_1/clk_out1
    SLICE_X29Y12         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  i_mem_ctrl_1/s_rom_addr_reg[8]/Q
                         net (fo=27, routed)          0.526     0.097    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.873    -0.295    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.261    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.078    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_src_mux/s_red_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_ctrl/s_red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.554    -0.575    i_src_mux/clk_out1
    SLICE_X28Y29         FDCE                                         r  i_src_mux/s_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  i_src_mux/s_red_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.316    i_vga_ctrl/s_red_reg[3]_11[3]
    SLICE_X28Y31         FDCE                                         r  i_vga_ctrl/s_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.824    -0.345    i_vga_ctrl/clk_out1
    SLICE_X28Y31         FDCE                                         r  i_vga_ctrl/s_red_reg[3]/C
                         clock pessimism             -0.215    -0.559    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.066    -0.493    i_vga_ctrl/s_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25Mhz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25Mhz rise@0.000ns - clk_out1_clk_25Mhz rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.149%)  route 0.526ns (78.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.558    -0.571    i_mem_ctrl_1/clk_out1
    SLICE_X28Y16         FDCE                                         r  i_mem_ctrl_1/s_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  i_mem_ctrl_1/s_rom_addr_reg[3]/Q
                         net (fo=27, routed)          0.526     0.095    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  fpga_clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_25Mhz/inst/clk_in1_clk_25Mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_25Mhz/inst/clk_out1_clk_25Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=266, routed)         0.869    -0.299    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.265    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.082    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25Mhz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8     i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10    i_rom_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15    i_mem_ctrl_1/v_rom_addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15    i_mem_ctrl_1/v_rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y15    i_mem_ctrl_1/v_rom_addr_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29    i_src_mux/s_blue_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29    i_src_mux/s_blue_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29    i_src_mux/s_green_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29    i_src_mux/s_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y18    i_mem_ctrl_1/v_rom_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y18    i_mem_ctrl_1/v_rom_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18    i_mem_ctrl_1/v_rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y17    i_mem_ctrl_1/v_rom_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y18    i_mem_ctrl_1/v_rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y18    i_mem_ctrl_1/v_rom_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30    i_src_mux/s_blue_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30    i_src_mux/s_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25Mhz
  To Clock:  clkfbout_clk_25Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25Mhz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_25Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   i_clk_25Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  i_clk_25Mhz/inst/plle2_adv_inst/CLKFBOUT



