Loading plugins phase: Elapsed time ==> 0s.234ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -d CY8C5888AXI-LP096 -s D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.028ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.043ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SSD1306.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 SSD1306.v -verilog
======================================================================

======================================================================
Compiling:  SSD1306.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 SSD1306.v -verilog
======================================================================

======================================================================
Compiling:  SSD1306.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 -verilog SSD1306.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 27 17:02:31 2021


======================================================================
Compiling:  SSD1306.v
Program  :   vpp
Options  :    -yv2 -q10 SSD1306.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 27 17:02:31 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SSD1306.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SSD1306.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 -verilog SSD1306.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 27 17:02:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\codegentemp\SSD1306.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\codegentemp\SSD1306.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SSD1306.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 -verilog SSD1306.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 27 17:02:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\codegentemp\SSD1306.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\codegentemp\SSD1306.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\DBG_OUT:BUART:reset_sr\
	Net_31
	Net_26
	\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_22
	\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xeq\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xlt\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xlte\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xgt\
	\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xgte\
	\DBG_OUT:BUART:sRX:MODULE_5:lt\
	\DBG_OUT:BUART:sRX:MODULE_5:eq\
	\DBG_OUT:BUART:sRX:MODULE_5:gt\
	\DBG_OUT:BUART:sRX:MODULE_5:gte\
	\DBG_OUT:BUART:sRX:MODULE_5:lte\
	\I2C_1:udb_clk\
	Net_266
	\I2C_1:Net_973\
	Net_267
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_272
	\I2C_1:Net_975\
	Net_270
	Net_271
	Net_311


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__USR_BTN_net_0
Aliasing tmpOE__USR_LED_net_0 to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:tx_hd_send_break\ to zero
Aliasing \DBG_OUT:BUART:HalfDuplexSend\ to zero
Aliasing \DBG_OUT:BUART:FinalParityType_1\ to zero
Aliasing \DBG_OUT:BUART:FinalParityType_0\ to zero
Aliasing \DBG_OUT:BUART:FinalAddrMode_2\ to zero
Aliasing \DBG_OUT:BUART:FinalAddrMode_1\ to zero
Aliasing \DBG_OUT:BUART:FinalAddrMode_0\ to zero
Aliasing \DBG_OUT:BUART:tx_ctrl_mark\ to zero
Aliasing \DBG_OUT:BUART:tx_status_6\ to zero
Aliasing \DBG_OUT:BUART:tx_status_5\ to zero
Aliasing \DBG_OUT:BUART:tx_status_4\ to zero
Aliasing \DBG_OUT:BUART:rx_count7_bit8_wire\ to zero
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODIN2_1\ to \DBG_OUT:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODIN2_0\ to \DBG_OUT:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODIN3_1\ to \DBG_OUT:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODIN3_0\ to \DBG_OUT:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \DBG_OUT:BUART:rx_status_1\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__USR_BTN_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__USR_BTN_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__USR_BTN_net_0
Aliasing tmpOE__SSD1306_Reset_net_0 to tmpOE__USR_BTN_net_0
Aliasing tmpOE__SDA_net_0 to tmpOE__USR_BTN_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__USR_BTN_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__USR_BTN_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__USR_BTN_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__USR_BTN_net_0
Aliasing \DBG_OUT:BUART:reset_reg\\D\ to zero
Aliasing \DBG_OUT:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[10] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire tmpOE__USR_LED_net_0[20] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:Net_61\[27] = \DBG_OUT:Net_9\[26]
Removing Lhs of wire \DBG_OUT:BUART:tx_hd_send_break\[31] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:HalfDuplexSend\[32] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:FinalParityType_1\[33] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:FinalParityType_0\[34] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:FinalAddrMode_2\[35] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:FinalAddrMode_1\[36] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:FinalAddrMode_0\[37] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:tx_ctrl_mark\[38] = zero[6]
Removing Rhs of wire \DBG_OUT:BUART:tx_bitclk_enable_pre\[50] = \DBG_OUT:BUART:tx_bitclk_dp\[86]
Removing Lhs of wire \DBG_OUT:BUART:tx_counter_tc\[96] = \DBG_OUT:BUART:tx_counter_dp\[87]
Removing Lhs of wire \DBG_OUT:BUART:tx_status_6\[97] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:tx_status_5\[98] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:tx_status_4\[99] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:tx_status_1\[101] = \DBG_OUT:BUART:tx_fifo_empty\[64]
Removing Lhs of wire \DBG_OUT:BUART:tx_status_3\[103] = \DBG_OUT:BUART:tx_fifo_notfull\[63]
Removing Lhs of wire \DBG_OUT:BUART:rx_count7_bit8_wire\[163] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[171] = \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[182]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[173] = \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[183]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[174] = \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[199]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[175] = \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[213]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[176] = \DBG_OUT:BUART:sRX:s23Poll:MODIN1_1\[177]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN1_1\[177] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[178] = \DBG_OUT:BUART:sRX:s23Poll:MODIN1_0\[179]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN1_0\[179] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[185] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[186] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[187] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN2_1\[188] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[189] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN2_0\[190] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[191] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[192] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[193] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[194] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[195] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[196] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[201] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN3_1\[202] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[203] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODIN3_0\[204] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[205] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[206] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[207] = \DBG_OUT:BUART:pollcount_1\[169]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[208] = \DBG_OUT:BUART:pollcount_0\[172]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[209] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[210] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_status_1\[217] = zero[6]
Removing Rhs of wire \DBG_OUT:BUART:rx_status_2\[218] = \DBG_OUT:BUART:rx_parity_error_status\[219]
Removing Rhs of wire \DBG_OUT:BUART:rx_status_3\[220] = \DBG_OUT:BUART:rx_stop_bit_error\[221]
Removing Lhs of wire \DBG_OUT:BUART:sRX:cmp_vv_vv_MODGEN_4\[231] = \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_0\[280]
Removing Lhs of wire \DBG_OUT:BUART:sRX:cmp_vv_vv_MODGEN_5\[235] = \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xneq\[302]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_6\[236] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_5\[237] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_4\[238] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_3\[239] = \DBG_OUT:BUART:sRX:MODIN4_6\[240]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODIN4_6\[240] = \DBG_OUT:BUART:rx_count_6\[158]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_2\[241] = \DBG_OUT:BUART:sRX:MODIN4_5\[242]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODIN4_5\[242] = \DBG_OUT:BUART:rx_count_5\[159]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_1\[243] = \DBG_OUT:BUART:sRX:MODIN4_4\[244]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODIN4_4\[244] = \DBG_OUT:BUART:rx_count_4\[160]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newa_0\[245] = \DBG_OUT:BUART:sRX:MODIN4_3\[246]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODIN4_3\[246] = \DBG_OUT:BUART:rx_count_3\[161]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_6\[247] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_5\[248] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_4\[249] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_3\[250] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_2\[251] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_1\[252] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:newb_0\[253] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_6\[254] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_5\[255] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_4\[256] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_3\[257] = \DBG_OUT:BUART:rx_count_6\[158]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_2\[258] = \DBG_OUT:BUART:rx_count_5\[159]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_1\[259] = \DBG_OUT:BUART:rx_count_4\[160]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:dataa_0\[260] = \DBG_OUT:BUART:rx_count_3\[161]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_6\[261] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_5\[262] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_4\[263] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_3\[264] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_2\[265] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_1\[266] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_4:g2:a0:datab_0\[267] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:newa_0\[282] = \DBG_OUT:BUART:rx_postpoll\[117]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:newb_0\[283] = \DBG_OUT:BUART:rx_parity_bit\[234]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:dataa_0\[284] = \DBG_OUT:BUART:rx_postpoll\[117]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:datab_0\[285] = \DBG_OUT:BUART:rx_parity_bit\[234]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[286] = \DBG_OUT:BUART:rx_postpoll\[117]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[287] = \DBG_OUT:BUART:rx_parity_bit\[234]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[289] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[290] = \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[288]
Removing Lhs of wire \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[291] = \DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[288]
Removing Lhs of wire tmpOE__Rx_1_net_0[313] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire tmpOE__Tx_1_net_0[318] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire tmpOE__SSD1306_Reset_net_0[324] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire tmpOE__SDA_net_0[330] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire tmpOE__SCL_net_0[336] = tmpOE__USR_BTN_net_0[5]
Removing Rhs of wire \I2C_1:sda_x_wire\[341] = \I2C_1:Net_643_1\[342]
Removing Rhs of wire \I2C_1:Net_697\[344] = \I2C_1:Net_643_2\[350]
Removing Rhs of wire \I2C_1:Net_1109_0\[347] = \I2C_1:scl_yfb\[360]
Removing Rhs of wire \I2C_1:Net_1109_1\[348] = \I2C_1:sda_yfb\[361]
Removing Lhs of wire \I2C_1:scl_x_wire\[351] = \I2C_1:Net_643_0\[349]
Removing Lhs of wire \I2C_1:Net_969\[352] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \I2C_1:Net_968\[353] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[363] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[365] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire Net_12[373] = zero[6]
Removing Lhs of wire \Timer_1:Net_260\[375] = zero[6]
Removing Lhs of wire \Timer_1:Net_266\[376] = tmpOE__USR_BTN_net_0[5]
Removing Rhs of wire Net_312[381] = \Timer_1:Net_51\[377]
Removing Lhs of wire \Timer_1:Net_102\[382] = tmpOE__USR_BTN_net_0[5]
Removing Lhs of wire \DBG_OUT:BUART:reset_reg\\D\[384] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_bitclk\\D\[399] = \DBG_OUT:BUART:rx_bitclk_pre\[152]
Removing Lhs of wire \DBG_OUT:BUART:rx_parity_error_pre\\D\[408] = \DBG_OUT:BUART:rx_parity_error_pre\[229]
Removing Lhs of wire \DBG_OUT:BUART:rx_break_status\\D\[409] = zero[6]

------------------------------------------------------
Aliased 0 equations, 118 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__USR_BTN_net_0' (cost = 0):
tmpOE__USR_BTN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_addressmatch\' (cost = 0):
\DBG_OUT:BUART:rx_addressmatch\ <= (\DBG_OUT:BUART:rx_addressmatch2\
	OR \DBG_OUT:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_bitclk_pre\' (cost = 1):
\DBG_OUT:BUART:rx_bitclk_pre\ <= ((not \DBG_OUT:BUART:rx_count_2\ and not \DBG_OUT:BUART:rx_count_1\ and not \DBG_OUT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_bitclk_pre16x\' (cost = 0):
\DBG_OUT:BUART:rx_bitclk_pre16x\ <= ((not \DBG_OUT:BUART:rx_count_2\ and \DBG_OUT:BUART:rx_count_1\ and \DBG_OUT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_poll_bit1\' (cost = 1):
\DBG_OUT:BUART:rx_poll_bit1\ <= ((not \DBG_OUT:BUART:rx_count_2\ and not \DBG_OUT:BUART:rx_count_1\ and \DBG_OUT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_poll_bit2\' (cost = 1):
\DBG_OUT:BUART:rx_poll_bit2\ <= ((not \DBG_OUT:BUART:rx_count_2\ and not \DBG_OUT:BUART:rx_count_1\ and not \DBG_OUT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:pollingrange\' (cost = 4):
\DBG_OUT:BUART:pollingrange\ <= ((not \DBG_OUT:BUART:rx_count_2\ and not \DBG_OUT:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DBG_OUT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \DBG_OUT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\DBG_OUT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \DBG_OUT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\DBG_OUT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \DBG_OUT:BUART:rx_count_6\ and not \DBG_OUT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\DBG_OUT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \DBG_OUT:BUART:rx_count_6\ and not \DBG_OUT:BUART:rx_count_4\)
	OR (not \DBG_OUT:BUART:rx_count_6\ and not \DBG_OUT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\DBG_OUT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\DBG_OUT:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \DBG_OUT:BUART:rx_count_6\ and not \DBG_OUT:BUART:rx_count_4\)
	OR (not \DBG_OUT:BUART:rx_count_6\ and not \DBG_OUT:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \DBG_OUT:BUART:pollcount_1\ and not \DBG_OUT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \DBG_OUT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\DBG_OUT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \DBG_OUT:BUART:pollcount_0\ and \DBG_OUT:BUART:pollcount_1\)
	OR (not \DBG_OUT:BUART:pollcount_1\ and \DBG_OUT:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DBG_OUT:BUART:rx_postpoll\' (cost = 72):
\DBG_OUT:BUART:rx_postpoll\ <= (\DBG_OUT:BUART:pollcount_1\
	OR (Net_23 and \DBG_OUT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \DBG_OUT:BUART:pollcount_1\ and not Net_23 and not \DBG_OUT:BUART:rx_parity_bit\)
	OR (not \DBG_OUT:BUART:pollcount_1\ and not \DBG_OUT:BUART:pollcount_0\ and not \DBG_OUT:BUART:rx_parity_bit\)
	OR (\DBG_OUT:BUART:pollcount_1\ and \DBG_OUT:BUART:rx_parity_bit\)
	OR (Net_23 and \DBG_OUT:BUART:pollcount_0\ and \DBG_OUT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \DBG_OUT:BUART:pollcount_1\ and not Net_23 and not \DBG_OUT:BUART:rx_parity_bit\)
	OR (not \DBG_OUT:BUART:pollcount_1\ and not \DBG_OUT:BUART:pollcount_0\ and not \DBG_OUT:BUART:rx_parity_bit\)
	OR (\DBG_OUT:BUART:pollcount_1\ and \DBG_OUT:BUART:rx_parity_bit\)
	OR (Net_23 and \DBG_OUT:BUART:pollcount_0\ and \DBG_OUT:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DBG_OUT:BUART:rx_status_0\ to zero
Aliasing \DBG_OUT:BUART:rx_status_6\ to zero
Aliasing \DBG_OUT:BUART:rx_markspace_status\\D\ to zero
Aliasing \DBG_OUT:BUART:rx_parity_error_status\\D\ to zero
Aliasing \DBG_OUT:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \DBG_OUT:BUART:rx_bitclk_enable\[116] = \DBG_OUT:BUART:rx_bitclk\[164]
Removing Lhs of wire \DBG_OUT:BUART:rx_status_0\[215] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_status_6\[224] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:tx_ctrl_mark_last\\D\[391] = \DBG_OUT:BUART:tx_ctrl_mark_last\[107]
Removing Lhs of wire \DBG_OUT:BUART:rx_markspace_status\\D\[403] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_parity_error_status\\D\[404] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_addr_match_status\\D\[406] = zero[6]
Removing Lhs of wire \DBG_OUT:BUART:rx_markspace_pre\\D\[407] = \DBG_OUT:BUART:rx_markspace_pre\[228]
Removing Lhs of wire \DBG_OUT:BUART:rx_parity_bit\\D\[412] = \DBG_OUT:BUART:rx_parity_bit\[234]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\DBG_OUT:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \DBG_OUT:BUART:rx_parity_bit\ and Net_23 and \DBG_OUT:BUART:pollcount_0\)
	OR (not \DBG_OUT:BUART:pollcount_1\ and not \DBG_OUT:BUART:pollcount_0\ and \DBG_OUT:BUART:rx_parity_bit\)
	OR (not \DBG_OUT:BUART:pollcount_1\ and not Net_23 and \DBG_OUT:BUART:rx_parity_bit\)
	OR (not \DBG_OUT:BUART:rx_parity_bit\ and \DBG_OUT:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -dcpsoc3 SSD1306.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.990ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 27 November 2021 17:02:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Repos\QuadroCopter\Software\FlightController\SSD1306.cydsn\SSD1306.cyprj -d CY8C5888AXI-LP096 SSD1306.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \DBG_OUT:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \DBG_OUT:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \DBG_OUT:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \DBG_OUT:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \DBG_OUT:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DBG_OUT_IntClock'. Fanout=1, Signal=\DBG_OUT:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \DBG_OUT:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DBG_OUT_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DBG_OUT_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
Error: mpr.M0064: Timer "\Timer_1:TimerHW\" can only use one of the digital clock dividers or bus clock as the clock source. (App=cydsfit)
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_1(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DBG_OUT:BUART:rx_parity_bit\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:rx_parity_bit\ (fanout=0)

    Removing \DBG_OUT:BUART:rx_address_detected\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:rx_address_detected\ (fanout=0)

    Removing \DBG_OUT:BUART:rx_parity_error_pre\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \DBG_OUT:BUART:rx_markspace_pre\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:rx_markspace_pre\ (fanout=0)

    Removing \DBG_OUT:BUART:rx_state_1\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:rx_state_1\ (fanout=8)

    Removing \DBG_OUT:BUART:tx_parity_bit\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:tx_parity_bit\ (fanout=0)

    Removing \DBG_OUT:BUART:tx_mark\, Duplicate of \DBG_OUT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DBG_OUT:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = USR_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => USR_BTN(0)__PA ,
            annotation => Net_5 ,
            pad => USR_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USR_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USR_LED(0)__PA ,
            annotation => Net_11 ,
            pad => USR_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_23 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_27 ,
            pad => Tx_1(0)_PAD );

    Pin : Name = SSD1306_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SSD1306_Reset(0)__PA ,
            pad => SSD1306_Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_27, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DBG_OUT:BUART:txn\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\
            + !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_state_2\
        );
        Output = \DBG_OUT:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              \DBG_OUT:BUART:tx_fifo_empty\ * \DBG_OUT:BUART:tx_state_2\
        );
        Output = \DBG_OUT:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DBG_OUT:BUART:tx_fifo_notfull\
        );
        Output = \DBG_OUT:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * !\DBG_OUT:BUART:rx_state_3\ * 
              !\DBG_OUT:BUART:rx_state_2\
        );
        Output = \DBG_OUT:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DBG_OUT:BUART:pollcount_1\
            + Net_23 * \DBG_OUT:BUART:pollcount_0\
        );
        Output = \DBG_OUT:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DBG_OUT:BUART:rx_load_fifo\ * \DBG_OUT:BUART:rx_fifofull\
        );
        Output = \DBG_OUT:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DBG_OUT:BUART:rx_fifonotempty\ * 
              \DBG_OUT:BUART:rx_state_stop1_reg\
        );
        Output = \DBG_OUT:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DBG_OUT:BUART:txn\ * \DBG_OUT:BUART:tx_state_1\ * 
              !\DBG_OUT:BUART:tx_bitclk\
            + \DBG_OUT:BUART:txn\ * \DBG_OUT:BUART:tx_state_2\
            + !\DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_shift_out\ * !\DBG_OUT:BUART:tx_state_2\
            + !\DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_state_2\ * !\DBG_OUT:BUART:tx_bitclk\
            + \DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_shift_out\ * !\DBG_OUT:BUART:tx_state_2\ * 
              !\DBG_OUT:BUART:tx_counter_dp\ * \DBG_OUT:BUART:tx_bitclk\
        );
        Output = \DBG_OUT:BUART:txn\ (fanout=2)

    MacroCell: Name=\DBG_OUT:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              \DBG_OUT:BUART:tx_state_2\
            + \DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_2\ * 
              \DBG_OUT:BUART:tx_counter_dp\ * \DBG_OUT:BUART:tx_bitclk\
            + \DBG_OUT:BUART:tx_state_0\ * !\DBG_OUT:BUART:tx_state_2\ * 
              \DBG_OUT:BUART:tx_bitclk\
        );
        Output = \DBG_OUT:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\DBG_OUT:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              !\DBG_OUT:BUART:tx_fifo_empty\
            + !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_fifo_empty\ * !\DBG_OUT:BUART:tx_state_2\
            + \DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              \DBG_OUT:BUART:tx_fifo_empty\ * \DBG_OUT:BUART:tx_state_2\
            + \DBG_OUT:BUART:tx_state_0\ * !\DBG_OUT:BUART:tx_state_2\ * 
              \DBG_OUT:BUART:tx_bitclk\
        );
        Output = \DBG_OUT:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\DBG_OUT:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              \DBG_OUT:BUART:tx_state_2\
            + \DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_bitclk_enable_pre\ * 
              \DBG_OUT:BUART:tx_state_2\
            + \DBG_OUT:BUART:tx_state_1\ * \DBG_OUT:BUART:tx_state_0\ * 
              !\DBG_OUT:BUART:tx_state_2\ * \DBG_OUT:BUART:tx_bitclk\
            + \DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_2\ * 
              \DBG_OUT:BUART:tx_counter_dp\ * \DBG_OUT:BUART:tx_bitclk\
        );
        Output = \DBG_OUT:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\DBG_OUT:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DBG_OUT:BUART:tx_state_1\ * !\DBG_OUT:BUART:tx_state_0\ * 
              \DBG_OUT:BUART:tx_state_2\
            + !\DBG_OUT:BUART:tx_bitclk_enable_pre\
        );
        Output = \DBG_OUT:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\DBG_OUT:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DBG_OUT:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\DBG_OUT:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              !\DBG_OUT:BUART:rx_state_3\ * \DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:pollcount_1\ * !Net_23
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              !\DBG_OUT:BUART:rx_state_3\ * \DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:pollcount_1\ * !\DBG_OUT:BUART:pollcount_0\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_5\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_4\
        );
        Output = \DBG_OUT:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\DBG_OUT:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_5\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_4\
        );
        Output = \DBG_OUT:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\DBG_OUT:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_3\ * \DBG_OUT:BUART:rx_state_2\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_5\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_4\
        );
        Output = \DBG_OUT:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\DBG_OUT:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_3\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_2\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * !\DBG_OUT:BUART:rx_state_3\ * 
              !\DBG_OUT:BUART:rx_state_2\ * !Net_23 * \DBG_OUT:BUART:rx_last\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_5\
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * \DBG_OUT:BUART:rx_state_0\ * 
              !\DBG_OUT:BUART:rx_state_3\ * !\DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:rx_count_6\ * !\DBG_OUT:BUART:rx_count_4\
        );
        Output = \DBG_OUT:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\DBG_OUT:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              !\DBG_OUT:BUART:rx_count_0\
        );
        Output = \DBG_OUT:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\DBG_OUT:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_state_3\ * 
              \DBG_OUT:BUART:rx_state_2\
        );
        Output = \DBG_OUT:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              !\DBG_OUT:BUART:pollcount_1\ * Net_23 * 
              \DBG_OUT:BUART:pollcount_0\
            + !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              \DBG_OUT:BUART:pollcount_1\ * !Net_23
            + !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              \DBG_OUT:BUART:pollcount_1\ * !\DBG_OUT:BUART:pollcount_0\
        );
        Output = \DBG_OUT:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\DBG_OUT:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              !Net_23 * \DBG_OUT:BUART:pollcount_0\
            + !\DBG_OUT:BUART:rx_count_2\ * !\DBG_OUT:BUART:rx_count_1\ * 
              Net_23 * !\DBG_OUT:BUART:pollcount_0\
        );
        Output = \DBG_OUT:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\DBG_OUT:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_3\ * \DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:pollcount_1\ * !Net_23
            + !\DBG_OUT:BUART:tx_ctrl_mark_last\ * 
              !\DBG_OUT:BUART:rx_state_0\ * \DBG_OUT:BUART:rx_bitclk_enable\ * 
              \DBG_OUT:BUART:rx_state_3\ * \DBG_OUT:BUART:rx_state_2\ * 
              !\DBG_OUT:BUART:pollcount_1\ * !\DBG_OUT:BUART:pollcount_0\
        );
        Output = \DBG_OUT:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\DBG_OUT:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DBG_OUT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \DBG_OUT:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\DBG_OUT:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            cs_addr_2 => \DBG_OUT:BUART:tx_state_1\ ,
            cs_addr_1 => \DBG_OUT:BUART:tx_state_0\ ,
            cs_addr_0 => \DBG_OUT:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DBG_OUT:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DBG_OUT:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DBG_OUT:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            cs_addr_0 => \DBG_OUT:BUART:counter_load_not\ ,
            ce0_reg => \DBG_OUT:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \DBG_OUT:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DBG_OUT:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            cs_addr_2 => \DBG_OUT:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \DBG_OUT:BUART:rx_state_0\ ,
            cs_addr_0 => \DBG_OUT:BUART:rx_bitclk_enable\ ,
            route_si => \DBG_OUT:BUART:rx_postpoll\ ,
            f0_load => \DBG_OUT:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \DBG_OUT:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \DBG_OUT:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\DBG_OUT:BUART:sTX:TxSts\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            status_3 => \DBG_OUT:BUART:tx_fifo_notfull\ ,
            status_2 => \DBG_OUT:BUART:tx_status_2\ ,
            status_1 => \DBG_OUT:BUART:tx_fifo_empty\ ,
            status_0 => \DBG_OUT:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DBG_OUT:BUART:sRX:RxSts\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            status_5 => \DBG_OUT:BUART:rx_status_5\ ,
            status_4 => \DBG_OUT:BUART:rx_status_4\ ,
            status_3 => \DBG_OUT:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\DBG_OUT:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \DBG_OUT:Net_9\ ,
            load => \DBG_OUT:BUART:rx_counter_load\ ,
            count_6 => \DBG_OUT:BUART:rx_count_6\ ,
            count_5 => \DBG_OUT:BUART:rx_count_5\ ,
            count_4 => \DBG_OUT:BUART:rx_count_4\ ,
            count_3 => \DBG_OUT:BUART:rx_count_3\ ,
            count_2 => \DBG_OUT:BUART:rx_count_2\ ,
            count_1 => \DBG_OUT:BUART:rx_count_1\ ,
            count_0 => \DBG_OUT:BUART:rx_count_0\ ,
            tc => \DBG_OUT:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_USR_BTN
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_Update_Info
        PORT MAP (
            interrupt => Net_312 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   10 :   62 :   72 : 13.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   25 :  167 :  192 : 13.02 %
  Unique P-terms              :   44 :  340 :  384 : 11.46 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.127ms
Tech Mapping phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.227ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.473ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
