// Seed: 3559725096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_9 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  if (1 ? 1'h0 : 1) wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wor id_2,
    input wire id_3,
    inout supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7
);
  assign id_1 = 1;
  integer id_9 = id_5 + 1'd0;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10
  );
  initial begin : LABEL_0
    $clog2(11);
    ;
  end
endmodule
