##Day 14 of my CPU Design Journey ðŸš€

Implemented data forwarding logic to resolve RAW hazards in a pipelined processor.

âœ… EX/MEM forwarding
âœ… MEM/WB forwarding
âœ… Priority-based forwarding selection
âœ… Verified via waveform-level simulation

This eliminates unnecessary stalls and improves pipeline throughput â€” a critical concept in real CPU microarchitecture.

Next: load-use hazards, stalling, and control hazards.

##Waveform
<img width="958" height="408" alt="DAY14" src="https://github.com/user-attachments/assets/8b2edfe4-4b00-407f-bfe6-c2dcd6241ab5" />
