OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/placement/register_file.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _502_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][4] (net)
                  0.07    0.00    0.34 ^ _386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    0.45 ^ _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.04    0.00    0.52 ^ _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ _491_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][1] (net)
                  0.06    0.00    0.34 ^ _363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.04    0.00    0.45 ^ _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.04    0.00    0.52 ^ _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _482_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][0] (net)
                  0.07    0.00    0.34 ^ _343_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    0.45 ^ _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.04    0.00    0.52 ^ _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _485_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][3] (net)
                  0.07    0.00    0.34 ^ _349_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    0.45 ^ _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    0.52 ^ _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.34 ^ _478_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    0.45 ^ _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.04    0.00    0.52 ^ _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][1] (net)
                  0.07    0.00    0.34 ^ _450_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.04    0.00    0.45 ^ _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.04    0.00    0.52 ^ _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _514_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][0] (net)
                  0.07    0.00    0.34 ^ _413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    0.45 ^ _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.04    0.00    0.52 ^ _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _487_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][5] (net)
                  0.07    0.00    0.34 ^ _353_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    0.45 ^ _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.04    0.00    0.52 ^ _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _516_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][2] (net)
                  0.07    0.00    0.34 ^ _417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.04    0.00    0.45 ^ _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.04    0.00    0.52 ^ _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][0] (net)
                  0.07    0.00    0.34 ^ _448_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    0.45 ^ _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.04    0.00    0.52 ^ _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _515_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][1] (net)
                  0.07    0.00    0.34 ^ _415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    0.45 ^ _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.04    0.00    0.52 ^ _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ _492_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][2] (net)
                  0.06    0.00    0.34 ^ _365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.45 ^ _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    0.45 ^ _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.04    0.00    0.52 ^ _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _495_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][5] (net)
                  0.07    0.00    0.34 ^ _371_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    0.45 ^ _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.04    0.00    0.52 ^ _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ _489_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][7] (net)
                  0.06    0.00    0.34 ^ _357_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    0.45 ^ _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.04    0.00    0.52 ^ _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.07    0.00    0.34 ^ _476_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    0.45 ^ _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.04    0.00    0.52 ^ _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _490_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][0] (net)
                  0.07    0.00    0.34 ^ _361_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    0.45 ^ _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.04    0.00    0.52 ^ _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][7] (net)
                  0.07    0.00    0.34 ^ _462_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    0.45 ^ _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.04    0.00    0.52 ^ _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _488_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][6] (net)
                  0.07    0.00    0.34 ^ _355_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    0.45 ^ _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.04    0.00    0.52 ^ _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _519_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][5] (net)
                  0.07    0.00    0.34 ^ _423_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    0.45 ^ _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.04    0.00    0.52 ^ _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _497_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][7] (net)
                  0.07    0.00    0.34 ^ _375_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    0.45 ^ _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.04    0.00    0.52 ^ _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.07    0.00    0.34 ^ _468_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    0.46 ^ _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.03    0.00    0.52 ^ _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][4] (net)
                  0.07    0.00    0.34 ^ _456_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.04    0.00    0.45 ^ _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.04    0.00    0.52 ^ _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][3] (net)
                  0.07    0.00    0.34 ^ _454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    0.45 ^ _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.04    0.00    0.52 ^ _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][2] (net)
                  0.07    0.00    0.34 ^ _470_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    0.46 ^ _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.04    0.00    0.52 ^ _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][7] (net)
                  0.07    0.00    0.34 ^ _480_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    0.46 ^ _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.04    0.00    0.52 ^ _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.07    0.00    0.34 ^ _466_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    0.46 ^ _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.04    0.00    0.52 ^ _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][5] (net)
                  0.07    0.00    0.34 ^ _458_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    0.46 ^ _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.04    0.00    0.52 ^ _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _493_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][3] (net)
                  0.07    0.00    0.34 ^ _367_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    0.46 ^ _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.04    0.00    0.53 ^ _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _484_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][2] (net)
                  0.07    0.00    0.34 ^ _347_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.04    0.00    0.46 ^ _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.04    0.00    0.53 ^ _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][6] (net)
                  0.07    0.00    0.34 ^ _460_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    0.46 ^ _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.04    0.00    0.53 ^ _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _486_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][4] (net)
                  0.07    0.00    0.34 ^ _351_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    0.46 ^ _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.03    0.00    0.53 ^ _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _499_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][1] (net)
                  0.07    0.00    0.34 ^ _380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    0.46 ^ _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.04    0.00    0.53 ^ _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _501_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][3] (net)
                  0.07    0.00    0.34 ^ _384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    0.46 ^ _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.04    0.00    0.53 ^ _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _505_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][7] (net)
                  0.07    0.00    0.34 ^ _392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    0.46 ^ _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    0.53 ^ _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[1][2] (net)
                  0.07    0.00    0.34 ^ _452_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.04    0.00    0.46 ^ _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.04    0.00    0.53 ^ _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _509_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][3] (net)
                  0.07    0.00    0.34 ^ _402_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    0.46 ^ _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.04    0.00    0.53 ^ _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _518_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][4] (net)
                  0.07    0.00    0.34 ^ _421_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.04    0.00    0.46 ^ _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.04    0.00    0.53 ^ _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _517_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][3] (net)
                  0.07    0.00    0.34 ^ _419_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    0.46 ^ _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.04    0.00    0.53 ^ _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _500_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][2] (net)
                  0.07    0.00    0.34 ^ _382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    0.46 ^ _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    0.53 ^ _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _483_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][1] (net)
                  0.07    0.00    0.34 ^ _345_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    0.46 ^ _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    0.53 ^ _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _506_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][0] (net)
                  0.07    0.00    0.34 ^ _396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    0.46 ^ _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.04    0.00    0.53 ^ _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.35    0.35 ^ _504_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][6] (net)
                  0.07    0.00    0.35 ^ _390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    0.46 ^ _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.04    0.00    0.53 ^ _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _496_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][6] (net)
                  0.07    0.00    0.34 ^ _373_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    0.46 ^ _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.04    0.00    0.53 ^ _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _494_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[5][4] (net)
                  0.07    0.00    0.34 ^ _369_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.04    0.00    0.46 ^ _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.04    0.00    0.53 ^ _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _507_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][1] (net)
                  0.07    0.00    0.34 ^ _398_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.04    0.00    0.46 ^ _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.04    0.00    0.53 ^ _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _508_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][2] (net)
                  0.07    0.00    0.34 ^ _400_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.04    0.00    0.46 ^ _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.04    0.00    0.53 ^ _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][3] (net)
                  0.07    0.00    0.34 ^ _472_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    0.46 ^ _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.04    0.00    0.53 ^ _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _503_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][5] (net)
                  0.07    0.00    0.34 ^ _388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    0.46 ^ _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.04    0.00    0.53 ^ _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _498_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][0] (net)
                  0.07    0.00    0.34 ^ _378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    0.46 ^ _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.04    0.00    0.53 ^ _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.35    0.35 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][4] (net)
                  0.07    0.00    0.35 ^ _474_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.04    0.00    0.46 ^ _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.04    0.00    0.53 ^ _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _511_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][5] (net)
                  0.07    0.00    0.34 ^ _406_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.04    0.00    0.46 ^ _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.04    0.00    0.53 ^ _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _521_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][7] (net)
                  0.08    0.00    0.35 ^ _427_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    0.46 ^ _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.04    0.00    0.53 ^ _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _510_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][4] (net)
                  0.08    0.00    0.35 ^ _404_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    0.46 ^ _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.04    0.00    0.53 ^ _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _512_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][6] (net)
                  0.08    0.00    0.35 ^ _408_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.04    0.00    0.46 ^ _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.04    0.00    0.53 ^ _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _520_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[2][6] (net)
                  0.08    0.00    0.35 ^ _425_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    0.46 ^ _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.04    0.00    0.53 ^ _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _513_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[3][7] (net)
                  0.08    0.00    0.35 ^ _410_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.04    0.00    0.47 ^ _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.04    0.00    0.54 ^ _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _527_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][5] (net)
                  0.09    0.00    0.35 ^ _441_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    0.47 ^ _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.04    0.00    0.54 ^ _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _522_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][0] (net)
                  0.09    0.00    0.35 ^ _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.04    0.00    0.48 ^ _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.03    0.00    0.54 ^ _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _526_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][4] (net)
                  0.09    0.00    0.35 ^ _439_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.04    0.00    0.48 ^ _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    0.54 ^ _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _528_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][6] (net)
                  0.09    0.00    0.35 ^ _443_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.04    0.00    0.48 ^ _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.03    0.00    0.54 ^ _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _524_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][2] (net)
                  0.09    0.00    0.35 ^ _435_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.04    0.00    0.47 ^ _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.04    0.00    0.54 ^ _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _523_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][1] (net)
                  0.08    0.00    0.35 ^ _433_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.04    0.00    0.48 ^ _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.04    0.00    0.54 ^ _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ _525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][3] (net)
                  0.09    0.00    0.35 ^ _437_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.04    0.00    0.48 ^ _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.03    0.00    0.55 ^ _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.36    0.36 ^ _529_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[0][7] (net)
                  0.10    0.00    0.36 ^ _445_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.04    0.00    0.49 ^ _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.56 ^ _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.04    0.00    0.56 ^ _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.34 ^ _275_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.54 ^ _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.06    0.00    0.54 ^ _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.64 ^ _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.04    0.00    0.64 ^ output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.83 ^ output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    0.83 ^ readData2[6] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _501_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][3] (net)
                  0.07    0.00    0.34 ^ _311_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.55 ^ _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.06    0.00    0.55 ^ _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.05    0.00    0.65 ^ output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.18    0.83 ^ output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.11    0.00    0.83 ^ readData1[3] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _501_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][3] (net)
                  0.07    0.00    0.34 ^ _257_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _257_/X (sky130_fd_sc_hd__mux4_1)
                                         _085_ (net)
                  0.06    0.00    0.55 ^ _262_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.05    0.00    0.65 ^ output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.18    0.83 ^ output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.11    0.00    0.83 ^ readData2[3] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _502_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][4] (net)
                  0.07    0.00    0.34 ^ _263_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.54 ^ _263_/X (sky130_fd_sc_hd__mux4_1)
                                         _090_ (net)
                  0.06    0.00    0.54 ^ _268_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.64 ^ _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.04    0.00    0.64 ^ output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.83 ^ output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.17    0.00    0.83 ^ readData2[4] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.07    0.00    0.34 ^ _323_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.06    0.00    0.55 ^ _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.66 ^ _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.05    0.00    0.66 ^ output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.18    0.83 ^ output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.11    0.00    0.83 ^ readData1[5] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][6] (net)
                  0.07    0.00    0.34 ^ _329_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.06    0.00    0.55 ^ _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.65 ^ _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    0.65 ^ output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.83 ^ output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    0.83 ^ readData1[6] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _502_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][4] (net)
                  0.07    0.00    0.34 ^ _317_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.54 ^ _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.06    0.00    0.54 ^ _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.05    0.00    0.65 ^ output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.83 ^ output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.17    0.00    0.83 ^ readData1[4] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.07    0.00    0.34 ^ _245_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.54 ^ _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.06    0.00    0.54 ^ _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.05    0.00    0.65 ^ output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.17    0.00    0.84 ^ readData2[1] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _500_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][2] (net)
                  0.07    0.00    0.34 ^ _305_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.55 ^ _305_/X (sky130_fd_sc_hd__mux4_1)
                                         _126_ (net)
                  0.06    0.00    0.55 ^ _310_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.65 ^ _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.04    0.00    0.65 ^ output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    0.84 ^ readData1[2] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.07    0.00    0.34 ^ _237_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.54 ^ _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.06    0.00    0.54 ^ _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.05    0.00    0.65 ^ output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.17    0.00    0.84 ^ readData2[0] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _500_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[4][2] (net)
                  0.07    0.00    0.34 ^ _251_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _251_/X (sky130_fd_sc_hd__mux4_1)
                                         _080_ (net)
                  0.06    0.00    0.55 ^ _256_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.65 ^ _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.04    0.00    0.65 ^ output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.17    0.00    0.84 ^ readData2[2] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][0] (net)
                  0.07    0.00    0.34 ^ _291_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.20    0.55 ^ _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.06    0.00    0.55 ^ _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.65 ^ _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.05    0.00    0.65 ^ output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.17    0.00    0.84 ^ readData1[0] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ _489_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][7] (net)
                  0.06    0.00    0.34 ^ _281_/A2 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.06    0.00    0.55 ^ _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.05    0.00    0.65 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.17    0.00    0.84 ^ readData2[7] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][5] (net)
                  0.07    0.00    0.34 ^ _269_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.06    0.00    0.55 ^ _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.10    0.65 ^ _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    0.65 ^ output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    0.84 ^ readData2[5] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ _489_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[6][7] (net)
                  0.06    0.00    0.34 ^ _335_/A2 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.06    0.00    0.55 ^ _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.10    0.65 ^ _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.05    0.00    0.65 ^ output26/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.17    0.00    0.84 ^ readData1[7] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         registers[7][1] (net)
                  0.07    0.00    0.34 ^ _299_/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.21    0.55 ^ _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.06    0.00    0.55 ^ _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.05    0.11    0.65 ^ _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.05    0.00    0.65 ^ output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.84 ^ output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    0.84 ^ readData1[1] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



worst slack corner Typical: 0.2831
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.81 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.13 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.06    0.00    3.13 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.24 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    3.24 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.43 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.43 v readData1[5] (out)
                                  3.43   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.06    0.00    2.82 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.12 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.24 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.04    0.00    3.24 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.42 v readData2[0] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00    2.81 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.12 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.06    0.00    3.13 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.24 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    3.24 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.42 v readData2[5] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.06    0.00    2.82 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.05    0.00    3.12 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.04    0.00    3.23 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.42 v readData2[1] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.81 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.05    0.00    2.81 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.05    0.00    3.12 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    3.23 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.42 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.42 v readData2[3] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.06    0.00    2.82 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.05    0.00    3.12 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.04    0.00    3.23 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.42 v readData1[0] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _124_ (net)
                  0.06    0.00    2.81 v _303_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _303_/X (sky130_fd_sc_hd__a221o_1)
                                         _125_ (net)
                  0.05    0.00    3.12 v _304_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.04    0.00    3.23 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.42 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.42 v readData1[1] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.82 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00    2.82 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.05    0.00    3.12 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.04    0.00    3.23 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.42 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.42 v readData2[4] (out)
                                  3.42   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.81 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.81 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.11 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.05    0.00    3.11 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.22 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.04    0.00    3.22 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.41 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.41 v readData1[3] (out)
                                  3.41   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.06    0.00    2.81 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.12 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.12 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.04    0.00    3.23 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.41 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.41 v readData1[2] (out)
                                  3.41   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.14    0.00    2.46 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.06    0.00    2.81 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.30    3.12 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.05    0.00    3.12 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.23 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.04    0.00    3.23 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.41 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.41 v readData2[2] (out)
                                  3.41   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.06    0.00    2.81 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.11 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.05    0.00    3.11 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.22 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.04    0.00    3.22 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.41 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.41 v readData1[4] (out)
                                  3.41   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.24    2.43 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.14    0.00    2.44 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.59    3.02 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.09    0.00    3.02 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.21 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.04    0.00    3.21 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.40 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.40 v readData1[7] (out)
                                  3.40   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.24    2.43 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.14    0.00    2.44 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.59    3.03 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.09    0.00    3.03 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.21 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    3.21 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.40 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.40 v readData1[6] (out)
                                  3.40   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.24    2.43 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.14    0.00    2.43 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.58    3.02 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.08    0.00    3.02 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.21 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.04    0.00    3.21 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.39 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.40 v readData2[7] (out)
                                  3.40   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.19    2.20 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.18    0.00    2.20 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.24    2.43 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.14    0.00    2.43 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.58    3.02 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.08    0.00    3.02 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.19    3.20 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.03    0.00    3.20 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.38 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.39 v readData2[6] (out)
                                  3.39   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.27 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.05    0.00    3.27 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.02    0.00    3.36 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.27 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.06    0.00    3.27 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    3.36 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.27 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.06    0.00    3.27 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.02    0.00    3.36 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.27 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.05    0.00    3.27 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.02    0.00    3.36 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.27 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.05    0.00    3.27 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    3.36 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.27 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.05    0.00    3.27 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    3.36 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.27 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.05    0.00    3.27 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    3.36 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.54    2.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.03    0.08    0.21    2.94 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.08    0.00    2.94 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.26 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.26 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.35 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    3.35 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.35   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.67 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.05    0.00    3.02 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.11 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.67 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.05    0.00    3.02 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.11 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.02 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.06    0.00    3.02 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.11 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.05    0.00    3.02 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.11 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    3.02 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.11 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.68 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.05    0.00    3.02 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    3.11 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.68 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.05    0.00    3.02 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.11 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.05    0.00    3.02 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    3.11 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    3.02 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    3.11 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.68 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.05    0.00    3.02 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.11 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.67 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    3.02 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    3.11 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.68 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.05    0.00    3.02 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    3.11 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.02 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.06    0.00    3.02 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.02    0.00    3.11 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.05    0.00    3.02 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.02    0.00    3.11 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.05    0.00    3.02 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.02    0.00    3.11 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.05    0.00    3.02 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.02    0.00    3.11 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.48    2.67 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.67 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.02 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    3.02 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.11 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.05    0.00    3.02 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    3.11 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.05    0.00    3.02 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.11 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.45 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.45 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.67 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.67 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    3.02 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    3.11 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.02 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.05    0.00    3.02 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.11 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.02 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.06    0.00    3.02 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.02    0.00    3.11 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.66 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.05    0.00    3.01 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    3.11 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.66 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.06    0.00    3.01 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    3.11 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.02 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.06    0.00    3.02 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.02    0.00    3.11 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    3.01 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    3.11 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.05    0.00    3.01 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.11 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.05    0.00    3.01 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.10 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    3.01 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.02    0.00    3.10 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    3.01 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.10 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.06    0.00    3.01 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.10 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.06    0.00    3.01 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    3.10 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.06    0.00    3.01 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    3.10 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.27    2.46 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.46 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.67 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    3.01 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.10 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.01 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.06    0.00    3.01 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    3.10 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.05    0.00    3.01 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    3.10 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.19    2.19 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.10    0.00    2.19 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.17    0.47    2.66 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.67 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.01 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    3.01 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.10 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.05    0.00    3.01 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.10 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    3.01 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.10 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.10    0.00    2.19 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.26    2.45 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.05    0.00    2.45 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.22    2.67 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.13    0.00    2.67 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.01 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    3.01 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.10 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.00 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.06    0.00    3.00 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.09 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.00 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.05    0.00    3.00 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.02    0.00    3.09 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.00 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.05    0.00    3.00 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    3.09 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.00 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.05    0.00    3.00 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.02    0.00    3.09 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.00 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.05    0.00    3.00 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    3.09 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.00 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.06    0.00    3.00 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    3.09 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.00 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.05    0.00    3.00 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    3.09 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.00 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    3.00 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.02    0.00    3.09 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    2.99 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    3.09 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    2.99 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    3.09 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    2.99 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.08 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.10    0.18    2.19 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.10    0.00    2.19 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.15    0.46    2.65 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.15    0.00    2.65 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.05    0.00    2.99 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    3.08 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    2.99 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    3.08 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    2.99 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    3.08 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    2.99 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    3.08 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.20    0.20    2.21 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.20    0.00    2.21 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.22    2.43 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.43 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.22    2.65 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.65 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.99 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.05    0.00    2.99 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.08 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.02    0.00    3.08 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)



worst slack corner Typical: 4.3207
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.81 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.13 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.06    0.00    3.13 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.24 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    3.24 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.43 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.43 v readData1[5] (out)
                                  3.43   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.11e-04   2.69e-05   5.37e-10   3.38e-04  62.2%
Combinational          1.19e-04   8.59e-05   1.24e-09   2.05e-04  37.8%
Clock                  0.00e+00   0.00e+00   2.01e-10   2.01e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.30e-04   1.13e-04   1.98e-09   5.42e-04 100.0%
                          79.2%      20.8%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.39 source latency _482_/CLK ^
  -0.35 target latency _482_/CLK ^
   0.25 clock uncertainty
   0.00 CRPR
--------------
   0.29 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 4.32

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.28
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 3975 u^2 55% utilization.
area_report_end
check_nonpropagated_clocks
clk
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/signoff/register_file.sdf'…
