INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/vivado/project_1/project_1.sim/sim_1/synth/timing/xsim/bfu_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/vivado/project_1/project_1.srcs/sim_1/new/tb_bfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfu_tb
