* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 20 2019 23:49:47

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 611/1280
Used Logic Tile: 109/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 248
Fanout to Tile: 80


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   1 1 0 0 0 0 0 0 0 0 0 0   
14|   1 2 0 0 0 0 4 2 3 0 0 0   
13|   8 6 0 0 2 8 7 5 5 0 0 0   
12|   8 8 0 6 6 6 7 8 7 0 0 0   
11|   8 6 0 5 7 4 6 8 7 0 3 0   
10|   5 6 0 4 6 8 7 8 8 0 6 8   
 9|   7 1 0 4 7 3 1 5 6 0 4 0   
 8|   1 2 0 8 8 2 7 8 5 0 1 0   
 7|   0 3 0 6 6 8 6 8 6 0 0 0   
 6|   1 1 0 7 8 3 7 7 3 0 0 0   
 5|   0 1 0 8 7 8 5 6 8 0 0 0   
 4|   0 7 0 8 8 6 8 8 8 0 0 0   
 3|   6 8 0 8 8 6 7 6 2 0 0 0   
 2|   0 5 0 7 8 8 8 7 1 0 0 0   
 1|   0 1 0 6 8 8 5 1 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.61

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     2  2  0  0  0  0  0  0  0  0  0  0    
14|     3  4  0  0  0  0  2  6  7  0  0  0    
13|    12  8  0  0  6 22 13  7 11  0  0  0    
12|    12 17  0 13 12 20 21 19  5  0  0  0    
11|    11 13  0 11 11  2 20 21 21  0 12  0    
10|    17 13  0 10  9 17  9 21 19  0 18 10    
 9|     7  4  0  7 13  4  1  7 10  0 12  0    
 8|     4  3  0  8 15  4 18 20 17  0  2  0    
 7|     0  8  0 10 20 21 14 19 14  0  0  0    
 6|     4  4  0 18 21  7 20 21  3  0  0  0    
 5|     0  2  0 16 19 16 16 21 15  0  0  0    
 4|     0 12  0 13 19 12 19 22 17  0  0  0    
 3|    14 18  0 18 18 11 11 13  2  0  0  0    
 2|     0  9  0 12 13 18 19  8  4  0  0  0    
 1|     0  0  0  9 13 18 10  2  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.11

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     2  2  0  0  0  0  0  0  0  0  0  0    
14|     3  4  0  0  0  0  4  6  8  0  0  0    
13|    26 17  0  0  8 29 20 10 14  0  0  0    
12|    28 31  0 17 19 23 27 31  7  0  0  0    
11|    25 23  0 11 24  4 24 29 28  0 12  0    
10|    19 15  0 12 14 23 24 28 31  0 20 30    
 9|    13  4  0 13 21  9  1 16 14  0 13  0    
 8|     4  5  0  8 22  5 22 29 20  0  2  0    
 7|     0  9  0 15 23 28 19 28 21  0  0  0    
 6|     4  4  0 26 28 10 25 27  3  0  0  0    
 5|     0  2  0 31 22 27 19 24 32  0  0  0    
 4|     0 24  0 30 29 14 28 29 28  0  0  0    
 3|    24 32  0 31 31 23 19 22  2  0  0  0    
 2|     0 15  0 24 26 30 26 24  4  0  0  0    
 1|     0  0  0 18 30 31 15  2  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.44

***** Run Time Info *****
Run Time:  1
