; Generated by PSoC Designer 5.0.1127.0
;
; AGND address and mask equates
AGND_Data_ADDR:	equ	0h
AGND_DriveMode_0_ADDR:	equ	100h
AGND_DriveMode_1_ADDR:	equ	101h
AGND_DriveMode_2_ADDR:	equ	3h
AGND_GlobalSelect_ADDR:	equ	2h
AGND_IntCtrl_0_ADDR:	equ	102h
AGND_IntCtrl_1_ADDR:	equ	103h
AGND_IntEn_ADDR:	equ	1h
AGND_MASK:	equ	4h
; AnalogOutBuf_0 address and mask equates
AnalogOutBuf_0_Data_ADDR:	equ	0h
AnalogOutBuf_0_DriveMode_0_ADDR:	equ	100h
AnalogOutBuf_0_DriveMode_1_ADDR:	equ	101h
AnalogOutBuf_0_DriveMode_2_ADDR:	equ	3h
AnalogOutBuf_0_GlobalSelect_ADDR:	equ	2h
AnalogOutBuf_0_IntCtrl_0_ADDR:	equ	102h
AnalogOutBuf_0_IntCtrl_1_ADDR:	equ	103h
AnalogOutBuf_0_IntEn_ADDR:	equ	1h
AnalogOutBuf_0_MASK:	equ	8h
; AnalogOutBuf_2 address and mask equates
AnalogOutBuf_2_Data_ADDR:	equ	0h
AnalogOutBuf_2_DriveMode_0_ADDR:	equ	100h
AnalogOutBuf_2_DriveMode_1_ADDR:	equ	101h
AnalogOutBuf_2_DriveMode_2_ADDR:	equ	3h
AnalogOutBuf_2_GlobalSelect_ADDR:	equ	2h
AnalogOutBuf_2_IntCtrl_0_ADDR:	equ	102h
AnalogOutBuf_2_IntCtrl_1_ADDR:	equ	103h
AnalogOutBuf_2_IntEn_ADDR:	equ	1h
AnalogOutBuf_2_MASK:	equ	10h
; Connect_BPF4_FinalStage_PGA address and mask equates
Connect_BPF4_FinalStage_PGA_Data_ADDR:	equ	0h
Connect_BPF4_FinalStage_PGA_DriveMode_0_ADDR:	equ	100h
Connect_BPF4_FinalStage_PGA_DriveMode_1_ADDR:	equ	101h
Connect_BPF4_FinalStage_PGA_DriveMode_2_ADDR:	equ	3h
Connect_BPF4_FinalStage_PGA_GlobalSelect_ADDR:	equ	2h
Connect_BPF4_FinalStage_PGA_IntCtrl_0_ADDR:	equ	102h
Connect_BPF4_FinalStage_PGA_IntCtrl_1_ADDR:	equ	103h
Connect_BPF4_FinalStage_PGA_IntEn_ADDR:	equ	1h
Connect_BPF4_FinalStage_PGA_MASK:	equ	20h
; AnalogColumn_InputMUX_3 address and mask equates
AnalogColumn_InputMUX_3_Data_ADDR:	equ	0h
AnalogColumn_InputMUX_3_DriveMode_0_ADDR:	equ	100h
AnalogColumn_InputMUX_3_DriveMode_1_ADDR:	equ	101h
AnalogColumn_InputMUX_3_DriveMode_2_ADDR:	equ	3h
AnalogColumn_InputMUX_3_GlobalSelect_ADDR:	equ	2h
AnalogColumn_InputMUX_3_IntCtrl_0_ADDR:	equ	102h
AnalogColumn_InputMUX_3_IntCtrl_1_ADDR:	equ	103h
AnalogColumn_InputMUX_3_IntEn_ADDR:	equ	1h
AnalogColumn_InputMUX_3_MASK:	equ	40h
; I2CHWSDA address and mask equates
I2CHWSDA_Data_ADDR:	equ	4h
I2CHWSDA_DriveMode_0_ADDR:	equ	104h
I2CHWSDA_DriveMode_1_ADDR:	equ	105h
I2CHWSDA_DriveMode_2_ADDR:	equ	7h
I2CHWSDA_GlobalSelect_ADDR:	equ	6h
I2CHWSDA_IntCtrl_0_ADDR:	equ	106h
I2CHWSDA_IntCtrl_1_ADDR:	equ	107h
I2CHWSDA_IntEn_ADDR:	equ	5h
I2CHWSDA_MASK:	equ	20h
; I2CHWSCL address and mask equates
I2CHWSCL_Data_ADDR:	equ	4h
I2CHWSCL_DriveMode_0_ADDR:	equ	104h
I2CHWSCL_DriveMode_1_ADDR:	equ	105h
I2CHWSCL_DriveMode_2_ADDR:	equ	7h
I2CHWSCL_GlobalSelect_ADDR:	equ	6h
I2CHWSCL_IntCtrl_0_ADDR:	equ	106h
I2CHWSCL_IntCtrl_1_ADDR:	equ	107h
I2CHWSCL_IntEn_ADDR:	equ	5h
I2CHWSCL_MASK:	equ	80h
