{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702455841992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702455841993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:24:01 2023 " "Processing started: Wed Dec 13 16:24:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702455841993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702455841993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232 -c rs232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs232 -c rs232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702455841993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702455842089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/sim/tb_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/sim/tb_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_tx " "Found entity 1: tb_uart_tx" {  } { { "../../../sim/tb_uart_tx.v" "" { Text "D:/temp/hff/rs232/sim/tb_uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/sim/tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/sim/tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "../../../sim/tb_uart_rx.v" "" { Text "D:/temp/hff/rs232/sim/tb_uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/sim/tb_rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/sim/tb_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rs232 " "Found entity 1: tb_rs232" {  } { { "../../../sim/tb_rs232.v" "" { Text "D:/temp/hff/rs232/sim/tb_rs232.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../../rtl/uart_tx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../../rtl/uart_rx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/rs232/rtl/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/rs232/rtl/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "../../../rtl/rs232.v" "" { Text "D:/temp/hff/rs232/rtl/rs232.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702455842113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702455842113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rs232 " "Elaborating entity \"rs232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702455842125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_flag rs232.v(40) " "Verilog HDL or VHDL warning at rs232.v(40): object \"pi_flag\" assigned a value but never read" {  } { { "../../../rtl/rs232.v" "" { Text "D:/temp/hff/rs232/rtl/rs232.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702455842125 "|rs232"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232.v(53) " "Verilog HDL assignment warning at rs232.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../../../rtl/rs232.v" "" { Text "D:/temp/hff/rs232/rtl/rs232.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702455842126 "|rs232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../../../rtl/rs232.v" "uart_rx_inst" { Text "D:/temp/hff/rs232/rtl/rs232.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702455842130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../../../rtl/rs232.v" "uart_tx_inst" { Text "D:/temp/hff/rs232/rtl/rs232.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702455842131 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../rtl/uart_tx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_tx.v" 32 -1 0 } } { "../../../rtl/uart_rx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_rx.v" 43 -1 0 } } { "../../../rtl/uart_rx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_rx.v" 42 -1 0 } } { "../../../rtl/uart_rx.v" "" { Text "D:/temp/hff/rs232/rtl/uart_rx.v" 41 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702455842266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702455842292 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702455842292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702455842292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702455842292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702455842314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:24:02 2023 " "Processing ended: Wed Dec 13 16:24:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702455842314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702455842314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702455842314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702455842314 ""}
