Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 22 11:27:06 2022
| Host         : thebeast running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                32078        0.014        0.000                      0                32078        6.750        0.000                       0                 10887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.078        0.000                      0                29180        0.014        0.000                      0                29180        6.750        0.000                       0                 10887  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.048        0.000                      0                 2898        0.745        0.000                      0                 2898  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.638ns  (logic 9.823ns (62.815%)  route 5.815ns (37.185%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 18.719 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.355    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y24         LUT5 (Prop_lut5_I1_O)        0.124    18.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[0]_i_1/O
                         net (fo=1, routed)           0.000    18.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[0]
    SLICE_X67Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.540    18.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/C
                         clock pessimism              0.230    18.949    
                         clock uncertainty           -0.243    18.706    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)        0.029    18.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.635ns  (logic 9.823ns (62.827%)  route 5.812ns (37.173%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 18.719 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.352    18.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y24         LUT5 (Prop_lut5_I1_O)        0.124    18.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[7]_i_1/O
                         net (fo=1, routed)           0.000    18.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[7]
    SLICE_X67Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.540    18.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/C
                         clock pessimism              0.230    18.949    
                         clock uncertainty           -0.243    18.706    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)        0.031    18.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.610ns  (logic 9.823ns (62.927%)  route 5.787ns (37.073%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 18.724 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.327    18.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y28         LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[6]_i_1/O
                         net (fo=1, routed)           0.000    18.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[6]
    SLICE_X67Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.545    18.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/C
                         clock pessimism              0.230    18.954    
                         clock uncertainty           -0.243    18.711    
    SLICE_X67Y28         FDCE (Setup_fdce_C_D)        0.032    18.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 9.823ns (62.975%)  route 5.775ns (37.025%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 18.720 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.315    18.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X69Y24         LUT5 (Prop_lut5_I1_O)        0.124    18.617 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[4]_i_1/O
                         net (fo=1, routed)           0.000    18.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[4]
    SLICE_X69Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.541    18.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[4]/C
                         clock pessimism              0.230    18.950    
                         clock uncertainty           -0.243    18.707    
    SLICE_X69Y24         FDCE (Setup_fdce_C_D)        0.029    18.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -18.617    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.595ns  (logic 9.823ns (62.987%)  route 5.772ns (37.013%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 18.720 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.312    18.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X69Y24         LUT5 (Prop_lut5_I1_O)        0.124    18.614 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[8]_i_1/O
                         net (fo=1, routed)           0.000    18.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[8]
    SLICE_X69Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.541    18.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[8]/C
                         clock pessimism              0.230    18.950    
                         clock uncertainty           -0.243    18.707    
    SLICE_X69Y24         FDCE (Setup_fdce_C_D)        0.031    18.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[8]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.615ns  (logic 9.823ns (62.908%)  route 5.792ns (37.092%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 18.722 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.332    18.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X69Y26         LUT5 (Prop_lut5_I1_O)        0.124    18.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[3]_i_1/O
                         net (fo=1, routed)           0.000    18.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[3]
    SLICE_X69Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.543    18.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/C
                         clock pessimism              0.265    18.987    
                         clock uncertainty           -0.243    18.744    
    SLICE_X69Y26         FDCE (Setup_fdce_C_D)        0.032    18.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.610ns  (logic 9.823ns (62.929%)  route 5.787ns (37.071%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 18.722 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.327    18.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X69Y26         LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[2]_i_1/O
                         net (fo=1, routed)           0.000    18.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[2]
    SLICE_X69Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.543    18.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/C
                         clock pessimism              0.265    18.987    
                         clock uncertainty           -0.243    18.744    
    SLICE_X69Y26         FDCE (Setup_fdce_C_D)        0.031    18.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 9.823ns (63.069%)  route 5.752ns (36.931%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 18.723 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.292    18.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X73Y26         LUT5 (Prop_lut5_I1_O)        0.124    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[1]_i_1/O
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[1]
    SLICE_X73Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.544    18.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/C
                         clock pessimism              0.230    18.953    
                         clock uncertainty           -0.243    18.710    
    SLICE_X73Y26         FDCE (Setup_fdce_C_D)        0.032    18.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -18.594    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.572ns  (logic 9.823ns (63.081%)  route 5.749ns (36.918%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 18.725 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.527    16.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.299    16.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.464    17.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X69Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.289    18.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X73Y27         LUT5 (Prop_lut5_I1_O)        0.124    18.591 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[5]_i_1/O
                         net (fo=1, routed)           0.000    18.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[5]
    SLICE_X73Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.545    18.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/C
                         clock pessimism              0.230    18.954    
                         clock uncertainty           -0.243    18.711    
    SLICE_X73Y27         FDCE (Setup_fdce_C_D)        0.032    18.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[142]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.368ns  (logic 10.055ns (65.427%)  route 5.313ns (34.573%))
  Logic Levels:           69  (CARRY4=64 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 18.645 - 16.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X69Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[10]/Q
                         net (fo=3, routed)           1.152     4.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[255]_0[10]
    SLICE_X66Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9/O
                         net (fo=1, routed)           0.000     4.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[11]_i_9_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.784 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.297    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.367    10.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38/O
                         net (fo=1, routed)           0.000    10.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_38_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_23_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_23_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_23_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_23_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_23_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_23_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_23_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_23_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_23_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_23_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_23_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_23_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_23_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_23_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_23_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_23_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_23_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_23_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_23_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_23_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_23_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_23_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_23_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_23_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_23_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_23_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_23_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23/CO[3]
                         net (fo=1, routed)           0.009    14.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_23_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_23_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33/CO[3]
                         net (fo=1, routed)           0.000    14.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28/O[0]
                         net (fo=4, routed)           1.035    15.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_28_n_7
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.328    16.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[186]_i_2/O
                         net (fo=87, routed)          0.487    16.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r_reg[151]
    SLICE_X61Y67         LUT4 (Prop_lut4_I0_O)        0.327    16.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[255]_i_7/O
                         net (fo=133, routed)         1.322    18.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1_n_2
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124    18.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[142]_i_1/O
                         net (fo=1, routed)           0.000    18.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[142]
    SLICE_X53Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.466    18.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X53Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[142]/C
                         clock pessimism              0.115    18.760    
                         clock uncertainty           -0.243    18.517    
    SLICE_X53Y56         FDCE (Setup_fdce_C_D)        0.029    18.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[142]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1098]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.573     0.909    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y53         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1098]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1098]/Q
                         net (fo=1, routed)           0.250     1.322    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIC1
    SLICE_X30Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.309    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.226%)  route 0.200ns (51.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X89Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][25]/Q
                         net (fo=2, routed)           0.200     1.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/key_e_d[89]
    SLICE_X87Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/exponent_reg[89]_i_1/O
                         net (fo=1, routed)           0.000     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[255]_2[89]
    SLICE_X87Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X87Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[89]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X87Y49         FDCE (Hold_fdce_C_D)         0.092     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.744%)  route 0.223ns (61.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X47Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/Q
                         net (fo=2, routed)           0.223     1.253    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[24]
    SLICE_X51Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.075     1.220    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.929%)  route 0.170ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[19]/Q
                         net (fo=2, routed)           0.170     1.186    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[19]
    SLICE_X50Y27         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y27         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.007     1.150    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[23]/Q
                         net (fo=2, routed)           0.227     1.255    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[23]
    SLICE_X45Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[23]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.066     1.218    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.565     0.901    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.097    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X34Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.831     1.197    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X34Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X16Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X16Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.117    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X16Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.853     1.219    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X16Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.934    
    SLICE_X16Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.586     0.922    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y33         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X26Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X26Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X26Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.796%)  route 0.215ns (53.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X47Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[124]/Q
                         net (fo=3, routed)           0.215     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[255]_0[124]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.048     1.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[124]_i_1/O
                         net (fo=1, routed)           0.000     1.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[124]_i_1_n_0
    SLICE_X51Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X51Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[124]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.107     1.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X32Y15    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X32Y17    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X32Y17    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X32Y17    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X32Y17    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X32Y50    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X32Y50    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X32Y50    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 0.580ns (5.685%)  route 9.622ns (94.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.142    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.550    18.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[60]/C
                         clock pessimism              0.115    18.844    
                         clock uncertainty           -0.243    18.602    
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 0.580ns (5.685%)  route 9.622ns (94.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.142    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.550    18.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[61]/C
                         clock pessimism              0.115    18.844    
                         clock uncertainty           -0.243    18.602    
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 0.580ns (5.685%)  route 9.622ns (94.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.142    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.550    18.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[62]/C
                         clock pessimism              0.115    18.844    
                         clock uncertainty           -0.243    18.602    
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 0.580ns (5.685%)  route 9.622ns (94.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.729 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.142    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.550    18.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[63]/C
                         clock pessimism              0.115    18.844    
                         clock uncertainty           -0.243    18.602    
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 0.580ns (5.727%)  route 9.547ns (94.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 18.656 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.066    13.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.477    18.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]/C
                         clock pessimism              0.115    18.771    
                         clock uncertainty           -0.243    18.529    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    18.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][29]
  -------------------------------------------------------------------
                         required time                         18.124    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.190ns  (logic 0.580ns (5.692%)  route 9.610ns (94.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 18.733 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.129    13.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X59Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.553    18.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][9]/C
                         clock pessimism              0.115    18.847    
                         clock uncertainty           -0.243    18.605    
    SLICE_X59Y42         FDCE (Recov_fdce_C_CLR)     -0.405    18.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][9]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[137]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 0.610ns (6.210%)  route 9.213ns (93.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.663 - 16.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.993     4.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[175]_0
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.154     4.635 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         8.219    12.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X52Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.483    18.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X52Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[137]/C
                         clock pessimism              0.230    18.892    
                         clock uncertainty           -0.243    18.649    
    SLICE_X52Y47         FDCE (Recov_fdce_C_CLR)     -0.608    18.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[137]
  -------------------------------------------------------------------
                         required time                         18.041    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[138]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 0.610ns (6.210%)  route 9.213ns (93.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 18.663 - 16.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.456     3.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.993     4.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[175]_0
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.154     4.635 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         8.219    12.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X52Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.483    18.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X52Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[138]/C
                         clock pessimism              0.230    18.892    
                         clock uncertainty           -0.243    18.649    
    SLICE_X52Y47         FDCE (Recov_fdce_C_CLR)     -0.608    18.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[138]
  -------------------------------------------------------------------
                         required time                         18.041    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[64]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.580ns (5.765%)  route 9.482ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.730 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.001    13.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.551    18.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[64]/C
                         clock pessimism              0.115    18.845    
                         clock uncertainty           -0.243    18.603    
    SLICE_X55Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[69]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.580ns (5.765%)  route 9.482ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.730 - 16.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.481     4.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.007 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)        8.001    13.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X55Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.551    18.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X55Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[69]/C
                         clock pessimism              0.115    18.845    
                         clock uncertainty           -0.243    18.603    
    SLICE_X55Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  5.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.682%)  route 0.462ns (71.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.209     1.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X82Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X82Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X82Y40         FDCE (Remov_fdce_C_CLR)     -0.132     0.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[93]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.682%)  route 0.462ns (71.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.209     1.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X82Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X82Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[93]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X82Y40         FDCE (Remov_fdce_C_CLR)     -0.132     0.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[93]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[94]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.682%)  route 0.462ns (71.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.209     1.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X82Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X82Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[94]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X82Y40         FDCE (Remov_fdce_C_CLR)     -0.132     0.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[94]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[95]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.682%)  route 0.462ns (71.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.209     1.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X82Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X82Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[95]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X82Y40         FDCE (Remov_fdce_C_CLR)     -0.132     0.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[96]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.682%)  route 0.462ns (71.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.209     1.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X82Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X82Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[96]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X82Y40         FDCE (Remov_fdce_C_CLR)     -0.132     0.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[103]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.559%)  route 0.542ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.288     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[103]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X83Y42         FDCE (Remov_fdce_C_CLR)     -0.157     0.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[104]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.559%)  route 0.542ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.288     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[104]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X83Y42         FDCE (Remov_fdce_C_CLR)     -0.157     0.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[105]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.559%)  route 0.542ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.288     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[105]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X83Y42         FDCE (Remov_fdce_C_CLR)     -0.157     0.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[106]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.559%)  route 0.542ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.288     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[106]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X83Y42         FDCE (Remov_fdce_C_CLR)     -0.157     0.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[107]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.559%)  route 0.542ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.364 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.288     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[107]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X83Y42         FDCE (Remov_fdce_C_CLR)     -0.157     0.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.850    





