{
 "builder": {
  "_version": "2020.1",
  "_modelsim_ini": {
   "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/.hdl_checker/modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "stratixv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid33943.json",
   "__class__": "Path"
  },
  1609209196.4282517,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PushString.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PushString.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        218,
        40
       ],
       [
        217,
        50
       ],
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PushString.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
     "__class__": "Path"
    },
    "mtime": 1609134845.4605353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "action_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamElementCounter_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamElementCounter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        36,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPRNG.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPRNG.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPRNG.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
     "__class__": "Path"
    },
    "mtime": 1609173321.6376069,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "action_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BusChecking_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamNormalizer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        87,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/UserCoreController.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/UserCoreController.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/UserCoreController.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UTF8StringGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        62,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BusChecking_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        207,
        14
       ],
       [
        203,
        18
       ],
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        199,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/Wrapper_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/Wrapper_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/Wrapper_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BusChecking_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineBarrel",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        200,
        37
       ],
       [
        152,
        27
       ],
       [
        87,
        26
       ],
       [
        119,
        30
       ],
       [
        135,
        36
       ],
       [
        168,
        26
       ],
       [
        184,
        31
       ],
       [
        103,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineBarrel_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        104,
        14
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSync_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        182,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/sum/hardware/vhdl/Sum.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/sum/hardware/vhdl/Sum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/sum/hardware/vhdl/Sum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609209465.2782526,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_dvalid.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_dvalid.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_dvalid.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        9,
        4
       ],
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Wrapper_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UTF8StringGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPRNG_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        35,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPRNG_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
     "__class__": "Path"
    },
    "mtime": 1609209467.6282525,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        776,
        41
       ],
       [
        1011,
        40
       ],
       [
        1017,
        40
       ],
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineControl_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineControl_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UTF8StringGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamArb_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
     "__class__": "Path"
    },
    "mtime": 1609134845.4605353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "action_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        65,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        439,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Arrow_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
     "__class__": "Path"
    },
    "mtime": 1609134845.4605353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        50,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PullString.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PullString.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PullString.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        245,
        40
       ],
       [
        244,
        51
       ],
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        176,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperCtrl_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPRNG_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPRNG_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        35,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamGearbox_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPrefixSum_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        132,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMem64_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9482508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        714,
        14
       ],
       [
        710,
        18
       ],
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        148,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
     "__class__": "Path"
    },
    "mtime": 1609173321.6342735,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "action_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        65,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        153,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamBuffer_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
     "__class__": "Path"
    },
    "mtime": 1609134845.4605353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "action_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        65,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208671.92825,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Arrow_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        181,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        66,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMem64_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        212,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UTF8StringGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profile_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profile_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profile_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BufferWriter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        31,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamReshaperLast_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_data_V.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4882493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_data_V.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_data_V.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        9,
        4
       ],
       [
        72,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineControl_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamPipelineControl_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMem64_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        138,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ],
       [
        448,
        16
       ],
       [
        445,
        22
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        127,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "BusChecking_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        65,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamFIFO_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSlice_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        126,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamMonitor_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "TestCase_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "SimDataComms_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.4982493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208462.5082493,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9282508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "mtime": 1609208896.9382508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ClockGen_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamElementCounter_tv",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSink_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamSource_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "StreamElementCounter_tb",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        36,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpgxmk02y0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6uxjy5ef.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwfz4vz9x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpatcsqqpc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2tfg4hl8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc4rtmzss.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp11yvhy_z.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxSerializer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPRNG_8_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperCtrl_8_3_4_2_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiMmio_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "StreamSink_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_0_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPrefixSum",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_fletcher.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "action_fletcher",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadArbiter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Kernel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "StreamMonitor_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_5_4_3_2_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_32in64out_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FilterStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "TestCase_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/sum/hw/action_types.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "action_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter_8_3_63_6_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSink_mdl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ChooseDrink",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPrePadder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSlice",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_data_V.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ChooseDrink_name_data_V_ram",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPrefixSum_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamNormalizer_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayCmdCtrlMerger",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UTF8StringGen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfigParse_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "listprim8epc4_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListSync_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiMmio",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderUnlockCombine",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderStruct",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_32_5_16_4_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/Wrapper_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Wrapper_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteSlaveMock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_data_V.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ChooseDrink_name_data_V",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      74,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_Default_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilMem64_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSync_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_wrapper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "action_wrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusProtocolChecker",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPRNG_12_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_IndexBS4_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SequenceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderResp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderRespCtrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSlice_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilInt_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_dvalid.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ChooseDrink_name_dvalid",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      74,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_8x64in512out_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperLast_1_1_7_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/stringread/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Kernel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSink_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Axi_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profile_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Profile_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Interconnect_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilConv_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderPost",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPrefixSum_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "SimDataComms_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadMasterMock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UtilRam1R1W",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_8_4_8_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadArbiter_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/ChooseDrink_name_dvalid.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ChooseDrink_name_dvalid_ram",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Stream_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO_Same_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UserCoreMock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPRNG_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "prim32_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_IndexBufMEPC_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSync_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "BusChecking_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperLast_8_3_4_2_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReader_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ClockGen_mdl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamMonitor_mdl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperCtrl_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPRNG_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSource_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ParallelPatterns_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PushString.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PushString",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_types.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "action_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiReadConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb_RoundRobin_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineBarrel_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/primmap/vhdl/Kernel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Kernel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_4_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/codegen/test/sodabeer/hls/generated/PullString.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PullString",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb_RRSticky_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPreCmdGen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadSlaveMock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteMasterMock",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/sum/hardware/vhdl/Sum.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Sum",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderNull",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO_Reduce_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineBarrel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Profiler",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiWriteConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Array_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamNormalizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "prim32_epc_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSync_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_6_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO_Increase_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Arrow_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl_5_1_f_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter_16_5_32_9_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPRNG.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPRNG",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPre",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_IndexBuf_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamNormalizer_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "StreamSource_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_8x1in64out_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSliceArray",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilRam_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperLast_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_2_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_4x16in64out_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderPrimEpc_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ClockGen_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/UTF8StringGen_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UTF8StringGen_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_wrapper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "action_wrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_200_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_2x32in64outMB1_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperLast_4_3_4_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteArbiter_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilMisc_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteArbiter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/stringwrite/hw/action_types.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "action_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperLast_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/test/UTF8StringGen_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UTF8StringGen_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_32in32out_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfig_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperCtrl_1_1_7_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SimDataComms_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderList",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox_2_2_8_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/wrapper/UserCoreController.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UserCoreController",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSource_mdl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperCtrl_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      93,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl_tv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxParallelizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Buffer_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineBarrel_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/examples/stringwrite/hardware/vhdl/SimTop_tc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SimTop_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFOCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaperCtrl_4_3_4_3_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/examples/tpch1/hw/action_fletcher.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "action_fletcher",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSlice_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSyncDecoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb_Fixed_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl_20_3_t_tc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MapStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilStr_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.2"
}