<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443435456167" xml:lang="en-us">
	
	
	<title class="- topic/title " id="TitleArchitecturalFeatureTrapRegister_EL3">CPTR_EL3, Architectural Feature Trap Register,
		EL3</title>
	<shortdesc class="- topic/shortdesc ">The CPTR_EL3 controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and
		registers associated with Advanced SIMD and floating-point execution.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<p class="- topic/p ">It also controls EL3 access to trace functionality and registers associated with <term keyref="advancedsimd">Advanced SIMD</term> and
				<term keyref="floating_point">floating-point</term> execution.</p>
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">CPTR_EL3 is a 32-bit register, and is part of the Security registers functional group.</p>
			<fig class="- topic/fig " id="fig_l55_pbx_pv">
				<title class="- topic/title ">CPTR_EL3 bit assignments</title>
				<image class="- topic/image " href="lau1443435493341.svg" id="image_tw5_pbx_pv" placement="inline">
					<alt class="- topic/alt ">CPTR_EL3 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">TTA, [20]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Trap Trace Access.</p>
						<p class="- topic/p ">Not implemented. <term class="- topic/term " outputclass="archterm">RES0</term>.</p>
					</dd>
				</dlentry>
			
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">TFP, [10]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Traps all accesses to SVE,  and  functionality to EL3. This applies to all <term keyref="exceptionlevel">Exception level</term>s, both Security states, and both Execution states. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
								<dd class="- topic/dd ">Does not cause any instruction to be trapped. This is the reset value.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
								<dd class="- topic/dd ">Any attempt at any  to execute an instruction that uses the registers that are associated with SVE,  and  is trapped to EL3, subject to the <term keyref="exception">exception</term> prioritization rules.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this
							description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>
