# IC Verification Engineering Portfolio

Welcome to my IP/SOC verification engineering portfolio! This repository contains three verification projects that demonstrate exercises in verification planning, SystemVerilog, and UVM testbench.

## ğŸ“ Project Overview

This portfolio includes the following verification projects:

### 1. Half Adder Verification
- **Folder**: [`Half-adder-Verification/`](https://github.com/chenshowa/IC-Verification-Portfolio/tree/main/Half-adder-Verification)
- **Description**: Complete verification environment for a half adder design
- **Technologies**: SystemVerilog, UVM
- **Status**: âœ… Complete with runnable testbench
- **ğŸ”— Live Demo**: [EDAPlayground - Half Adder](https://www.edaplayground.com/x/CPq6)

### 2. APB Slave Verification  
- **Folder**: [`APB-slave-Verification/`](https://github.com/chenshowa/IC-Verification-Portfolio/tree/main/APB-slave-Verification)
- **Description**: Comprehensive verification of APB (Advanced Peripheral Bus) slave interface
- **Technologies**: SystemVerilog, UVM, APB3
- **Status**: âœ… Complete with runnable testbench
- **ğŸ”— Live Demo**: [EDAPlayground - APB Slave](https://www.edaplayground.com/x/7_3E)

### 3. AHB-to-APB Bridge Verification
- **Folder**: [`AHB-to-APB-Bridge-Verification/`](https://github.com/chenshowa/IC-Verification-Portfolio/tree/main/AHB-to-APB-Bridge-Verification)
- **Description**: Verification environment for AHB-to-APB bridge protocol converter
- **Technologies**: SystemVerilog, UVM, AMBA AHB-lite/APB3 Protocols
- **Status**: ğŸš§ In Development (Test case list ready)

## ğŸ“ˆ Project Status

| Project | Testcase plan | Testbench | Coverage | EDA Link |
|---------|-----------|----------|---------------|----------|
| Half Adder | âœ… Ready| âœ… Complete | âœ… 91.6%  | [Run Now](https://www.edaplayground.com/x/CPq6) |
| APB Slave | âœ… Ready| âœ… Complete | âœ… 95%+  | [Run Now](https://www.edaplayground.com/x/7_3E) |
| AHB-APB Bridge | âœ… Ready| ğŸš§ In Progress | ğŸš§ TBD  |  |


## ğŸ› ï¸ Technologies & Methodologies

- **Languages**: SystemVerilog, Verilog
- **Methodology**: Universal Verification Methodology (UVM)
- **Protocols**: AMBA AHB-lite,  APB3
- **Platform**: EDAPlayground for online simulation

## ğŸ¯ Learning Objectives

This portfolio demonstrates exercise in:
- SystemVerilog and UVM methodology practice
- AMBA protocol verification (AHB-lite/APB)
- Testbench architecture and write verification plan
- Coverage-driven verification techniques






---

*This portfolio showcases practical verification engineering skills through hands-on projects with industry-relevant protocols and methodologies.*