{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632934343695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632934343695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 13:52:23 2021 " "Processing started: Wed Sep 29 13:52:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632934343695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934343695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computador -c computador " "Command: quartus_map --read_settings_files=on --write_settings_files=off computador -c computador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934343695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632934344153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354066 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354067 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354069 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proxima_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proxima_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proxima_instrucao-arch_name " "Found design unit 1: proxima_instrucao-arch_name" {  } { { "proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/proxima_instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354071 ""} { "Info" "ISGN_ENTITY_NAME" "1 proxima_instrucao " "Found entity 1: proxima_instrucao" {  } { { "proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/proxima_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354072 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354072 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(26) " "VHDL syntax error at memoriaROM.vhd(26) near text \"1\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354076 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(27) " "VHDL syntax error at memoriaROM.vhd(27) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(28) " "VHDL syntax error at memoriaROM.vhd(28) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"20\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(29) " "VHDL syntax error at memoriaROM.vhd(29) near text \"20\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(30) " "VHDL syntax error at memoriaROM.vhd(30) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"21\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(31) " "VHDL syntax error at memoriaROM.vhd(31) near text \"21\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(32) " "VHDL syntax error at memoriaROM.vhd(32) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"22\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(33) " "VHDL syntax error at memoriaROM.vhd(33) near text \"22\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(34) " "VHDL syntax error at memoriaROM.vhd(34) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"23\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(35) " "VHDL syntax error at memoriaROM.vhd(35) near text \"23\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(36) " "VHDL syntax error at memoriaROM.vhd(36) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"24\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(37) " "VHDL syntax error at memoriaROM.vhd(37) near text \"24\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(38) " "VHDL syntax error at memoriaROM.vhd(38) near text \"0\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354077 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"25\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(39) " "VHDL syntax error at memoriaROM.vhd(39) near text \"25\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354078 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting \"(\", or an identifier, or \"range\" memoriaROM.vhd(40) " "VHDL syntax error at memoriaROM.vhd(40) near text \"2\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaROM.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memoriarom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354080 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354081 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_name " "Found design unit 1: decoder-arch_name" {  } { { "decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/decoder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354083 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file computer_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controls " "Found design unit 1: controls" {  } { { "computer_constants.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/computer_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computador-arquitetura " "Found design unit 1: computador-arquitetura" {  } { { "computador.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/computador.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354086 ""} { "Info" "ISGN_ENTITY_NAME" "1 computador " "Found entity 1: computador" {  } { { "computador.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/computador.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_desvio-arch_name " "Found design unit 1: logica_desvio-arch_name" {  } { { "logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/logica_desvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354087 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_desvio " "Found entity 1: logica_desvio" {  } { { "logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/logica_desvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354089 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354090 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354092 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-arch_name " "Found design unit 1: decoder3x8-arch_name" {  } { { "decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/decoder1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354094 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/decoder1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_r-arch_name " "Found design unit 1: led_r-arch_name" {  } { { "led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/led_r.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354095 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_r " "Found entity 1: led_r" {  } { { "led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/led_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_solo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_solo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_solo-arch_name " "Found design unit 1: led_solo-arch_name" {  } { { "led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/led_solo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354097 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_solo " "Found entity 1: led_solo" {  } { { "led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/led_solo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354098 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d7seghex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d7seghex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d7segHex-arch_name " "Found design unit 1: d7segHex-arch_name" {  } { { "d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/d7segHex.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354099 ""} { "Info" "ISGN_ENTITY_NAME" "1 d7segHex " "Found entity 1: d7segHex" {  } { { "d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/aula_08/d7segHex.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632934354099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354099 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632934354214 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 29 13:52:34 2021 " "Processing ended: Wed Sep 29 13:52:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632934354214 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632934354214 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632934354214 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632934354214 ""}
