$date
	Tue Nov  9 17:24:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module systemx_tb $end
$var wire 1 ! F_TB $end
$var reg 1 " A_TB $end
$var reg 1 # B_TB $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 $ A0 $end
$var wire 1 # B $end
$var wire 1 % B0 $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z'
z&
1%
1$
0#
0"
x!
$end
#10000
0%
1#
#20000
x!
1%
0$
0#
1"
#30000
0%
1#
