// Seed: 459065860
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri id_7
);
  parameter id_9 = 1;
  wire id_10, id_11;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output wire id_14
    , id_23,
    input wire id_15,
    output wire id_16[{  -1  } : 1  !=?  1],
    input tri0 id_17,
    output supply0 id_18
    , id_24,
    output tri1 id_19,
    output logic id_20,
    input wand id_21
);
  assign id_16 = -1;
  id_25 :
  assert property (@(posedge id_7) 1) if (1) id_23 = #1 id_0;
  module_0 modCall_1 (
      id_19,
      id_9,
      id_12,
      id_8,
      id_10,
      id_18,
      id_0,
      id_16
  );
  always id_20 <= -1;
  wire id_26, id_27[1 : 1], id_28;
  always id_24 <= -1;
endmodule
