<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <link rel="icon" href="../assets/images/avatar.png" />
    <title>katie wolf</title>
    <meta name="description" content="Katie Wolf's Portfolio" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />

    <link rel="stylesheet" href="../css/layout.css" />
    <link rel="stylesheet" href="../css/typography.css" />
    <link rel="stylesheet" href="../css/utilities.css" />

    <script defer src="../js/script.js"></script>
  </head>
  <body>
    <!-- NAVBAR -->
    <div class="navbar">
      <a class="nav-title-link" href="..">
        <span class="nav-title">ktjw</span>
      </a>
    </div>

    <!-- MAIN PAGE CONTENT -->
    <div id="main-content">
      <!-- PROJECT HEADER -->
      <div id="project-header">
        <div class="main-title">Senior Design: Digital ASIC Fabrication</div>
        <div class="body-text">
          Designing a chip framework that supports and connects smaller ASIC
          projects.
        </div>
        <!-- <image class="project-header-image" src="../assets/images/chip_framework.jpg"> -->
      </div>

      <div id="project-details">
        <div class="subheader-text">details</div>
        <div class="project-details-content">
          <div class="body-text">
            Our project aims to build and silicon-prove a chip framework that
            will support a continuous cycle of chip designs, or “tape outs,”
            ready for fabrication. The project’s overall goal is to give
            interested students experience in chip design and fabrication. The
            framework we design will provide space for multiple small projects
            and the ability to run each independently. The project modules will
            be created by a co-curricular team of students ranging from freshmen
            to seniors. By breaking the design process into smaller, less
            complex subprojects, students will be able to complete modules
            within a semester. Each module will be fabricated and synthesized as
            a hard macro that can be used in our framework.
          </div>
          <div class="body-text">
            This project is part of Iowa State's Electrical and Computer
            Engineering Senior Design program. You can view my team's official
            website
            <a href="https://sddec24-12.sd.ece.iastate.edu/" target="_blank"
              >here</a
            >.
          </div>
          <div class="body-text">
            <b>Languages:</b> Verilog, C<br />
            <b>Tools:</b> Linux, GTKWave, KLayout<br />
            <b>Technologies:</b> Caravel SoC, SkyWater Open Source PDK
          </div>
        </div>
      </div>

      <!-- IMAGE GALLERY -->
      <div id="project-gallery">
        <!-- <div class="subheader-text">gallery</div> -->
        <div class="project-gallery-content">
          <div class="gallery-image-container">
            <img
              src="../assets/images/chip_framework.jpg"
              class="gallery-image"
            />
          </div>
        </div>
      </div>
    </div>

    <!-- FOOTER -->
    <div id="footer">
      <a
        class="icon-link"
        target="_blank"
        href="https://www.linkedin.com/in/katiejwolf/"
      >
        <image src="../assets/icons/linkedin.svg" class="footer-icon" />
      </a>
      <a class="icon-link" target="_blank" href="https://github.com/ktjwolf">
        <image src="../assets/icons/github.svg" class="footer-icon" />
      </a>
      <a class="icon-link" href="mailto:ktjw16@gmail.com">
        <image src="../assets/icons/mail.svg" class="footer-icon" />
      </a>
    </div>
  </body>
</html>
