<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14531 SDK6: spi_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14531 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">spi_t Struct Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___s_p_i.html">SPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI registers (@ 0x50001200)  
 <a href="structspi__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="spi__531_8h_source.html">spi_531.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9108dd743e762ffde2c9e6a5ca6ce9f0"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a9108dd743e762ffde2c9e6a5ca6ce9f0">SPI_CTRL_REGF</a></td></tr>
<tr class="memdesc:a9108dd743e762ffde2c9e6a5ca6ce9f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register (@ 0x00000000)  <a href="#a9108dd743e762ffde2c9e6a5ca6ce9f0">More...</a><br /></td></tr>
<tr class="separator:a9108dd743e762ffde2c9e6a5ca6ce9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c00c9b28c4db0922f684ce41394c134"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a1c00c9b28c4db0922f684ce41394c134">SPI_CONFIG_REGF</a></td></tr>
<tr class="memdesc:a1c00c9b28c4db0922f684ce41394c134"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Configuration Register (@ 0x00000004)  <a href="#a1c00c9b28c4db0922f684ce41394c134">More...</a><br /></td></tr>
<tr class="separator:a1c00c9b28c4db0922f684ce41394c134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a40d70ea3c4775964fdbc82f7ef441"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a15a40d70ea3c4775964fdbc82f7ef441">SPI_CLOCK_REGF</a></td></tr>
<tr class="memdesc:a15a40d70ea3c4775964fdbc82f7ef441"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock Register (@ 0x00000008)  <a href="#a15a40d70ea3c4775964fdbc82f7ef441">More...</a><br /></td></tr>
<tr class="separator:a15a40d70ea3c4775964fdbc82f7ef441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bb08a6ca1742238bc7a10cf77e4c6e"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#af9bb08a6ca1742238bc7a10cf77e4c6e">SPI_FIFO_CONFIG_REGF</a></td></tr>
<tr class="memdesc:af9bb08a6ca1742238bc7a10cf77e4c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI FIFO Configuration Register (@ 0x0000000C)  <a href="#af9bb08a6ca1742238bc7a10cf77e4c6e">More...</a><br /></td></tr>
<tr class="separator:af9bb08a6ca1742238bc7a10cf77e4c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51824c823035735fac509fa91b488a38"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a51824c823035735fac509fa91b488a38">SPI_IRQ_MASK_REGF</a></td></tr>
<tr class="memdesc:a51824c823035735fac509fa91b488a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI IRQ Mask Register (@ 0x00000010)  <a href="#a51824c823035735fac509fa91b488a38">More...</a><br /></td></tr>
<tr class="separator:a51824c823035735fac509fa91b488a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad4460d1ae1ed4e25419904ea22d35c"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a6ad4460d1ae1ed4e25419904ea22d35c">SPI_STATUS_REGF</a></td></tr>
<tr class="memdesc:a6ad4460d1ae1ed4e25419904ea22d35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register (@ 0x00000014)  <a href="#a6ad4460d1ae1ed4e25419904ea22d35c">More...</a><br /></td></tr>
<tr class="separator:a6ad4460d1ae1ed4e25419904ea22d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0af4249702ca441342a99496401b4c"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#aff0af4249702ca441342a99496401b4c">SPI_FIFO_STATUS_REGF</a></td></tr>
<tr class="memdesc:aff0af4249702ca441342a99496401b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI FIFO Status Register (@ 0x00000018)  <a href="#aff0af4249702ca441342a99496401b4c">More...</a><br /></td></tr>
<tr class="separator:aff0af4249702ca441342a99496401b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32aada2914125d3c98a98d94aeb19b9"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#ac32aada2914125d3c98a98d94aeb19b9">SPI_FIFO_READ_REGF</a></td></tr>
<tr class="memdesc:ac32aada2914125d3c98a98d94aeb19b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI FIFO Read Register (@ 0x0000001C)  <a href="#ac32aada2914125d3c98a98d94aeb19b9">More...</a><br /></td></tr>
<tr class="separator:ac32aada2914125d3c98a98d94aeb19b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc266bf4dd8183796b2b3c7c441eb54"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#adfc266bf4dd8183796b2b3c7c441eb54">SPI_FIFO_WRITE_REGF</a></td></tr>
<tr class="memdesc:adfc266bf4dd8183796b2b3c7c441eb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI FIFO Write Register (@ 0x00000020)  <a href="#adfc266bf4dd8183796b2b3c7c441eb54">More...</a><br /></td></tr>
<tr class="separator:adfc266bf4dd8183796b2b3c7c441eb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721072c614273f6b3f73c807182b1fe8"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a721072c614273f6b3f73c807182b1fe8">SPI_CS_CONFIG_REGF</a></td></tr>
<tr class="memdesc:a721072c614273f6b3f73c807182b1fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CS Configuration Register (@ 0x00000024)  <a href="#a721072c614273f6b3f73c807182b1fe8">More...</a><br /></td></tr>
<tr class="separator:a721072c614273f6b3f73c807182b1fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40688452ae9f71dee6ab25bf9c1f5538"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a40688452ae9f71dee6ab25bf9c1f5538">SPI_FIFO_HIGH_REGF</a></td></tr>
<tr class="memdesc:a40688452ae9f71dee6ab25bf9c1f5538"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI FIFO High Register (@ 0x00000028)  <a href="#a40688452ae9f71dee6ab25bf9c1f5538">More...</a><br /></td></tr>
<tr class="separator:a40688452ae9f71dee6ab25bf9c1f5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50507176c8835eafbafd52d51f03e3c"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#aa50507176c8835eafbafd52d51f03e3c">SPI_TXBUFFER_FORCE_L_REGF</a></td></tr>
<tr class="memdesc:aa50507176c8835eafbafd52d51f03e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TXBUFFER_FORCE Low Register (@ 0x0000002C)  <a href="#aa50507176c8835eafbafd52d51f03e3c">More...</a><br /></td></tr>
<tr class="separator:aa50507176c8835eafbafd52d51f03e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258e9dd6ec90effc5c80664fcd871574"><td class="memItemLeft" align="right" valign="top">volatile uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html#a258e9dd6ec90effc5c80664fcd871574">SPI_TXBUFFER_FORCE_H_REGF</a></td></tr>
<tr class="memdesc:a258e9dd6ec90effc5c80664fcd871574"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TXBUFFER_FORCE High Register (@ 0x00000030)  <a href="#a258e9dd6ec90effc5c80664fcd871574">More...</a><br /></td></tr>
<tr class="separator:a258e9dd6ec90effc5c80664fcd871574"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI registers (@ 0x50001200) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a15a40d70ea3c4775964fdbc82f7ef441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a40d70ea3c4775964fdbc82f7ef441">&#9670;&nbsp;</a></span>SPI_CLOCK_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_CLOCK_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clock Register (@ 0x00000008) </p>

</div>
</div>
<a id="a1c00c9b28c4db0922f684ce41394c134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c00c9b28c4db0922f684ce41394c134">&#9670;&nbsp;</a></span>SPI_CONFIG_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_CONFIG_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Configuration Register (@ 0x00000004) </p>

</div>
</div>
<a id="a721072c614273f6b3f73c807182b1fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721072c614273f6b3f73c807182b1fe8">&#9670;&nbsp;</a></span>SPI_CS_CONFIG_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_CS_CONFIG_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI CS Configuration Register (@ 0x00000024) </p>

</div>
</div>
<a id="a9108dd743e762ffde2c9e6a5ca6ce9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9108dd743e762ffde2c9e6a5ca6ce9f0">&#9670;&nbsp;</a></span>SPI_CTRL_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_CTRL_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Control Register (@ 0x00000000) </p>

</div>
</div>
<a id="af9bb08a6ca1742238bc7a10cf77e4c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bb08a6ca1742238bc7a10cf77e4c6e">&#9670;&nbsp;</a></span>SPI_FIFO_CONFIG_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_FIFO_CONFIG_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI FIFO Configuration Register (@ 0x0000000C) </p>

</div>
</div>
<a id="a40688452ae9f71dee6ab25bf9c1f5538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40688452ae9f71dee6ab25bf9c1f5538">&#9670;&nbsp;</a></span>SPI_FIFO_HIGH_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_FIFO_HIGH_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI FIFO High Register (@ 0x00000028) </p>

</div>
</div>
<a id="ac32aada2914125d3c98a98d94aeb19b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32aada2914125d3c98a98d94aeb19b9">&#9670;&nbsp;</a></span>SPI_FIFO_READ_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_FIFO_READ_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI FIFO Read Register (@ 0x0000001C) </p>

</div>
</div>
<a id="aff0af4249702ca441342a99496401b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0af4249702ca441342a99496401b4c">&#9670;&nbsp;</a></span>SPI_FIFO_STATUS_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_FIFO_STATUS_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI FIFO Status Register (@ 0x00000018) </p>

</div>
</div>
<a id="adfc266bf4dd8183796b2b3c7c441eb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc266bf4dd8183796b2b3c7c441eb54">&#9670;&nbsp;</a></span>SPI_FIFO_WRITE_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_FIFO_WRITE_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI FIFO Write Register (@ 0x00000020) </p>

</div>
</div>
<a id="a51824c823035735fac509fa91b488a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51824c823035735fac509fa91b488a38">&#9670;&nbsp;</a></span>SPI_IRQ_MASK_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_IRQ_MASK_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI IRQ Mask Register (@ 0x00000010) </p>

</div>
</div>
<a id="a6ad4460d1ae1ed4e25419904ea22d35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad4460d1ae1ed4e25419904ea22d35c">&#9670;&nbsp;</a></span>SPI_STATUS_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_STATUS_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status Register (@ 0x00000014) </p>

</div>
</div>
<a id="a258e9dd6ec90effc5c80664fcd871574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258e9dd6ec90effc5c80664fcd871574">&#9670;&nbsp;</a></span>SPI_TXBUFFER_FORCE_H_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_TXBUFFER_FORCE_H_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI TXBUFFER_FORCE High Register (@ 0x00000030) </p>

</div>
</div>
<a id="aa50507176c8835eafbafd52d51f03e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50507176c8835eafbafd52d51f03e3c">&#9670;&nbsp;</a></span>SPI_TXBUFFER_FORCE_L_REGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t spi_t::SPI_TXBUFFER_FORCE_L_REGF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI TXBUFFER_FORCE Low Register (@ 0x0000002C) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/spi/<a class="el" href="spi__531_8h_source.html">spi_531.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:56 for DA14531 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
