extern MeshHeader0 _nakaniwa_room_0_meshHeader_00000100;
extern MeshEntry0 _nakaniwa_room_0_meshDListEntry_0000010C[1];
extern Gfx _nakaniwa_room_0_dlist_00007178[];
extern Gfx _nakaniwa_room_0_dlist_00000780[];
extern Vtx_t _nakaniwa_room_0_vertices_000002D0[32];
extern Vtx_t _nakaniwa_room_0_vertices_000004D0[35];
extern Vtx_t _nakaniwa_room_0_vertices_00000700[8];
extern u64 _nakaniwa_room_0_tex_0000F618[];
extern u64 _nakaniwa_room_0_tex_00012618[];
#define _nakaniwa_room_0_vertices_000006C0 ((u32)_nakaniwa_room_0_vertices_000004D0 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00000CE0[];
extern Vtx_t _nakaniwa_room_0_vertices_000009C0[42];
extern Vtx_t _nakaniwa_room_0_vertices_00000C60[8];
extern u64 _nakaniwa_room_0_tex_0000CE18[];
#define _nakaniwa_room_0_vertices_00000BA0 ((u32)_nakaniwa_room_0_vertices_000009C0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00001440[];
extern Vtx_t _nakaniwa_room_0_vertices_00000DD0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00000E10[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001010[59];
extern Vtx_t _nakaniwa_room_0_vertices_000013C0[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
#define _nakaniwa_room_0_vertices_00001200 ((u32)_nakaniwa_room_0_vertices_00001010 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_000017B0[];
extern Vtx_t _nakaniwa_room_0_vertices_00001630[4];
extern Vtx_t _nakaniwa_room_0_vertices_00001670[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001730[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
extern Gfx _nakaniwa_room_0_dlist_00002978[];
extern Vtx_t _nakaniwa_room_0_vertices_000018C8[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001988[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001B88[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001D88[63];
extern Vtx_t _nakaniwa_room_0_vertices_00002178[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002378[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002578[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025B8[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000027F8[16];
extern Vtx_t _nakaniwa_room_0_vertices_000028F8[8];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00010618[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
#define _nakaniwa_room_0_vertices_00001F78 ((u32)_nakaniwa_room_0_vertices_00001D88 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003080[];
extern Vtx_t _nakaniwa_room_0_vertices_00002D40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002D80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00002E00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E80[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002EC0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00003000[8];
extern u64 _nakaniwa_room_0_tex_00007218[];
extern u64 _nakaniwa_room_0_tex_00007418[];
extern u64 _nakaniwa_room_0_tex_00007618[];
extern u64 _nakaniwa_room_0_tex_00008218[];
extern u64 _nakaniwa_room_0_tex_00008418[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_000035E0[];
extern Vtx_t _nakaniwa_room_0_vertices_000033A0[4];
extern Vtx_t _nakaniwa_room_0_vertices_000033E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003420[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003460[8];
extern Vtx_t _nakaniwa_room_0_vertices_000034E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003520[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003560[8];
extern u64 _nakaniwa_room_0_tex_00007818[];
extern u64 _nakaniwa_room_0_tex_00007A18[];
extern u64 _nakaniwa_room_0_tex_00008618[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_00003C30[];
extern Vtx_t _nakaniwa_room_0_vertices_00003820[16];
extern Vtx_t _nakaniwa_room_0_vertices_00003920[41];
extern Vtx_t _nakaniwa_room_0_vertices_00003BB0[8];
extern u64 _nakaniwa_room_0_tex_00009E18[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
#define _nakaniwa_room_0_vertices_00003B10 ((u32)_nakaniwa_room_0_vertices_00003920 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003F60[];
extern Vtx_t _nakaniwa_room_0_vertices_00003DD0[17];
extern Vtx_t _nakaniwa_room_0_vertices_00003EE0[8];
extern u64 _nakaniwa_room_0_tex_0000E618[];
extern Gfx _nakaniwa_room_0_dlist_00004880[];
extern Vtx_t _nakaniwa_room_0_vertices_00004040[8];
extern Vtx_t _nakaniwa_room_0_vertices_000040C0[30];
extern Vtx_t _nakaniwa_room_0_vertices_000042A0[62];
extern Vtx_t _nakaniwa_room_0_vertices_00004680[24];
extern Vtx_t _nakaniwa_room_0_vertices_00004800[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00013618[];
#define _nakaniwa_room_0_vertices_00004480 ((u32)_nakaniwa_room_0_vertices_000042A0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00004C28[];
extern Vtx_t _nakaniwa_room_0_vertices_00004AE8[4];
extern Vtx_t _nakaniwa_room_0_vertices_00004B28[8];
extern Vtx_t _nakaniwa_room_0_vertices_00004BA8[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00011618[];
extern Gfx _nakaniwa_room_0_dlist_00004E98[];
extern Vtx_t _nakaniwa_room_0_vertices_00004D38[14];
extern Vtx_t _nakaniwa_room_0_vertices_00004E18[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005120[];
extern Vtx_t _nakaniwa_room_0_vertices_00004FA0[16];
extern Vtx_t _nakaniwa_room_0_vertices_000050A0[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005388[];
extern Vtx_t _nakaniwa_room_0_vertices_00005228[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005308[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_000055F0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005490[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005570[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005978[];
extern Vtx_t _nakaniwa_room_0_vertices_000056F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000058F8[8];
extern u64 _nakaniwa_room_0_tex_00012E18[];
extern Gfx _nakaniwa_room_0_dlist_00005B88[];
extern Vtx_t _nakaniwa_room_0_vertices_00005A68[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005AB8[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005B08[8];
extern u64 _nakaniwa_room_0_tex_0000A618[];
extern u64 _nakaniwa_room_0_tex_0000B618[];
extern Gfx _nakaniwa_room_0_dlist_000061D0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005CA0[75];
extern Vtx_t _nakaniwa_room_0_vertices_00006150[8];
extern u64 _nakaniwa_room_0_tex_00008E18[];
#define _nakaniwa_room_0_vertices_00005E80 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000001E0)
#define _nakaniwa_room_0_vertices_00006060 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00006F78[];
extern Vtx_t _nakaniwa_room_0_vertices_00006308[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006508[92];
extern Vtx_t _nakaniwa_room_0_vertices_00006AC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006CC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006EC8[3];
extern Vtx_t _nakaniwa_room_0_vertices_00006EF8[8];
extern u64 _nakaniwa_room_0_tex_00008618[];
#define _nakaniwa_room_0_vertices_000066E8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000001E0)
#define _nakaniwa_room_0_vertices_000068C8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00014E98[];
extern Gfx _nakaniwa_room_0_dlist_000142E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014020[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014220[4];
extern Vtx_t _nakaniwa_room_0_vertices_00014260[8];
extern u64 _nakaniwa_room_0_tex_000166C0[];
extern Gfx _nakaniwa_room_0_dlist_000144E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014400[6];
extern Vtx_t _nakaniwa_room_0_vertices_00014460[8];
extern u64 _nakaniwa_room_0_tex_00016EC0[];
extern Gfx _nakaniwa_room_0_dlist_00014700[];
extern Vtx_t _nakaniwa_room_0_vertices_000145A0[14];
extern Vtx_t _nakaniwa_room_0_vertices_00014680[8];
extern Gfx _nakaniwa_room_0_dlist_00014D18[];
extern Vtx_t _nakaniwa_room_0_vertices_00014798[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014998[48];
extern Vtx_t _nakaniwa_room_0_vertices_00014C98[8];
extern u64 _nakaniwa_room_0_tex_00014EC0[];
extern u64 _nakaniwa_room_0_tex_000156C0[];
#define _nakaniwa_room_0_vertices_00014B78 ((u32)_nakaniwa_room_0_vertices_00014998 + 0x000001E0)
s16 _nakaniwa_room_0_objectList_00000060[];
extern ActorEntry _nakaniwa_room_0_actorList_00000070[9];
extern MeshHeader0 _nakaniwa_room_0_meshHeader_00000100;
extern MeshEntry0 _nakaniwa_room_0_meshDListEntry_0000010C[1];
extern Gfx _nakaniwa_room_0_dlist_00007178[];
extern Gfx _nakaniwa_room_0_dlist_00000780[];
extern Vtx_t _nakaniwa_room_0_vertices_000002D0[32];
extern Vtx_t _nakaniwa_room_0_vertices_000004D0[35];
extern Vtx_t _nakaniwa_room_0_vertices_00000700[8];
extern u64 _nakaniwa_room_0_tex_0000F618[];
extern u64 _nakaniwa_room_0_tex_00012618[];
#define _nakaniwa_room_0_vertices_000006C0 ((u32)_nakaniwa_room_0_vertices_000004D0 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00000CE0[];
extern Vtx_t _nakaniwa_room_0_vertices_000009C0[42];
extern Vtx_t _nakaniwa_room_0_vertices_00000C60[8];
extern u64 _nakaniwa_room_0_tex_0000CE18[];
#define _nakaniwa_room_0_vertices_00000BA0 ((u32)_nakaniwa_room_0_vertices_000009C0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00001440[];
extern Vtx_t _nakaniwa_room_0_vertices_00000DD0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00000E10[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001010[59];
extern Vtx_t _nakaniwa_room_0_vertices_000013C0[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
#define _nakaniwa_room_0_vertices_00001200 ((u32)_nakaniwa_room_0_vertices_00001010 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_000017B0[];
extern Vtx_t _nakaniwa_room_0_vertices_00001630[4];
extern Vtx_t _nakaniwa_room_0_vertices_00001670[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001730[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
extern Gfx _nakaniwa_room_0_dlist_00002978[];
extern Vtx_t _nakaniwa_room_0_vertices_000018C8[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001988[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001B88[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001D88[63];
extern Vtx_t _nakaniwa_room_0_vertices_00002178[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002378[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002578[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025B8[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000027F8[16];
extern Vtx_t _nakaniwa_room_0_vertices_000028F8[8];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00010618[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
#define _nakaniwa_room_0_vertices_00001F78 ((u32)_nakaniwa_room_0_vertices_00001D88 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003080[];
extern Vtx_t _nakaniwa_room_0_vertices_00002D40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002D80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00002E00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E80[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002EC0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00003000[8];
extern u64 _nakaniwa_room_0_tex_00007218[];
extern u64 _nakaniwa_room_0_tex_00007418[];
extern u64 _nakaniwa_room_0_tex_00007618[];
extern u64 _nakaniwa_room_0_tex_00008218[];
extern u64 _nakaniwa_room_0_tex_00008418[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_000035E0[];
extern Vtx_t _nakaniwa_room_0_vertices_000033A0[4];
extern Vtx_t _nakaniwa_room_0_vertices_000033E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003420[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003460[8];
extern Vtx_t _nakaniwa_room_0_vertices_000034E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003520[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003560[8];
extern u64 _nakaniwa_room_0_tex_00007818[];
extern u64 _nakaniwa_room_0_tex_00007A18[];
extern u64 _nakaniwa_room_0_tex_00008618[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_00003C30[];
extern Vtx_t _nakaniwa_room_0_vertices_00003820[16];
extern Vtx_t _nakaniwa_room_0_vertices_00003920[41];
extern Vtx_t _nakaniwa_room_0_vertices_00003BB0[8];
extern u64 _nakaniwa_room_0_tex_00009E18[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
#define _nakaniwa_room_0_vertices_00003B10 ((u32)_nakaniwa_room_0_vertices_00003920 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003F60[];
extern Vtx_t _nakaniwa_room_0_vertices_00003DD0[17];
extern Vtx_t _nakaniwa_room_0_vertices_00003EE0[8];
extern u64 _nakaniwa_room_0_tex_0000E618[];
extern Gfx _nakaniwa_room_0_dlist_00004880[];
extern Vtx_t _nakaniwa_room_0_vertices_00004040[8];
extern Vtx_t _nakaniwa_room_0_vertices_000040C0[30];
extern Vtx_t _nakaniwa_room_0_vertices_000042A0[62];
extern Vtx_t _nakaniwa_room_0_vertices_00004680[24];
extern Vtx_t _nakaniwa_room_0_vertices_00004800[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00013618[];
#define _nakaniwa_room_0_vertices_00004480 ((u32)_nakaniwa_room_0_vertices_000042A0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00004C28[];
extern Vtx_t _nakaniwa_room_0_vertices_00004AE8[4];
extern Vtx_t _nakaniwa_room_0_vertices_00004B28[8];
extern Vtx_t _nakaniwa_room_0_vertices_00004BA8[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00011618[];
extern Gfx _nakaniwa_room_0_dlist_00004E98[];
extern Vtx_t _nakaniwa_room_0_vertices_00004D38[14];
extern Vtx_t _nakaniwa_room_0_vertices_00004E18[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005120[];
extern Vtx_t _nakaniwa_room_0_vertices_00004FA0[16];
extern Vtx_t _nakaniwa_room_0_vertices_000050A0[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005388[];
extern Vtx_t _nakaniwa_room_0_vertices_00005228[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005308[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_000055F0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005490[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005570[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005978[];
extern Vtx_t _nakaniwa_room_0_vertices_000056F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000058F8[8];
extern u64 _nakaniwa_room_0_tex_00012E18[];
extern Gfx _nakaniwa_room_0_dlist_00005B88[];
extern Vtx_t _nakaniwa_room_0_vertices_00005A68[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005AB8[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005B08[8];
extern u64 _nakaniwa_room_0_tex_0000A618[];
extern u64 _nakaniwa_room_0_tex_0000B618[];
extern Gfx _nakaniwa_room_0_dlist_000061D0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005CA0[75];
extern Vtx_t _nakaniwa_room_0_vertices_00006150[8];
extern u64 _nakaniwa_room_0_tex_00008E18[];
#define _nakaniwa_room_0_vertices_00005E80 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000001E0)
#define _nakaniwa_room_0_vertices_00006060 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00006F78[];
extern Vtx_t _nakaniwa_room_0_vertices_00006308[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006508[92];
extern Vtx_t _nakaniwa_room_0_vertices_00006AC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006CC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006EC8[3];
extern Vtx_t _nakaniwa_room_0_vertices_00006EF8[8];
extern u64 _nakaniwa_room_0_tex_00008618[];
#define _nakaniwa_room_0_vertices_000066E8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000001E0)
#define _nakaniwa_room_0_vertices_000068C8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00014E98[];
extern Gfx _nakaniwa_room_0_dlist_000142E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014020[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014220[4];
extern Vtx_t _nakaniwa_room_0_vertices_00014260[8];
extern u64 _nakaniwa_room_0_tex_000166C0[];
extern Gfx _nakaniwa_room_0_dlist_000144E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014400[6];
extern Vtx_t _nakaniwa_room_0_vertices_00014460[8];
extern u64 _nakaniwa_room_0_tex_00016EC0[];
extern Gfx _nakaniwa_room_0_dlist_00014700[];
extern Vtx_t _nakaniwa_room_0_vertices_000145A0[14];
extern Vtx_t _nakaniwa_room_0_vertices_00014680[8];
extern Gfx _nakaniwa_room_0_dlist_00014D18[];
extern Vtx_t _nakaniwa_room_0_vertices_00014798[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014998[48];
extern Vtx_t _nakaniwa_room_0_vertices_00014C98[8];
extern u64 _nakaniwa_room_0_tex_00014EC0[];
extern u64 _nakaniwa_room_0_tex_000156C0[];
#define _nakaniwa_room_0_vertices_00014B78 ((u32)_nakaniwa_room_0_vertices_00014998 + 0x000001E0)
s16 _nakaniwa_room_0_objectList_00000160[];
extern ActorEntry _nakaniwa_room_0_actorList_00000164[4];
extern MeshHeader0 _nakaniwa_room_0_meshHeader_00000100;
extern MeshEntry0 _nakaniwa_room_0_meshDListEntry_0000010C[1];
extern Gfx _nakaniwa_room_0_dlist_00007178[];
extern Gfx _nakaniwa_room_0_dlist_00000780[];
extern Vtx_t _nakaniwa_room_0_vertices_000002D0[32];
extern Vtx_t _nakaniwa_room_0_vertices_000004D0[35];
extern Vtx_t _nakaniwa_room_0_vertices_00000700[8];
extern u64 _nakaniwa_room_0_tex_0000F618[];
extern u64 _nakaniwa_room_0_tex_00012618[];
#define _nakaniwa_room_0_vertices_000006C0 ((u32)_nakaniwa_room_0_vertices_000004D0 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00000CE0[];
extern Vtx_t _nakaniwa_room_0_vertices_000009C0[42];
extern Vtx_t _nakaniwa_room_0_vertices_00000C60[8];
extern u64 _nakaniwa_room_0_tex_0000CE18[];
#define _nakaniwa_room_0_vertices_00000BA0 ((u32)_nakaniwa_room_0_vertices_000009C0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00001440[];
extern Vtx_t _nakaniwa_room_0_vertices_00000DD0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00000E10[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001010[59];
extern Vtx_t _nakaniwa_room_0_vertices_000013C0[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
#define _nakaniwa_room_0_vertices_00001200 ((u32)_nakaniwa_room_0_vertices_00001010 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_000017B0[];
extern Vtx_t _nakaniwa_room_0_vertices_00001630[4];
extern Vtx_t _nakaniwa_room_0_vertices_00001670[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001730[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
extern Gfx _nakaniwa_room_0_dlist_00002978[];
extern Vtx_t _nakaniwa_room_0_vertices_000018C8[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001988[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001B88[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001D88[63];
extern Vtx_t _nakaniwa_room_0_vertices_00002178[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002378[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002578[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025B8[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000027F8[16];
extern Vtx_t _nakaniwa_room_0_vertices_000028F8[8];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00010618[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
#define _nakaniwa_room_0_vertices_00001F78 ((u32)_nakaniwa_room_0_vertices_00001D88 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003080[];
extern Vtx_t _nakaniwa_room_0_vertices_00002D40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002D80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00002E00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E80[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002EC0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00003000[8];
extern u64 _nakaniwa_room_0_tex_00007218[];
extern u64 _nakaniwa_room_0_tex_00007418[];
extern u64 _nakaniwa_room_0_tex_00007618[];
extern u64 _nakaniwa_room_0_tex_00008218[];
extern u64 _nakaniwa_room_0_tex_00008418[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_000035E0[];
extern Vtx_t _nakaniwa_room_0_vertices_000033A0[4];
extern Vtx_t _nakaniwa_room_0_vertices_000033E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003420[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003460[8];
extern Vtx_t _nakaniwa_room_0_vertices_000034E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003520[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003560[8];
extern u64 _nakaniwa_room_0_tex_00007818[];
extern u64 _nakaniwa_room_0_tex_00007A18[];
extern u64 _nakaniwa_room_0_tex_00008618[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_00003C30[];
extern Vtx_t _nakaniwa_room_0_vertices_00003820[16];
extern Vtx_t _nakaniwa_room_0_vertices_00003920[41];
extern Vtx_t _nakaniwa_room_0_vertices_00003BB0[8];
extern u64 _nakaniwa_room_0_tex_00009E18[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
#define _nakaniwa_room_0_vertices_00003B10 ((u32)_nakaniwa_room_0_vertices_00003920 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003F60[];
extern Vtx_t _nakaniwa_room_0_vertices_00003DD0[17];
extern Vtx_t _nakaniwa_room_0_vertices_00003EE0[8];
extern u64 _nakaniwa_room_0_tex_0000E618[];
extern Gfx _nakaniwa_room_0_dlist_00004880[];
extern Vtx_t _nakaniwa_room_0_vertices_00004040[8];
extern Vtx_t _nakaniwa_room_0_vertices_000040C0[30];
extern Vtx_t _nakaniwa_room_0_vertices_000042A0[62];
extern Vtx_t _nakaniwa_room_0_vertices_00004680[24];
extern Vtx_t _nakaniwa_room_0_vertices_00004800[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00013618[];
#define _nakaniwa_room_0_vertices_00004480 ((u32)_nakaniwa_room_0_vertices_000042A0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00004C28[];
extern Vtx_t _nakaniwa_room_0_vertices_00004AE8[4];
extern Vtx_t _nakaniwa_room_0_vertices_00004B28[8];
extern Vtx_t _nakaniwa_room_0_vertices_00004BA8[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00011618[];
extern Gfx _nakaniwa_room_0_dlist_00004E98[];
extern Vtx_t _nakaniwa_room_0_vertices_00004D38[14];
extern Vtx_t _nakaniwa_room_0_vertices_00004E18[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005120[];
extern Vtx_t _nakaniwa_room_0_vertices_00004FA0[16];
extern Vtx_t _nakaniwa_room_0_vertices_000050A0[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005388[];
extern Vtx_t _nakaniwa_room_0_vertices_00005228[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005308[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_000055F0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005490[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005570[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005978[];
extern Vtx_t _nakaniwa_room_0_vertices_000056F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000058F8[8];
extern u64 _nakaniwa_room_0_tex_00012E18[];
extern Gfx _nakaniwa_room_0_dlist_00005B88[];
extern Vtx_t _nakaniwa_room_0_vertices_00005A68[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005AB8[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005B08[8];
extern u64 _nakaniwa_room_0_tex_0000A618[];
extern u64 _nakaniwa_room_0_tex_0000B618[];
extern Gfx _nakaniwa_room_0_dlist_000061D0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005CA0[75];
extern Vtx_t _nakaniwa_room_0_vertices_00006150[8];
extern u64 _nakaniwa_room_0_tex_00008E18[];
#define _nakaniwa_room_0_vertices_00005E80 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000001E0)
#define _nakaniwa_room_0_vertices_00006060 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00006F78[];
extern Vtx_t _nakaniwa_room_0_vertices_00006308[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006508[92];
extern Vtx_t _nakaniwa_room_0_vertices_00006AC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006CC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006EC8[3];
extern Vtx_t _nakaniwa_room_0_vertices_00006EF8[8];
extern u64 _nakaniwa_room_0_tex_00008618[];
#define _nakaniwa_room_0_vertices_000066E8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000001E0)
#define _nakaniwa_room_0_vertices_000068C8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00014E98[];
extern Gfx _nakaniwa_room_0_dlist_000142E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014020[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014220[4];
extern Vtx_t _nakaniwa_room_0_vertices_00014260[8];
extern u64 _nakaniwa_room_0_tex_000166C0[];
extern Gfx _nakaniwa_room_0_dlist_000144E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014400[6];
extern Vtx_t _nakaniwa_room_0_vertices_00014460[8];
extern u64 _nakaniwa_room_0_tex_00016EC0[];
extern Gfx _nakaniwa_room_0_dlist_00014700[];
extern Vtx_t _nakaniwa_room_0_vertices_000145A0[14];
extern Vtx_t _nakaniwa_room_0_vertices_00014680[8];
extern Gfx _nakaniwa_room_0_dlist_00014D18[];
extern Vtx_t _nakaniwa_room_0_vertices_00014798[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014998[48];
extern Vtx_t _nakaniwa_room_0_vertices_00014C98[8];
extern u64 _nakaniwa_room_0_tex_00014EC0[];
extern u64 _nakaniwa_room_0_tex_000156C0[];
#define _nakaniwa_room_0_vertices_00014B78 ((u32)_nakaniwa_room_0_vertices_00014998 + 0x000001E0)
s16 _nakaniwa_room_0_objectList_000001F0[];
extern ActorEntry _nakaniwa_room_0_actorList_000001F4[4];
extern MeshHeader0 _nakaniwa_room_0_meshHeader_00000100;
extern MeshEntry0 _nakaniwa_room_0_meshDListEntry_0000010C[1];
extern Gfx _nakaniwa_room_0_dlist_00007178[];
extern Gfx _nakaniwa_room_0_dlist_00000780[];
extern Vtx_t _nakaniwa_room_0_vertices_000002D0[32];
extern Vtx_t _nakaniwa_room_0_vertices_000004D0[35];
extern Vtx_t _nakaniwa_room_0_vertices_00000700[8];
extern u64 _nakaniwa_room_0_tex_0000F618[];
extern u64 _nakaniwa_room_0_tex_00012618[];
#define _nakaniwa_room_0_vertices_000006C0 ((u32)_nakaniwa_room_0_vertices_000004D0 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00000CE0[];
extern Vtx_t _nakaniwa_room_0_vertices_000009C0[42];
extern Vtx_t _nakaniwa_room_0_vertices_00000C60[8];
extern u64 _nakaniwa_room_0_tex_0000CE18[];
#define _nakaniwa_room_0_vertices_00000BA0 ((u32)_nakaniwa_room_0_vertices_000009C0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00001440[];
extern Vtx_t _nakaniwa_room_0_vertices_00000DD0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00000E10[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001010[59];
extern Vtx_t _nakaniwa_room_0_vertices_000013C0[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
#define _nakaniwa_room_0_vertices_00001200 ((u32)_nakaniwa_room_0_vertices_00001010 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_000017B0[];
extern Vtx_t _nakaniwa_room_0_vertices_00001630[4];
extern Vtx_t _nakaniwa_room_0_vertices_00001670[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001730[8];
extern u64 _nakaniwa_room_0_tex_0000C618[];
extern u64 _nakaniwa_room_0_tex_0000FE18[];
extern Gfx _nakaniwa_room_0_dlist_00002978[];
extern Vtx_t _nakaniwa_room_0_vertices_000018C8[12];
extern Vtx_t _nakaniwa_room_0_vertices_00001988[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001B88[32];
extern Vtx_t _nakaniwa_room_0_vertices_00001D88[63];
extern Vtx_t _nakaniwa_room_0_vertices_00002178[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002378[32];
extern Vtx_t _nakaniwa_room_0_vertices_00002578[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025B8[4];
extern Vtx_t _nakaniwa_room_0_vertices_000025F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000027F8[16];
extern Vtx_t _nakaniwa_room_0_vertices_000028F8[8];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00010618[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
#define _nakaniwa_room_0_vertices_00001F78 ((u32)_nakaniwa_room_0_vertices_00001D88 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003080[];
extern Vtx_t _nakaniwa_room_0_vertices_00002D40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002D80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00002E00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002E80[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002EC0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F00[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F40[4];
extern Vtx_t _nakaniwa_room_0_vertices_00002F80[8];
extern Vtx_t _nakaniwa_room_0_vertices_00003000[8];
extern u64 _nakaniwa_room_0_tex_00007218[];
extern u64 _nakaniwa_room_0_tex_00007418[];
extern u64 _nakaniwa_room_0_tex_00007618[];
extern u64 _nakaniwa_room_0_tex_00008218[];
extern u64 _nakaniwa_room_0_tex_00008418[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_000035E0[];
extern Vtx_t _nakaniwa_room_0_vertices_000033A0[4];
extern Vtx_t _nakaniwa_room_0_vertices_000033E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003420[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003460[8];
extern Vtx_t _nakaniwa_room_0_vertices_000034E0[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003520[4];
extern Vtx_t _nakaniwa_room_0_vertices_00003560[8];
extern u64 _nakaniwa_room_0_tex_00007818[];
extern u64 _nakaniwa_room_0_tex_00007A18[];
extern u64 _nakaniwa_room_0_tex_00008618[];
extern u64 _nakaniwa_room_0_tex_0000EE18[];
extern u64 _nakaniwa_room_0_tex_00011E18[];
extern Gfx _nakaniwa_room_0_dlist_00003C30[];
extern Vtx_t _nakaniwa_room_0_vertices_00003820[16];
extern Vtx_t _nakaniwa_room_0_vertices_00003920[41];
extern Vtx_t _nakaniwa_room_0_vertices_00003BB0[8];
extern u64 _nakaniwa_room_0_tex_00009E18[];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
#define _nakaniwa_room_0_vertices_00003B10 ((u32)_nakaniwa_room_0_vertices_00003920 + 0x000001F0)
extern Gfx _nakaniwa_room_0_dlist_00003F60[];
extern Vtx_t _nakaniwa_room_0_vertices_00003DD0[17];
extern Vtx_t _nakaniwa_room_0_vertices_00003EE0[8];
extern u64 _nakaniwa_room_0_tex_0000E618[];
extern Gfx _nakaniwa_room_0_dlist_00004880[];
extern Vtx_t _nakaniwa_room_0_vertices_00004040[8];
extern Vtx_t _nakaniwa_room_0_vertices_000040C0[30];
extern Vtx_t _nakaniwa_room_0_vertices_000042A0[62];
extern Vtx_t _nakaniwa_room_0_vertices_00004680[24];
extern Vtx_t _nakaniwa_room_0_vertices_00004800[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00013618[];
#define _nakaniwa_room_0_vertices_00004480 ((u32)_nakaniwa_room_0_vertices_000042A0 + 0x000001E0)
extern Gfx _nakaniwa_room_0_dlist_00004C28[];
extern Vtx_t _nakaniwa_room_0_vertices_00004AE8[4];
extern Vtx_t _nakaniwa_room_0_vertices_00004B28[8];
extern Vtx_t _nakaniwa_room_0_vertices_00004BA8[8];
extern u64 _nakaniwa_room_0_tex_0000DE18[];
extern u64 _nakaniwa_room_0_tex_00011618[];
extern Gfx _nakaniwa_room_0_dlist_00004E98[];
extern Vtx_t _nakaniwa_room_0_vertices_00004D38[14];
extern Vtx_t _nakaniwa_room_0_vertices_00004E18[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005120[];
extern Vtx_t _nakaniwa_room_0_vertices_00004FA0[16];
extern Vtx_t _nakaniwa_room_0_vertices_000050A0[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005388[];
extern Vtx_t _nakaniwa_room_0_vertices_00005228[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005308[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_000055F0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005490[14];
extern Vtx_t _nakaniwa_room_0_vertices_00005570[8];
extern u64 _nakaniwa_room_0_tex_00010E18[];
extern u64 _nakaniwa_room_0_tex_00013E18[];
extern Gfx _nakaniwa_room_0_dlist_00005978[];
extern Vtx_t _nakaniwa_room_0_vertices_000056F8[32];
extern Vtx_t _nakaniwa_room_0_vertices_000058F8[8];
extern u64 _nakaniwa_room_0_tex_00012E18[];
extern Gfx _nakaniwa_room_0_dlist_00005B88[];
extern Vtx_t _nakaniwa_room_0_vertices_00005A68[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005AB8[5];
extern Vtx_t _nakaniwa_room_0_vertices_00005B08[8];
extern u64 _nakaniwa_room_0_tex_0000A618[];
extern u64 _nakaniwa_room_0_tex_0000B618[];
extern Gfx _nakaniwa_room_0_dlist_000061D0[];
extern Vtx_t _nakaniwa_room_0_vertices_00005CA0[75];
extern Vtx_t _nakaniwa_room_0_vertices_00006150[8];
extern u64 _nakaniwa_room_0_tex_00008E18[];
#define _nakaniwa_room_0_vertices_00005E80 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000001E0)
#define _nakaniwa_room_0_vertices_00006060 ((u32)_nakaniwa_room_0_vertices_00005CA0 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00006F78[];
extern Vtx_t _nakaniwa_room_0_vertices_00006308[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006508[92];
extern Vtx_t _nakaniwa_room_0_vertices_00006AC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006CC8[32];
extern Vtx_t _nakaniwa_room_0_vertices_00006EC8[3];
extern Vtx_t _nakaniwa_room_0_vertices_00006EF8[8];
extern u64 _nakaniwa_room_0_tex_00008618[];
#define _nakaniwa_room_0_vertices_000066E8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000001E0)
#define _nakaniwa_room_0_vertices_000068C8 ((u32)_nakaniwa_room_0_vertices_00006508 + 0x000003C0)
extern Gfx _nakaniwa_room_0_dlist_00014E98[];
extern Gfx _nakaniwa_room_0_dlist_000142E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014020[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014220[4];
extern Vtx_t _nakaniwa_room_0_vertices_00014260[8];
extern u64 _nakaniwa_room_0_tex_000166C0[];
extern Gfx _nakaniwa_room_0_dlist_000144E0[];
extern Vtx_t _nakaniwa_room_0_vertices_00014400[6];
extern Vtx_t _nakaniwa_room_0_vertices_00014460[8];
extern u64 _nakaniwa_room_0_tex_00016EC0[];
extern Gfx _nakaniwa_room_0_dlist_00014700[];
extern Vtx_t _nakaniwa_room_0_vertices_000145A0[14];
extern Vtx_t _nakaniwa_room_0_vertices_00014680[8];
extern Gfx _nakaniwa_room_0_dlist_00014D18[];
extern Vtx_t _nakaniwa_room_0_vertices_00014798[32];
extern Vtx_t _nakaniwa_room_0_vertices_00014998[48];
extern Vtx_t _nakaniwa_room_0_vertices_00014C98[8];
extern u64 _nakaniwa_room_0_tex_00014EC0[];
extern u64 _nakaniwa_room_0_tex_000156C0[];
#define _nakaniwa_room_0_vertices_00014B78 ((u32)_nakaniwa_room_0_vertices_00014998 + 0x000001E0)
s16 _nakaniwa_room_0_objectList_00000280[];
extern ActorEntry _nakaniwa_room_0_actorList_00000284[4];

extern SCmdAltHeaders _nakaniwa_room_0_set0000_cmd00;
extern SCmdEchoSettings _nakaniwa_room_0_set0000_cmd01;
extern SCmdRoomBehavior _nakaniwa_room_0_set0000_cmd02;
extern SCmdSkyboxDisables _nakaniwa_room_0_set0000_cmd03;
extern SCmdTimeSettings _nakaniwa_room_0_set0000_cmd04;
extern SCmdMesh _nakaniwa_room_0_set0000_cmd05;
extern SCmdObjectList _nakaniwa_room_0_set0000_cmd06;
extern SCmdActorList _nakaniwa_room_0_set0038_cmd07;
extern SCmdEndMarker _nakaniwa_room_0_set0000_cmd08;
extern u32 _nakaniwa_room_0_alternateHeaders_00000048[];
extern SCmdEchoSettings _nakaniwa_room_0_set0120_cmd00;
extern SCmdRoomBehavior _nakaniwa_room_0_set0120_cmd01;
extern SCmdSkyboxDisables _nakaniwa_room_0_set0120_cmd02;
extern SCmdTimeSettings _nakaniwa_room_0_set0120_cmd03;
extern SCmdMesh _nakaniwa_room_0_set0120_cmd04;
extern SCmdObjectList _nakaniwa_room_0_set0120_cmd05;
extern SCmdActorList _nakaniwa_room_0_set0150_cmd06;
extern SCmdEndMarker _nakaniwa_room_0_set0120_cmd07;
extern SCmdEchoSettings _nakaniwa_room_0_set01B0_cmd00;
extern SCmdRoomBehavior _nakaniwa_room_0_set01B0_cmd01;
extern SCmdSkyboxDisables _nakaniwa_room_0_set01B0_cmd02;
extern SCmdTimeSettings _nakaniwa_room_0_set01B0_cmd03;
extern SCmdMesh _nakaniwa_room_0_set01B0_cmd04;
extern SCmdObjectList _nakaniwa_room_0_set01B0_cmd05;
extern SCmdActorList _nakaniwa_room_0_set01E0_cmd06;
extern SCmdEndMarker _nakaniwa_room_0_set01B0_cmd07;
extern SCmdEchoSettings _nakaniwa_room_0_set0240_cmd00;
extern SCmdRoomBehavior _nakaniwa_room_0_set0240_cmd01;
extern SCmdSkyboxDisables _nakaniwa_room_0_set0240_cmd02;
extern SCmdTimeSettings _nakaniwa_room_0_set0240_cmd03;
extern SCmdMesh _nakaniwa_room_0_set0240_cmd04;
extern SCmdObjectList _nakaniwa_room_0_set0240_cmd05;
extern SCmdActorList _nakaniwa_room_0_set0270_cmd06;
extern SCmdEndMarker _nakaniwa_room_0_set0240_cmd07;





extern SCmdAltHeaders _nakaniwa_room_0_set0000_cmd00;

extern SCmdEchoSettings _nakaniwa_room_0_set0000_cmd01;

extern SCmdRoomBehavior _nakaniwa_room_0_set0000_cmd02;

extern SCmdSkyboxDisables _nakaniwa_room_0_set0000_cmd03;

extern SCmdTimeSettings _nakaniwa_room_0_set0000_cmd04;

extern SCmdMesh _nakaniwa_room_0_set0000_cmd05;

extern SCmdObjectList _nakaniwa_room_0_set0000_cmd06;

extern SCmdActorList _nakaniwa_room_0_set0038_cmd07;

extern SCmdEndMarker _nakaniwa_room_0_set0000_cmd08;

extern u32 _nakaniwa_room_0_alternateHeaders_00000048[];

extern SCmdEchoSettings _nakaniwa_room_0_set0120_cmd00;

extern SCmdRoomBehavior _nakaniwa_room_0_set0120_cmd01;

extern SCmdSkyboxDisables _nakaniwa_room_0_set0120_cmd02;

extern SCmdTimeSettings _nakaniwa_room_0_set0120_cmd03;

extern SCmdMesh _nakaniwa_room_0_set0120_cmd04;

extern SCmdObjectList _nakaniwa_room_0_set0120_cmd05;

extern SCmdActorList _nakaniwa_room_0_set0150_cmd06;

extern SCmdEndMarker _nakaniwa_room_0_set0120_cmd07;

extern SCmdEchoSettings _nakaniwa_room_0_set01B0_cmd00;

extern SCmdRoomBehavior _nakaniwa_room_0_set01B0_cmd01;

extern SCmdSkyboxDisables _nakaniwa_room_0_set01B0_cmd02;

extern SCmdTimeSettings _nakaniwa_room_0_set01B0_cmd03;

extern SCmdMesh _nakaniwa_room_0_set01B0_cmd04;

extern SCmdObjectList _nakaniwa_room_0_set01B0_cmd05;

extern SCmdActorList _nakaniwa_room_0_set01E0_cmd06;

extern SCmdEndMarker _nakaniwa_room_0_set01B0_cmd07;

extern SCmdEchoSettings _nakaniwa_room_0_set0240_cmd00;

extern SCmdRoomBehavior _nakaniwa_room_0_set0240_cmd01;

extern SCmdSkyboxDisables _nakaniwa_room_0_set0240_cmd02;

extern SCmdTimeSettings _nakaniwa_room_0_set0240_cmd03;

extern SCmdMesh _nakaniwa_room_0_set0240_cmd04;

extern SCmdObjectList _nakaniwa_room_0_set0240_cmd05;

extern SCmdActorList _nakaniwa_room_0_set0270_cmd06;

extern SCmdEndMarker _nakaniwa_room_0_set0240_cmd07;



























