// Seed: 2622668308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_8;
  logic id_9;
  assign id_9 = id_3 ? 1 & (id_9) : id_2;
  type_12(
      1, 1, 1'h0
  );
  always @(1 | id_3 or posedge (0)) begin
    id_6 <= id_1;
  end
endmodule
