INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:21:58 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/loadQ/checkBits_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 2.216ns (30.523%)  route 5.044ns (69.477%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5161, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=11, unplaced)        0.627     1.508    add_38/data_reg_reg[31][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.877 r  add_38/end_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.885    add_38/end_out[4]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.945 r  add_38/end_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.945    add_38/end_out[8]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.005 r  add_38/end_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.005    add_38/end_out[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.065 r  add_38/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.065    add_38/end_out[16]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.285 f  add_38/end_out[20]_INST_0_i_1/O[1]
                         net (fo=6, unplaced)         0.484     2.769    add_38/add_38_dataOutArray_0[18]
                         LUT2 (Prop_lut2_I0_O)        0.155     2.924 r  add_38/end_valid_INST_0_i_29/O
                         net (fo=1, unplaced)         0.000     2.924    icmp_39/end_valid_INST_0_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.221 r  icmp_39/end_valid_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    icmp_39/end_valid_INST_0_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.370 r  icmp_39/end_valid_INST_0_i_2/CO[2]
                         net (fo=20, unplaced)        0.399     3.769    Buffer_22/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I3_O)        0.160     3.929 r  Buffer_22/fifo/reg_value_i_4__4/O
                         net (fo=1, unplaced)         0.340     4.269    Buffer_7/oehb1/phiC_0_validArray_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.322 r  Buffer_7/oehb1/reg_value_i_2__10/O
                         net (fo=6, unplaced)         0.372     4.694    Buffer_7/oehb1/validArray_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.747 r  Buffer_7/oehb1/full_reg_i_7/O
                         net (fo=1, unplaced)         0.340     5.087    Buffer_18/oehb1/phiC_2_validArray_0
                         LUT5 (Prop_lut5_I4_O)        0.053     5.140 r  Buffer_18/oehb1/full_reg_i_3__3/O
                         net (fo=5, unplaced)         0.368     5.508    forkC_23/generateBlocks[1].regblock/phiC_3_validArray_0
                         LUT2 (Prop_lut2_I1_O)        0.053     5.561 r  forkC_23/generateBlocks[1].regblock/addrQ_15[31]_i_7/O
                         net (fo=1, unplaced)         0.340     5.901    c_LSQ_y/storeQ/io_bbpValids_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.954 f  c_LSQ_y/storeQ/addrQ_15[31]_i_2/O
                         net (fo=180, unplaced)       0.454     6.408    c_LSQ_y/storeQ/tail_reg[2]_1
                         LUT4 (Prop_lut4_I0_O)        0.053     6.461 r  c_LSQ_y/storeQ/offsetQ_13[2]_i_1__0/O
                         net (fo=18, unplaced)        0.578     7.039    c_LSQ_y/storeQ/tail_reg[2]_0[2]
                         LUT6 (Prop_lut6_I2_O)        0.053     7.092 f  c_LSQ_y/storeQ/checkBits_12_i_4/O
                         net (fo=1, unplaced)         0.340     7.432    c_LSQ_y/storeQ/checkBits_12_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     7.485 f  c_LSQ_y/storeQ/checkBits_12_i_2/O
                         net (fo=16, unplaced)        0.394     7.879    c_LSQ_y/loadQ/_T_2608
                         LUT6 (Prop_lut6_I1_O)        0.053     7.932 r  c_LSQ_y/loadQ/checkBits_0_i_1/O
                         net (fo=1, unplaced)         0.000     7.932    c_LSQ_y/loadQ/checkBits_0_i_1_n_0
                         FDRE                                         r  c_LSQ_y/loadQ/checkBits_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5161, unset)         0.638     4.638    c_LSQ_y/loadQ/clk
                         FDRE                                         r  c_LSQ_y/loadQ/checkBits_0_reg/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.009     4.594    c_LSQ_y/loadQ/checkBits_0_reg
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 -3.338    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.203 ; gain = 218.871 ; free physical = 22686 ; free virtual = 218127
