/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_axi4s_vid_out_v4_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_axi4s_vid_out_v4_0_9 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_axi4s_vid_out_v4_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_axi4s_vid_out_v4_0_9 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_axi4s_vid_out_v4_0_9/.cxl.verilog.v_axi4s_vid_out_v4_0_9.v_axi4s_vid_out_v4_0_9.lin64.cmf
