0.6
2017.2
Aug  9 2017
16:49:39
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sim_1/new/ABC_switch_tb.v,1502820113,verilog,,,,ABC_switch_tb,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/imports/new/PSI.v,1500589319,verilog,,,,PSI,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/imports/new/SPI.v,1501091008,verilog,,,,SPI_template,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/imports/new/clk_booster.v,1501354014,verilog,,,,clk_booster,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/ip/clk_wiz_100M_to_400M/clk_wiz_100M_to_400M_sim_netlist.v,1503589500,verilog,,,,clk_wiz_100M_to_400M;clk_wiz_100M_to_400M_clk_wiz_100M_to_400M_clk_wiz,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_CH_A_generator.v,1500494621,verilog,,,,CLK_CH_generator,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_D_A_generator.v,1501702643,verilog,,,,CLK_D_generator,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_LATCH_A_generator.v,1500494604,verilog,,,,CLK_LATCH_generator,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/PSI_stem.v,1500401871,verilog,,,,PSI_stem,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/board_test.v,1503588770,verilog,,,,board_test_ABC,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/dac_reset.v,1502325446,verilog,,,,dac_reset,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/programmable_3_phase_clock.v,1501696317,verilog,,,,programmable_3_phase_clock,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/starter_ABC.v,1503588996,verilog,,,,starter_ABC,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structre_A.v,1502640183,verilog,,,,structre_A,,,,,,,,
D:/2017summerR/vivado_projects/final_tester_no_channel_change/temp/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structure_clocks.v,1502820139,verilog,,,,structure_clocks,,,,,,,,
