{"vcs1":{"timestamp_begin":1739259523.962768172, "rt":0.25, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1739259524.292035803, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739259524.611118535, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739259523.735978883}
{"VCS_COMP_START_TIME": 1739259523.735978883}
{"VCS_COMP_END_TIME": 1739259524.830183920}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150352}}
