# Instructions

Please follow the below instructions for the MINI PROJECT component of the FPGA-based system design lab.

- Please form a group of not more than 3 members.
- All the group members must belong to the same lab batch.
- Choose a topic of your choice: You can choose any digital system architecture and implement it through Verilog description.
- For the final evaluation, you should present the output in the form of simulation results.
- Please submit an abstract report as per the format attached.

Deadline for abstract submission:
- For A1 batch: 4th February, 2025
- For A2 batch: 7th February, 2025
- For A3 batch: 5th February, 2025

