Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 20:23:25 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #1                                                                   |                                                  WorstPath from Dst                                                  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                       6.250 |                                                                                                                6.250 |
| Path Delay                |               0.586 |                                                                                                                                      10.812 |                                                                                                                9.225 |
| Logic Delay               | 0.099(17%)          | 3.288(31%)                                                                                                                                  | 2.215(25%)                                                                                                           |
| Net Delay                 | 0.487(83%)          | 7.524(69%)                                                                                                                                  | 7.010(75%)                                                                                                           |
| Clock Skew                |              -0.113 |                                                                                                                                       0.264 |                                                                                                               -0.461 |
| Slack                     |               5.542 |                                                                                                                                      -4.306 |                                                                                                               -3.519 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                                     | 8% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                         178 |                                                                                                                  164 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                   21 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                          31 |                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                         | sector_ret_1741/C                                                                                                    |
| End Point Pin             | muon_cand_5.pt[2]/D | sector_ret_1741/D                                                                                                                           | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #2                                                                   |                                                  WorstPath from Dst                                                  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                       6.250 |                                                                                                                6.250 |
| Path Delay                |               0.586 |                                                                                                                                      10.465 |                                                                                                                9.315 |
| Logic Delay               | 0.099(17%)          | 2.798(27%)                                                                                                                                  | 2.244(25%)                                                                                                           |
| Net Delay                 | 0.487(83%)          | 7.667(73%)                                                                                                                                  | 7.071(75%)                                                                                                           |
| Clock Skew                |              -0.113 |                                                                                                                                      -0.081 |                                                                                                               -0.068 |
| Slack                     |               5.542 |                                                                                                                                      -4.305 |                                                                                                               -3.216 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 8% x 2%                                                                                                                                     | 8% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                         174 |                                                                                                                  165 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                   21 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                          31 |                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                         | sector_ret_1735/C                                                                                                    |
| End Point Pin             | muon_cand_5.pt[2]/D | sector_ret_1735/D                                                                                                                           | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #3                                                                     |                                                  WorstPath from Dst                                                  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                            6.250 |                                                                                                                6.250 |
| Path Delay                |               0.586 |                                                                                                                                           10.475 |                                                                                                                9.132 |
| Logic Delay               | 0.099(17%)          | 3.308(32%)                                                                                                                                       | 2.149(24%)                                                                                                           |
| Net Delay                 | 0.487(83%)          | 7.167(68%)                                                                                                                                       | 6.983(76%)                                                                                                           |
| Clock Skew                |              -0.113 |                                                                                                                                           -0.069 |                                                                                                               -0.087 |
| Slack                     |               5.542 |                                                                                                                                           -4.303 |                                                                                                               -3.052 |
| Timing Exception          |                     |                                                                                                                                                  |                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 8% x 2%                                                                                                                                          | 7% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                           | (0, 0)                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                              184 |                                                                                                                  165 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                               27 |                                                                                                                   21 |
| Routes                    |                   1 |                                                                                                                                               27 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                         | clk_user                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                                         | clk_user                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                             | None                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                             | None                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                               31 |                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                              | roi_ret_6156/C                                                                                                       |
| End Point Pin             | muon_cand_5.pt[2]/D | roi_ret_6156/D                                                                                                                                   | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                                        |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                  Path #4                                                                 |      WorstPath from Dst      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               6.250 |                                                                                                                                    6.250 |                        6.250 |
| Path Delay                |               0.586 |                                                                                                                                   10.362 |                        0.565 |
| Logic Delay               | 0.099(17%)          | 3.090(30%)                                                                                                                               | 0.488(87%)                   |
| Net Delay                 | 0.487(83%)          | 7.272(70%)                                                                                                                               | 0.077(13%)                   |
| Clock Skew                |              -0.113 |                                                                                                                                   -0.106 |                       -0.071 |
| Slack                     |               5.542 |                                                                                                                                   -4.301 |                        5.606 |
| Timing Exception          |                     |                                                                                                                                          |                              |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                                  | 0% x 0%                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                   | (0, 0)                       |
| Cumulative Fanout         |                   1 |                                                                                                                                      181 |                            1 |
| Fixed Loc                 |                   0 |                                                                                                                                        0 |                            0 |
| Fixed Route               |                   0 |                                                                                                                                        0 |                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                        0 |                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                        0 |                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                             | Safely Timed                 |
| Logic Levels              |                   0 |                                                                                                                                       25 |                            0 |
| Routes                    |                   1 |                                                                                                                                       26 |                            0 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                 | clk_user                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                                 | clk_user                     |
| DSP Block                 | None                | None                                                                                                                                     | None                         |
| BRAM                      | None                | None                                                                                                                                     | None                         |
| IO Crossings              |                   0 |                                                                                                                                        0 |                            0 |
| SLR Crossings             |                   0 |                                                                                                                                        0 |                            0 |
| PBlocks                   |                   0 |                                                                                                                                        0 |                            0 |
| High Fanout               |                   1 |                                                                                                                                       31 |                            1 |
| Dont Touch                |                   0 |                                                                                                                                        0 |                            0 |
| Mark Debug                |                   0 |                                                                                                                                        0 |                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                   | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D              | SRL16E/D                                                                                                                                 | FDRE/D                       |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                      | sr_4_6.roi_0_sr_4_0.pt_1/CLK |
| End Point Pin             | muon_cand_5.pt[2]/D | sr_4_6.roi_0_sr_4_0.pt_1/D                                                                                                               | sr_p.sr_1[108]/D             |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #5                                                                |                                                  WorstPath from Dst                                                  |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                6.250 |
| Path Delay                |               0.586 |                                                                                                                                 10.524 |                                                                                                                9.473 |
| Logic Delay               | 0.099(17%)          | 3.096(30%)                                                                                                                             | 2.103(23%)                                                                                                           |
| Net Delay                 | 0.487(83%)          | 7.428(70%)                                                                                                                             | 7.370(77%)                                                                                                           |
| Clock Skew                |              -0.113 |                                                                                                                                 -0.013 |                                                                                                               -0.156 |
| Slack                     |               5.542 |                                                                                                                                 -4.295 |                                                                                                               -3.462 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                                | 8% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                    161 |                                                                                                                  166 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                   21 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                    | roi_ret_5722/C                                                                                                       |
| End Point Pin             | muon_cand_5.pt[2]/D | roi_ret_5722/D                                                                                                                         | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                                        |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #6                                                                |                                                  WorstPath from Dst                                                  |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                6.250 |
| Path Delay                |               0.586 |                                                                                                                                 10.463 |                                                                                                                9.314 |
| Logic Delay               | 0.099(17%)          | 3.132(30%)                                                                                                                             | 2.092(23%)                                                                                                           |
| Net Delay                 | 0.487(83%)          | 7.331(70%)                                                                                                                             | 7.222(77%)                                                                                                           |
| Clock Skew                |              -0.113 |                                                                                                                                 -0.069 |                                                                                                               -0.081 |
| Slack                     |               5.542 |                                                                                                                                 -4.291 |                                                                                                               -3.228 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                      |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                                | 7% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                    183 |                                                                                                                  161 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                   21 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                    | sector_ret_78/C                                                                                                      |
| End Point Pin             | muon_cand_5.pt[2]/D | sector_ret_78/D                                                                                                                        | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                                        |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #7                                                                |                                             WorstPath from Dst                                             |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                      6.250 |
| Path Delay                |               0.586 |                                                                                                                                 10.519 |                                                                                                      8.789 |
| Logic Delay               | 0.099(17%)          | 3.095(30%)                                                                                                                             | 2.081(24%)                                                                                                 |
| Net Delay                 | 0.487(83%)          | 7.424(70%)                                                                                                                             | 6.708(76%)                                                                                                 |
| Clock Skew                |              -0.113 |                                                                                                                                 -0.013 |                                                                                                     -0.156 |
| Slack                     |               5.542 |                                                                                                                                 -4.290 |                                                                                                     -2.778 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                            |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                                | 8% x 2%                                                                                                    |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)                                                                                                     |
| Cumulative Fanout         |                   1 |                                                                                                                                    161 |                                                                                                        145 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                               |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                         19 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                         20 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                   |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                   |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                       |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                       |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                         16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                     |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                   |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                    | sector_ret_1276/C                                                                                          |
| End Point Pin             | muon_cand_5.pt[2]/D | sector_ret_1276/D                                                                                                                      | sr_4_14.roi_4_sr_4_14.roi_1/D                                                                              |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #8                                                                |      WorstPath from Dst      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                        6.250 |
| Path Delay                |               0.586 |                                                                                                                                 10.443 |                        2.287 |
| Logic Delay               | 0.099(17%)          | 3.316(32%)                                                                                                                             | 0.391(18%)                   |
| Net Delay                 | 0.487(83%)          | 7.127(68%)                                                                                                                             | 1.896(82%)                   |
| Clock Skew                |              -0.113 |                                                                                                                                 -0.080 |                       -0.126 |
| Slack                     |               5.542 |                                                                                                                                 -4.282 |                        3.754 |
| Timing Exception          |                     |                                                                                                                                        |                              |
| Bounding Box Size         | 1% x 0%             | 8% x 2%                                                                                                                                | 4% x 6%                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 1)                       |
| Cumulative Fanout         |                   1 |                                                                                                                                    180 |                            3 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                            0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                 |
| Logic Levels              |                   0 |                                                                                                                                     25 |                            2 |
| Routes                    |                   1 |                                                                                                                                     25 |                            3 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 SRL16E        |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                     |
| DSP Block                 | None                | None                                                                                                                                   | None                         |
| BRAM                      | None                | None                                                                                                                                   | None                         |
| IO Crossings              |                   0 |                                                                                                                                      0 |                            0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                            0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                            0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                            1 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                            0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | SRL16E/D                     |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                    | sr_1_7.roi_ret_78/C          |
| End Point Pin             | muon_cand_5.pt[2]/D | sr_1_7.roi_ret_78/D                                                                                                                    | sr_4_7.roi_4_sr_4_14.roi_1/D |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                       Path #9                                                      |        WorstPath from Dst       |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Requirement               |                6.250 |                                                                                                              6.250 |                           6.250 |
| Path Delay                |                0.777 |                                                                                                             10.422 |                           1.960 |
| Logic Delay               | 0.097(13%)           | 2.382(23%)                                                                                                         | 0.234(12%)                      |
| Net Delay                 | 0.680(87%)           | 8.040(77%)                                                                                                         | 1.726(88%)                      |
| Clock Skew                |               -0.116 |                                                                                                             -0.100 |                          -0.140 |
| Slack                     |                5.348 |                                                                                                             -4.281 |                           4.065 |
| Timing Exception          |                      |                                                                                                                    |                                 |
| Bounding Box Size         | 0% x 0%              | 8% x 2%                                                                                                            | 3% x 6%                         |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                             | (0, 1)                          |
| Cumulative Fanout         |                    1 |                                                                                                                185 |                               3 |
| Fixed Loc                 |                    0 |                                                                                                                  0 |                               0 |
| Fixed Route               |                    0 |                                                                                                                  0 |                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                  0 |                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                  0 |                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                       | Safely Timed                    |
| Logic Levels              |                    0 |                                                                                                                 21 |                               2 |
| Routes                    |                    1 |                                                                                                                 21 |                               3 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT2 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 SRL16E           |
| Start Point Clock         | clk_user             | clk_user                                                                                                           | clk_user                        |
| End Point Clock           | clk_user             | clk_user                                                                                                           | clk_user                        |
| DSP Block                 | None                 | None                                                                                                               | None                            |
| BRAM                      | None                 | None                                                                                                               | None                            |
| IO Crossings              |                    0 |                                                                                                                  0 |                               0 |
| SLR Crossings             |                    0 |                                                                                                                  0 |                               0 |
| PBlocks                   |                    0 |                                                                                                                  0 |                               0 |
| High Fanout               |                    1 |                                                                                                                 36 |                               1 |
| Dont Touch                |                    0 |                                                                                                                  0 |                               0 |
| Mark Debug                |                    0 |                                                                                                                  0 |                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                             | FDRE/C                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                             | SRL16E/D                        |
| Start Point Pin           | sr_p.sr_15[214]/C    | muon_cand_13.pt[2]/C                                                                                               | sr_1_7.sector_ret_24/C          |
| End Point Pin             | muon_cand_13.pt[2]/D | sr_1_7.sector_ret_24/D                                                                                             | sr_4_7.sector_0_sr_4_14.roi_1/D |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                Path #10                                                                |      WorstPath from Dst      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                        6.250 |
| Path Delay                |               0.586 |                                                                                                                                 10.442 |                        1.570 |
| Logic Delay               | 0.099(17%)          | 3.198(31%)                                                                                                                             | 0.389(25%)                   |
| Net Delay                 | 0.487(83%)          | 7.244(69%)                                                                                                                             | 1.181(75%)                   |
| Clock Skew                |              -0.113 |                                                                                                                                 -0.079 |                       -0.140 |
| Slack                     |               5.542 |                                                                                                                                 -4.280 |                        4.454 |
| Timing Exception          |                     |                                                                                                                                        |                              |
| Bounding Box Size         | 1% x 0%             | 8% x 2%                                                                                                                                | 1% x 5%                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 1)                       |
| Cumulative Fanout         |                   1 |                                                                                                                                    180 |                            3 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                            0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                 |
| Logic Levels              |                   0 |                                                                                                                                     25 |                            2 |
| Routes                    |                   1 |                                                                                                                                     25 |                            3 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 SRL16E        |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                     |
| DSP Block                 | None                | None                                                                                                                                   | None                         |
| BRAM                      | None                | None                                                                                                                                   | None                         |
| IO Crossings              |                   0 |                                                                                                                                      0 |                            0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                            0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                            0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                            1 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                            0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | SRL16E/D                     |
| Start Point Pin           | sr_p.sr_15[86]/C    | muon_cand_5.pt[2]/C                                                                                                                    | sr_1_7.roi_ret_90/C          |
| End Point Pin             | muon_cand_5.pt[2]/D | sr_1_7.roi_ret_90/D                                                                                                                    | sr_4_7.roi_6_sr_4_14.roi_1/D |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 | 2 |  3 | 4 |  5 |  6 | 7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| clk_user        | 6.250ns     | 360 | 1 | 7 | 18 | 4 | 15 | 19 | 2 | 1 | 20 | 15 |  6 | 14 | 13 | 14 |  8 | 37 | 19 |  9 | 13 | 31 | 61 | 100 | 72 | 53 | 49 | 30 |  9 |
+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


