// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _zero_mean_1chan_HH_
#define _zero_mean_1chan_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mux_285_18_1_1.h"

namespace ap_rtl {

struct zero_mean_1chan : public sc_module {
    // Port declarations 287
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > in_image_0_V_address0;
    sc_out< sc_logic > in_image_0_V_ce0;
    sc_in< sc_lv<18> > in_image_0_V_q0;
    sc_out< sc_lv<5> > in_image_1_V_address0;
    sc_out< sc_logic > in_image_1_V_ce0;
    sc_in< sc_lv<18> > in_image_1_V_q0;
    sc_out< sc_lv<5> > in_image_2_V_address0;
    sc_out< sc_logic > in_image_2_V_ce0;
    sc_in< sc_lv<18> > in_image_2_V_q0;
    sc_out< sc_lv<5> > in_image_3_V_address0;
    sc_out< sc_logic > in_image_3_V_ce0;
    sc_in< sc_lv<18> > in_image_3_V_q0;
    sc_out< sc_lv<5> > in_image_4_V_address0;
    sc_out< sc_logic > in_image_4_V_ce0;
    sc_in< sc_lv<18> > in_image_4_V_q0;
    sc_out< sc_lv<5> > in_image_5_V_address0;
    sc_out< sc_logic > in_image_5_V_ce0;
    sc_in< sc_lv<18> > in_image_5_V_q0;
    sc_out< sc_lv<5> > in_image_6_V_address0;
    sc_out< sc_logic > in_image_6_V_ce0;
    sc_in< sc_lv<18> > in_image_6_V_q0;
    sc_out< sc_lv<5> > in_image_7_V_address0;
    sc_out< sc_logic > in_image_7_V_ce0;
    sc_in< sc_lv<18> > in_image_7_V_q0;
    sc_out< sc_lv<5> > in_image_8_V_address0;
    sc_out< sc_logic > in_image_8_V_ce0;
    sc_in< sc_lv<18> > in_image_8_V_q0;
    sc_out< sc_lv<5> > in_image_9_V_address0;
    sc_out< sc_logic > in_image_9_V_ce0;
    sc_in< sc_lv<18> > in_image_9_V_q0;
    sc_out< sc_lv<5> > in_image_10_V_address0;
    sc_out< sc_logic > in_image_10_V_ce0;
    sc_in< sc_lv<18> > in_image_10_V_q0;
    sc_out< sc_lv<5> > in_image_11_V_address0;
    sc_out< sc_logic > in_image_11_V_ce0;
    sc_in< sc_lv<18> > in_image_11_V_q0;
    sc_out< sc_lv<5> > in_image_12_V_address0;
    sc_out< sc_logic > in_image_12_V_ce0;
    sc_in< sc_lv<18> > in_image_12_V_q0;
    sc_out< sc_lv<5> > in_image_13_V_address0;
    sc_out< sc_logic > in_image_13_V_ce0;
    sc_in< sc_lv<18> > in_image_13_V_q0;
    sc_out< sc_lv<5> > in_image_14_V_address0;
    sc_out< sc_logic > in_image_14_V_ce0;
    sc_in< sc_lv<18> > in_image_14_V_q0;
    sc_out< sc_lv<5> > in_image_15_V_address0;
    sc_out< sc_logic > in_image_15_V_ce0;
    sc_in< sc_lv<18> > in_image_15_V_q0;
    sc_out< sc_lv<5> > in_image_16_V_address0;
    sc_out< sc_logic > in_image_16_V_ce0;
    sc_in< sc_lv<18> > in_image_16_V_q0;
    sc_out< sc_lv<5> > in_image_17_V_address0;
    sc_out< sc_logic > in_image_17_V_ce0;
    sc_in< sc_lv<18> > in_image_17_V_q0;
    sc_out< sc_lv<5> > in_image_18_V_address0;
    sc_out< sc_logic > in_image_18_V_ce0;
    sc_in< sc_lv<18> > in_image_18_V_q0;
    sc_out< sc_lv<5> > in_image_19_V_address0;
    sc_out< sc_logic > in_image_19_V_ce0;
    sc_in< sc_lv<18> > in_image_19_V_q0;
    sc_out< sc_lv<5> > in_image_20_V_address0;
    sc_out< sc_logic > in_image_20_V_ce0;
    sc_in< sc_lv<18> > in_image_20_V_q0;
    sc_out< sc_lv<5> > in_image_21_V_address0;
    sc_out< sc_logic > in_image_21_V_ce0;
    sc_in< sc_lv<18> > in_image_21_V_q0;
    sc_out< sc_lv<5> > in_image_22_V_address0;
    sc_out< sc_logic > in_image_22_V_ce0;
    sc_in< sc_lv<18> > in_image_22_V_q0;
    sc_out< sc_lv<5> > in_image_23_V_address0;
    sc_out< sc_logic > in_image_23_V_ce0;
    sc_in< sc_lv<18> > in_image_23_V_q0;
    sc_out< sc_lv<5> > in_image_24_V_address0;
    sc_out< sc_logic > in_image_24_V_ce0;
    sc_in< sc_lv<18> > in_image_24_V_q0;
    sc_out< sc_lv<5> > in_image_25_V_address0;
    sc_out< sc_logic > in_image_25_V_ce0;
    sc_in< sc_lv<18> > in_image_25_V_q0;
    sc_out< sc_lv<5> > in_image_26_V_address0;
    sc_out< sc_logic > in_image_26_V_ce0;
    sc_in< sc_lv<18> > in_image_26_V_q0;
    sc_out< sc_lv<5> > in_image_27_V_address0;
    sc_out< sc_logic > in_image_27_V_ce0;
    sc_in< sc_lv<18> > in_image_27_V_q0;
    sc_out< sc_lv<5> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<18> > out_image_0_V_d0;
    sc_out< sc_lv<5> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<18> > out_image_1_V_d0;
    sc_out< sc_lv<5> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<18> > out_image_2_V_d0;
    sc_out< sc_lv<5> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<18> > out_image_3_V_d0;
    sc_out< sc_lv<5> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<18> > out_image_4_V_d0;
    sc_out< sc_lv<5> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<18> > out_image_5_V_d0;
    sc_out< sc_lv<5> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<18> > out_image_6_V_d0;
    sc_out< sc_lv<5> > out_image_7_V_address0;
    sc_out< sc_logic > out_image_7_V_ce0;
    sc_out< sc_logic > out_image_7_V_we0;
    sc_out< sc_lv<18> > out_image_7_V_d0;
    sc_out< sc_lv<5> > out_image_8_V_address0;
    sc_out< sc_logic > out_image_8_V_ce0;
    sc_out< sc_logic > out_image_8_V_we0;
    sc_out< sc_lv<18> > out_image_8_V_d0;
    sc_out< sc_lv<5> > out_image_9_V_address0;
    sc_out< sc_logic > out_image_9_V_ce0;
    sc_out< sc_logic > out_image_9_V_we0;
    sc_out< sc_lv<18> > out_image_9_V_d0;
    sc_out< sc_lv<5> > out_image_10_V_address0;
    sc_out< sc_logic > out_image_10_V_ce0;
    sc_out< sc_logic > out_image_10_V_we0;
    sc_out< sc_lv<18> > out_image_10_V_d0;
    sc_out< sc_lv<5> > out_image_11_V_address0;
    sc_out< sc_logic > out_image_11_V_ce0;
    sc_out< sc_logic > out_image_11_V_we0;
    sc_out< sc_lv<18> > out_image_11_V_d0;
    sc_out< sc_lv<5> > out_image_12_V_address0;
    sc_out< sc_logic > out_image_12_V_ce0;
    sc_out< sc_logic > out_image_12_V_we0;
    sc_out< sc_lv<18> > out_image_12_V_d0;
    sc_out< sc_lv<5> > out_image_13_V_address0;
    sc_out< sc_logic > out_image_13_V_ce0;
    sc_out< sc_logic > out_image_13_V_we0;
    sc_out< sc_lv<18> > out_image_13_V_d0;
    sc_out< sc_lv<5> > out_image_14_V_address0;
    sc_out< sc_logic > out_image_14_V_ce0;
    sc_out< sc_logic > out_image_14_V_we0;
    sc_out< sc_lv<18> > out_image_14_V_d0;
    sc_out< sc_lv<5> > out_image_15_V_address0;
    sc_out< sc_logic > out_image_15_V_ce0;
    sc_out< sc_logic > out_image_15_V_we0;
    sc_out< sc_lv<18> > out_image_15_V_d0;
    sc_out< sc_lv<5> > out_image_16_V_address0;
    sc_out< sc_logic > out_image_16_V_ce0;
    sc_out< sc_logic > out_image_16_V_we0;
    sc_out< sc_lv<18> > out_image_16_V_d0;
    sc_out< sc_lv<5> > out_image_17_V_address0;
    sc_out< sc_logic > out_image_17_V_ce0;
    sc_out< sc_logic > out_image_17_V_we0;
    sc_out< sc_lv<18> > out_image_17_V_d0;
    sc_out< sc_lv<5> > out_image_18_V_address0;
    sc_out< sc_logic > out_image_18_V_ce0;
    sc_out< sc_logic > out_image_18_V_we0;
    sc_out< sc_lv<18> > out_image_18_V_d0;
    sc_out< sc_lv<5> > out_image_19_V_address0;
    sc_out< sc_logic > out_image_19_V_ce0;
    sc_out< sc_logic > out_image_19_V_we0;
    sc_out< sc_lv<18> > out_image_19_V_d0;
    sc_out< sc_lv<5> > out_image_20_V_address0;
    sc_out< sc_logic > out_image_20_V_ce0;
    sc_out< sc_logic > out_image_20_V_we0;
    sc_out< sc_lv<18> > out_image_20_V_d0;
    sc_out< sc_lv<5> > out_image_21_V_address0;
    sc_out< sc_logic > out_image_21_V_ce0;
    sc_out< sc_logic > out_image_21_V_we0;
    sc_out< sc_lv<18> > out_image_21_V_d0;
    sc_out< sc_lv<5> > out_image_22_V_address0;
    sc_out< sc_logic > out_image_22_V_ce0;
    sc_out< sc_logic > out_image_22_V_we0;
    sc_out< sc_lv<18> > out_image_22_V_d0;
    sc_out< sc_lv<5> > out_image_23_V_address0;
    sc_out< sc_logic > out_image_23_V_ce0;
    sc_out< sc_logic > out_image_23_V_we0;
    sc_out< sc_lv<18> > out_image_23_V_d0;
    sc_out< sc_lv<5> > out_image_24_V_address0;
    sc_out< sc_logic > out_image_24_V_ce0;
    sc_out< sc_logic > out_image_24_V_we0;
    sc_out< sc_lv<18> > out_image_24_V_d0;
    sc_out< sc_lv<5> > out_image_25_V_address0;
    sc_out< sc_logic > out_image_25_V_ce0;
    sc_out< sc_logic > out_image_25_V_we0;
    sc_out< sc_lv<18> > out_image_25_V_d0;
    sc_out< sc_lv<5> > out_image_26_V_address0;
    sc_out< sc_logic > out_image_26_V_ce0;
    sc_out< sc_logic > out_image_26_V_we0;
    sc_out< sc_lv<18> > out_image_26_V_d0;
    sc_out< sc_lv<5> > out_image_27_V_address0;
    sc_out< sc_logic > out_image_27_V_ce0;
    sc_out< sc_logic > out_image_27_V_we0;
    sc_out< sc_lv<18> > out_image_27_V_d0;
    sc_out< sc_lv<5> > means_0_V_address0;
    sc_out< sc_logic > means_0_V_ce0;
    sc_in< sc_lv<18> > means_0_V_q0;
    sc_out< sc_lv<5> > means_1_V_address0;
    sc_out< sc_logic > means_1_V_ce0;
    sc_in< sc_lv<18> > means_1_V_q0;
    sc_out< sc_lv<5> > means_2_V_address0;
    sc_out< sc_logic > means_2_V_ce0;
    sc_in< sc_lv<18> > means_2_V_q0;
    sc_out< sc_lv<5> > means_3_V_address0;
    sc_out< sc_logic > means_3_V_ce0;
    sc_in< sc_lv<18> > means_3_V_q0;
    sc_out< sc_lv<5> > means_4_V_address0;
    sc_out< sc_logic > means_4_V_ce0;
    sc_in< sc_lv<18> > means_4_V_q0;
    sc_out< sc_lv<5> > means_5_V_address0;
    sc_out< sc_logic > means_5_V_ce0;
    sc_in< sc_lv<18> > means_5_V_q0;
    sc_out< sc_lv<5> > means_6_V_address0;
    sc_out< sc_logic > means_6_V_ce0;
    sc_in< sc_lv<18> > means_6_V_q0;
    sc_out< sc_lv<5> > means_7_V_address0;
    sc_out< sc_logic > means_7_V_ce0;
    sc_in< sc_lv<18> > means_7_V_q0;
    sc_out< sc_lv<5> > means_8_V_address0;
    sc_out< sc_logic > means_8_V_ce0;
    sc_in< sc_lv<18> > means_8_V_q0;
    sc_out< sc_lv<5> > means_9_V_address0;
    sc_out< sc_logic > means_9_V_ce0;
    sc_in< sc_lv<18> > means_9_V_q0;
    sc_out< sc_lv<5> > means_10_V_address0;
    sc_out< sc_logic > means_10_V_ce0;
    sc_in< sc_lv<18> > means_10_V_q0;
    sc_out< sc_lv<5> > means_11_V_address0;
    sc_out< sc_logic > means_11_V_ce0;
    sc_in< sc_lv<18> > means_11_V_q0;
    sc_out< sc_lv<5> > means_12_V_address0;
    sc_out< sc_logic > means_12_V_ce0;
    sc_in< sc_lv<18> > means_12_V_q0;
    sc_out< sc_lv<5> > means_13_V_address0;
    sc_out< sc_logic > means_13_V_ce0;
    sc_in< sc_lv<18> > means_13_V_q0;
    sc_out< sc_lv<5> > means_14_V_address0;
    sc_out< sc_logic > means_14_V_ce0;
    sc_in< sc_lv<18> > means_14_V_q0;
    sc_out< sc_lv<5> > means_15_V_address0;
    sc_out< sc_logic > means_15_V_ce0;
    sc_in< sc_lv<18> > means_15_V_q0;
    sc_out< sc_lv<5> > means_16_V_address0;
    sc_out< sc_logic > means_16_V_ce0;
    sc_in< sc_lv<18> > means_16_V_q0;
    sc_out< sc_lv<5> > means_17_V_address0;
    sc_out< sc_logic > means_17_V_ce0;
    sc_in< sc_lv<18> > means_17_V_q0;
    sc_out< sc_lv<5> > means_18_V_address0;
    sc_out< sc_logic > means_18_V_ce0;
    sc_in< sc_lv<18> > means_18_V_q0;
    sc_out< sc_lv<5> > means_19_V_address0;
    sc_out< sc_logic > means_19_V_ce0;
    sc_in< sc_lv<18> > means_19_V_q0;
    sc_out< sc_lv<5> > means_20_V_address0;
    sc_out< sc_logic > means_20_V_ce0;
    sc_in< sc_lv<18> > means_20_V_q0;
    sc_out< sc_lv<5> > means_21_V_address0;
    sc_out< sc_logic > means_21_V_ce0;
    sc_in< sc_lv<18> > means_21_V_q0;
    sc_out< sc_lv<5> > means_22_V_address0;
    sc_out< sc_logic > means_22_V_ce0;
    sc_in< sc_lv<18> > means_22_V_q0;
    sc_out< sc_lv<5> > means_23_V_address0;
    sc_out< sc_logic > means_23_V_ce0;
    sc_in< sc_lv<18> > means_23_V_q0;
    sc_out< sc_lv<5> > means_24_V_address0;
    sc_out< sc_logic > means_24_V_ce0;
    sc_in< sc_lv<18> > means_24_V_q0;
    sc_out< sc_lv<5> > means_25_V_address0;
    sc_out< sc_logic > means_25_V_ce0;
    sc_in< sc_lv<18> > means_25_V_q0;
    sc_out< sc_lv<5> > means_26_V_address0;
    sc_out< sc_logic > means_26_V_ce0;
    sc_in< sc_lv<18> > means_26_V_q0;
    sc_out< sc_lv<5> > means_27_V_address0;
    sc_out< sc_logic > means_27_V_ce0;
    sc_in< sc_lv<18> > means_27_V_q0;


    // Module declarations
    zero_mean_1chan(sc_module_name name);
    SC_HAS_PROCESS(zero_mean_1chan);

    ~zero_mean_1chan();

    sc_trace_file* mVcdFile;

    CNN_mux_285_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,5,18>* CNN_mux_285_18_1_1_U1;
    CNN_mux_285_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,5,18>* CNN_mux_285_18_1_1_U2;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1512_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_2_reg_1356;
    sc_signal< sc_lv<5> > j4_reg_1370;
    sc_signal< sc_lv<5> > i3_reg_1384;
    sc_signal< sc_lv<10> > indvar_flatten2_reg_1398;
    sc_signal< sc_lv<5> > i_mid2_fu_1426_p3;
    sc_signal< sc_lv<5> > i_mid2_reg_1670;
    sc_signal< sc_lv<5> > i_mid2_reg_1670_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp_3_fu_1434_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_1677;
    sc_signal< sc_lv<64> > tmp_3_reg_1677_pp0_iter1_reg;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_1494_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_1989;
    sc_signal< sc_lv<5> > j_fu_1500_p2;
    sc_signal< sc_lv<5> > j_reg_1994;
    sc_signal< sc_lv<1> > tmp_1_fu_1506_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_1999;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2004;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2004_pp0_iter1_reg;
    sc_signal< sc_lv<18> > tmp_s_reg_2008;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_2_phi_fu_1360_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_j4_phi_fu_1374_p6;
    sc_signal< sc_lv<5> > ap_phi_mux_i3_phi_fu_1388_p6;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten2_phi_fu_1402_p6;
    sc_signal< sc_lv<5> > i_fu_1412_p2;
    sc_signal< sc_lv<5> > j_mid2_fu_1418_p3;
    sc_signal< sc_lv<18> > p_Val2_s_fu_1518_p30;
    sc_signal< sc_lv<18> > p_Val2_1_fu_1587_p30;
    sc_signal< sc_lv<19> > tmp_6_fu_1579_p3;
    sc_signal< sc_lv<19> > tmp_7_cast_fu_1648_p1;
    sc_signal< sc_lv<19> > p_Val2_2_fu_1652_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_737;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<32> ap_const_lv32_12;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_737();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_i3_phi_fu_1388_p6();
    void thread_ap_phi_mux_indvar_flatten2_phi_fu_1402_p6();
    void thread_ap_phi_mux_j4_phi_fu_1374_p6();
    void thread_ap_phi_mux_tmp_2_phi_fu_1360_p6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exitcond_flatten_fu_1512_p2();
    void thread_i_fu_1412_p2();
    void thread_i_mid2_fu_1426_p3();
    void thread_in_image_0_V_address0();
    void thread_in_image_0_V_ce0();
    void thread_in_image_10_V_address0();
    void thread_in_image_10_V_ce0();
    void thread_in_image_11_V_address0();
    void thread_in_image_11_V_ce0();
    void thread_in_image_12_V_address0();
    void thread_in_image_12_V_ce0();
    void thread_in_image_13_V_address0();
    void thread_in_image_13_V_ce0();
    void thread_in_image_14_V_address0();
    void thread_in_image_14_V_ce0();
    void thread_in_image_15_V_address0();
    void thread_in_image_15_V_ce0();
    void thread_in_image_16_V_address0();
    void thread_in_image_16_V_ce0();
    void thread_in_image_17_V_address0();
    void thread_in_image_17_V_ce0();
    void thread_in_image_18_V_address0();
    void thread_in_image_18_V_ce0();
    void thread_in_image_19_V_address0();
    void thread_in_image_19_V_ce0();
    void thread_in_image_1_V_address0();
    void thread_in_image_1_V_ce0();
    void thread_in_image_20_V_address0();
    void thread_in_image_20_V_ce0();
    void thread_in_image_21_V_address0();
    void thread_in_image_21_V_ce0();
    void thread_in_image_22_V_address0();
    void thread_in_image_22_V_ce0();
    void thread_in_image_23_V_address0();
    void thread_in_image_23_V_ce0();
    void thread_in_image_24_V_address0();
    void thread_in_image_24_V_ce0();
    void thread_in_image_25_V_address0();
    void thread_in_image_25_V_ce0();
    void thread_in_image_26_V_address0();
    void thread_in_image_26_V_ce0();
    void thread_in_image_27_V_address0();
    void thread_in_image_27_V_ce0();
    void thread_in_image_2_V_address0();
    void thread_in_image_2_V_ce0();
    void thread_in_image_3_V_address0();
    void thread_in_image_3_V_ce0();
    void thread_in_image_4_V_address0();
    void thread_in_image_4_V_ce0();
    void thread_in_image_5_V_address0();
    void thread_in_image_5_V_ce0();
    void thread_in_image_6_V_address0();
    void thread_in_image_6_V_ce0();
    void thread_in_image_7_V_address0();
    void thread_in_image_7_V_ce0();
    void thread_in_image_8_V_address0();
    void thread_in_image_8_V_ce0();
    void thread_in_image_9_V_address0();
    void thread_in_image_9_V_ce0();
    void thread_indvar_flatten_next_fu_1494_p2();
    void thread_j_fu_1500_p2();
    void thread_j_mid2_fu_1418_p3();
    void thread_means_0_V_address0();
    void thread_means_0_V_ce0();
    void thread_means_10_V_address0();
    void thread_means_10_V_ce0();
    void thread_means_11_V_address0();
    void thread_means_11_V_ce0();
    void thread_means_12_V_address0();
    void thread_means_12_V_ce0();
    void thread_means_13_V_address0();
    void thread_means_13_V_ce0();
    void thread_means_14_V_address0();
    void thread_means_14_V_ce0();
    void thread_means_15_V_address0();
    void thread_means_15_V_ce0();
    void thread_means_16_V_address0();
    void thread_means_16_V_ce0();
    void thread_means_17_V_address0();
    void thread_means_17_V_ce0();
    void thread_means_18_V_address0();
    void thread_means_18_V_ce0();
    void thread_means_19_V_address0();
    void thread_means_19_V_ce0();
    void thread_means_1_V_address0();
    void thread_means_1_V_ce0();
    void thread_means_20_V_address0();
    void thread_means_20_V_ce0();
    void thread_means_21_V_address0();
    void thread_means_21_V_ce0();
    void thread_means_22_V_address0();
    void thread_means_22_V_ce0();
    void thread_means_23_V_address0();
    void thread_means_23_V_ce0();
    void thread_means_24_V_address0();
    void thread_means_24_V_ce0();
    void thread_means_25_V_address0();
    void thread_means_25_V_ce0();
    void thread_means_26_V_address0();
    void thread_means_26_V_ce0();
    void thread_means_27_V_address0();
    void thread_means_27_V_ce0();
    void thread_means_2_V_address0();
    void thread_means_2_V_ce0();
    void thread_means_3_V_address0();
    void thread_means_3_V_ce0();
    void thread_means_4_V_address0();
    void thread_means_4_V_ce0();
    void thread_means_5_V_address0();
    void thread_means_5_V_ce0();
    void thread_means_6_V_address0();
    void thread_means_6_V_ce0();
    void thread_means_7_V_address0();
    void thread_means_7_V_ce0();
    void thread_means_8_V_address0();
    void thread_means_8_V_ce0();
    void thread_means_9_V_address0();
    void thread_means_9_V_ce0();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_we0();
    void thread_out_image_10_V_address0();
    void thread_out_image_10_V_ce0();
    void thread_out_image_10_V_d0();
    void thread_out_image_10_V_we0();
    void thread_out_image_11_V_address0();
    void thread_out_image_11_V_ce0();
    void thread_out_image_11_V_d0();
    void thread_out_image_11_V_we0();
    void thread_out_image_12_V_address0();
    void thread_out_image_12_V_ce0();
    void thread_out_image_12_V_d0();
    void thread_out_image_12_V_we0();
    void thread_out_image_13_V_address0();
    void thread_out_image_13_V_ce0();
    void thread_out_image_13_V_d0();
    void thread_out_image_13_V_we0();
    void thread_out_image_14_V_address0();
    void thread_out_image_14_V_ce0();
    void thread_out_image_14_V_d0();
    void thread_out_image_14_V_we0();
    void thread_out_image_15_V_address0();
    void thread_out_image_15_V_ce0();
    void thread_out_image_15_V_d0();
    void thread_out_image_15_V_we0();
    void thread_out_image_16_V_address0();
    void thread_out_image_16_V_ce0();
    void thread_out_image_16_V_d0();
    void thread_out_image_16_V_we0();
    void thread_out_image_17_V_address0();
    void thread_out_image_17_V_ce0();
    void thread_out_image_17_V_d0();
    void thread_out_image_17_V_we0();
    void thread_out_image_18_V_address0();
    void thread_out_image_18_V_ce0();
    void thread_out_image_18_V_d0();
    void thread_out_image_18_V_we0();
    void thread_out_image_19_V_address0();
    void thread_out_image_19_V_ce0();
    void thread_out_image_19_V_d0();
    void thread_out_image_19_V_we0();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_we0();
    void thread_out_image_20_V_address0();
    void thread_out_image_20_V_ce0();
    void thread_out_image_20_V_d0();
    void thread_out_image_20_V_we0();
    void thread_out_image_21_V_address0();
    void thread_out_image_21_V_ce0();
    void thread_out_image_21_V_d0();
    void thread_out_image_21_V_we0();
    void thread_out_image_22_V_address0();
    void thread_out_image_22_V_ce0();
    void thread_out_image_22_V_d0();
    void thread_out_image_22_V_we0();
    void thread_out_image_23_V_address0();
    void thread_out_image_23_V_ce0();
    void thread_out_image_23_V_d0();
    void thread_out_image_23_V_we0();
    void thread_out_image_24_V_address0();
    void thread_out_image_24_V_ce0();
    void thread_out_image_24_V_d0();
    void thread_out_image_24_V_we0();
    void thread_out_image_25_V_address0();
    void thread_out_image_25_V_ce0();
    void thread_out_image_25_V_d0();
    void thread_out_image_25_V_we0();
    void thread_out_image_26_V_address0();
    void thread_out_image_26_V_ce0();
    void thread_out_image_26_V_d0();
    void thread_out_image_26_V_we0();
    void thread_out_image_27_V_address0();
    void thread_out_image_27_V_ce0();
    void thread_out_image_27_V_d0();
    void thread_out_image_27_V_we0();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_we0();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_we0();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_we0();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_we0();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_we0();
    void thread_out_image_7_V_address0();
    void thread_out_image_7_V_ce0();
    void thread_out_image_7_V_d0();
    void thread_out_image_7_V_we0();
    void thread_out_image_8_V_address0();
    void thread_out_image_8_V_ce0();
    void thread_out_image_8_V_d0();
    void thread_out_image_8_V_we0();
    void thread_out_image_9_V_address0();
    void thread_out_image_9_V_ce0();
    void thread_out_image_9_V_d0();
    void thread_out_image_9_V_we0();
    void thread_p_Val2_2_fu_1652_p2();
    void thread_tmp_1_fu_1506_p2();
    void thread_tmp_3_fu_1434_p1();
    void thread_tmp_6_fu_1579_p3();
    void thread_tmp_7_cast_fu_1648_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
