================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 7,209        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   972        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   750        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   761        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   717        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   717        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   717        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   717        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   717        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   730        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   697        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   673        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   673        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   673        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   677        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   737        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------------------+------------------+-----------------+----------------+----------------+----------------+---------------+
| Function               | Location         | Compile/Link    | Unroll/Inline  | Array/Struct   | Performance    | HW Transforms |
+------------------------+------------------+-----------------+----------------+----------------+----------------+---------------+
| + SneakySnake_bit      | pipeline.cpp:679 | 7,209           | 717            | 730            | 673            | 737           |
|    NeighborhoodMap_bit | pipeline.cpp:359 | 4,936           | 296            | 307            | 294            | 338           |
|  + after_neighbohood   | pipeline.cpp:631 | 1,562           | 350            | 351            | 306            |               |
|     count_one_bit      | pipeline.cpp:326 |  946 (11 calls) | 231 (11 calls) | 231 (11 calls) | 220 (11 calls) |               |
|     largest            | pipeline.cpp:307 |   22            |                |                |                |               |
+------------------------+------------------+-----------------+----------------+----------------+----------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


