// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer6_out_dout,
        layer6_out_num_data_valid,
        layer6_out_fifo_cap,
        layer6_out_empty_n,
        layer6_out_read,
        layer8_out_din,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_full_n,
        layer8_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer6_out_dout;
input  [2:0] layer6_out_num_data_valid;
input  [2:0] layer6_out_fifo_cap;
input   layer6_out_empty_n;
output   layer6_out_read;
output  [95:0] layer8_out_din;
input  [2:0] layer8_out_num_data_valid;
input  [2:0] layer8_out_fifo_cap;
input   layer8_out_full_n;
output   layer8_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer6_out_read;
reg layer8_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_301_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer6_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer8_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] layer6_out_read_reg_2642;
wire   [0:0] icmp_ln1649_fu_472_p2;
reg   [0:0] icmp_ln1649_reg_2662;
wire   [5:0] p_Val2_270_fu_530_p2;
reg   [5:0] p_Val2_270_reg_2667;
wire   [0:0] Range1_all_ones_fu_546_p2;
reg   [0:0] Range1_all_ones_reg_2673;
wire   [0:0] Range1_all_zeros_fu_552_p2;
reg   [0:0] Range1_all_zeros_reg_2678;
wire   [0:0] icmp_ln1649_128_fu_558_p2;
reg   [0:0] icmp_ln1649_128_reg_2684;
wire   [5:0] p_Val2_272_fu_622_p2;
reg   [5:0] p_Val2_272_reg_2689;
wire   [0:0] Range1_all_ones_128_fu_638_p2;
reg   [0:0] Range1_all_ones_128_reg_2695;
wire   [0:0] Range1_all_zeros_128_fu_644_p2;
reg   [0:0] Range1_all_zeros_128_reg_2700;
wire   [0:0] icmp_ln1649_129_fu_650_p2;
reg   [0:0] icmp_ln1649_129_reg_2706;
wire   [5:0] p_Val2_274_fu_714_p2;
reg   [5:0] p_Val2_274_reg_2711;
wire   [0:0] Range1_all_ones_129_fu_730_p2;
reg   [0:0] Range1_all_ones_129_reg_2717;
wire   [0:0] Range1_all_zeros_129_fu_736_p2;
reg   [0:0] Range1_all_zeros_129_reg_2722;
wire   [0:0] icmp_ln1649_130_fu_742_p2;
reg   [0:0] icmp_ln1649_130_reg_2728;
wire   [5:0] p_Val2_276_fu_806_p2;
reg   [5:0] p_Val2_276_reg_2733;
wire   [0:0] Range1_all_ones_130_fu_822_p2;
reg   [0:0] Range1_all_ones_130_reg_2739;
wire   [0:0] Range1_all_zeros_130_fu_828_p2;
reg   [0:0] Range1_all_zeros_130_reg_2744;
wire   [0:0] icmp_ln1649_131_fu_834_p2;
reg   [0:0] icmp_ln1649_131_reg_2750;
wire   [5:0] p_Val2_277_fu_898_p2;
reg   [5:0] p_Val2_277_reg_2755;
wire   [0:0] Range1_all_ones_131_fu_914_p2;
reg   [0:0] Range1_all_ones_131_reg_2761;
wire   [0:0] Range1_all_zeros_131_fu_920_p2;
reg   [0:0] Range1_all_zeros_131_reg_2766;
wire   [0:0] icmp_ln1649_132_fu_926_p2;
reg   [0:0] icmp_ln1649_132_reg_2772;
wire   [5:0] p_Val2_278_fu_990_p2;
reg   [5:0] p_Val2_278_reg_2777;
wire   [0:0] Range1_all_ones_132_fu_1006_p2;
reg   [0:0] Range1_all_ones_132_reg_2783;
wire   [0:0] Range1_all_zeros_132_fu_1012_p2;
reg   [0:0] Range1_all_zeros_132_reg_2788;
wire   [0:0] icmp_ln1649_133_fu_1018_p2;
reg   [0:0] icmp_ln1649_133_reg_2794;
wire   [5:0] p_Val2_279_fu_1082_p2;
reg   [5:0] p_Val2_279_reg_2799;
wire   [0:0] Range1_all_ones_133_fu_1098_p2;
reg   [0:0] Range1_all_ones_133_reg_2805;
wire   [0:0] Range1_all_zeros_133_fu_1104_p2;
reg   [0:0] Range1_all_zeros_133_reg_2810;
wire   [0:0] icmp_ln1649_134_fu_1110_p2;
reg   [0:0] icmp_ln1649_134_reg_2816;
wire   [5:0] p_Val2_280_fu_1174_p2;
reg   [5:0] p_Val2_280_reg_2821;
wire   [0:0] Range1_all_ones_134_fu_1190_p2;
reg   [0:0] Range1_all_ones_134_reg_2827;
wire   [0:0] Range1_all_zeros_134_fu_1196_p2;
reg   [0:0] Range1_all_zeros_134_reg_2832;
wire   [0:0] icmp_ln1649_135_fu_1202_p2;
reg   [0:0] icmp_ln1649_135_reg_2838;
wire   [5:0] p_Val2_281_fu_1266_p2;
reg   [5:0] p_Val2_281_reg_2843;
wire   [0:0] Range1_all_ones_135_fu_1282_p2;
reg   [0:0] Range1_all_ones_135_reg_2849;
wire   [0:0] Range1_all_zeros_135_fu_1288_p2;
reg   [0:0] Range1_all_zeros_135_reg_2854;
wire   [0:0] icmp_ln1649_136_fu_1294_p2;
reg   [0:0] icmp_ln1649_136_reg_2860;
wire   [5:0] p_Val2_282_fu_1358_p2;
reg   [5:0] p_Val2_282_reg_2865;
wire   [0:0] Range1_all_ones_136_fu_1374_p2;
reg   [0:0] Range1_all_ones_136_reg_2871;
wire   [0:0] Range1_all_zeros_136_fu_1380_p2;
reg   [0:0] Range1_all_zeros_136_reg_2876;
wire   [0:0] icmp_ln1649_137_fu_1386_p2;
reg   [0:0] icmp_ln1649_137_reg_2882;
wire   [5:0] p_Val2_283_fu_1450_p2;
reg   [5:0] p_Val2_283_reg_2887;
wire   [0:0] Range1_all_ones_137_fu_1466_p2;
reg   [0:0] Range1_all_ones_137_reg_2893;
wire   [0:0] Range1_all_zeros_137_fu_1472_p2;
reg   [0:0] Range1_all_zeros_137_reg_2898;
wire   [0:0] icmp_ln1649_138_fu_1478_p2;
reg   [0:0] icmp_ln1649_138_reg_2904;
wire   [5:0] p_Val2_284_fu_1542_p2;
reg   [5:0] p_Val2_284_reg_2909;
wire   [0:0] Range1_all_ones_138_fu_1558_p2;
reg   [0:0] Range1_all_ones_138_reg_2915;
wire   [0:0] Range1_all_zeros_138_fu_1564_p2;
reg   [0:0] Range1_all_zeros_138_reg_2920;
wire   [0:0] icmp_ln1649_139_fu_1570_p2;
reg   [0:0] icmp_ln1649_139_reg_2926;
wire   [5:0] p_Val2_285_fu_1634_p2;
reg   [5:0] p_Val2_285_reg_2931;
wire   [0:0] Range1_all_ones_139_fu_1650_p2;
reg   [0:0] Range1_all_ones_139_reg_2937;
wire   [0:0] Range1_all_zeros_139_fu_1656_p2;
reg   [0:0] Range1_all_zeros_139_reg_2942;
wire   [0:0] icmp_ln1649_140_fu_1662_p2;
reg   [0:0] icmp_ln1649_140_reg_2948;
wire   [5:0] p_Val2_286_fu_1726_p2;
reg   [5:0] p_Val2_286_reg_2953;
wire   [0:0] Range1_all_ones_140_fu_1742_p2;
reg   [0:0] Range1_all_ones_140_reg_2959;
wire   [0:0] Range1_all_zeros_140_fu_1748_p2;
reg   [0:0] Range1_all_zeros_140_reg_2964;
wire   [0:0] icmp_ln1649_141_fu_1754_p2;
reg   [0:0] icmp_ln1649_141_reg_2970;
wire   [5:0] p_Val2_289_fu_1818_p2;
reg   [5:0] p_Val2_289_reg_2975;
wire   [0:0] Range1_all_ones_141_fu_1834_p2;
reg   [0:0] Range1_all_ones_141_reg_2981;
wire   [0:0] Range1_all_zeros_141_fu_1840_p2;
reg   [0:0] Range1_all_zeros_141_reg_2986;
wire   [0:0] icmp_ln1649_142_fu_1846_p2;
reg   [0:0] icmp_ln1649_142_reg_2992;
wire   [5:0] p_Val2_291_fu_1910_p2;
reg   [5:0] p_Val2_291_reg_2997;
wire   [0:0] Range1_all_ones_142_fu_1926_p2;
reg   [0:0] Range1_all_ones_142_reg_3003;
wire   [0:0] Range1_all_zeros_142_fu_1932_p2;
reg   [0:0] Range1_all_zeros_142_reg_3008;
reg   [2:0] i_fu_276;
wire   [2:0] i_18_fu_307_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_i_17;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] in_data_data_fu_318_p1;
wire   [2:0] trunc_ln828_fu_504_p1;
wire   [0:0] p_Result_s_fu_488_p3;
wire   [0:0] r_fu_508_p2;
wire   [0:0] or_ln374_fu_514_p2;
wire   [0:0] p_Result_687_fu_496_p3;
wire   [0:0] and_ln374_fu_520_p2;
wire   [5:0] p_Val2_194_fu_478_p4;
wire   [5:0] zext_ln377_fu_526_p1;
wire   [5:0] tmp_s_fu_536_p4;
wire   [15:0] in_data_data_22_fu_342_p4;
wire   [2:0] tmp_252_fu_590_p4;
wire   [0:0] p_Result_644_fu_574_p3;
wire   [0:0] r_128_fu_600_p2;
wire   [0:0] or_ln374_128_fu_606_p2;
wire   [0:0] p_Result_689_fu_582_p3;
wire   [0:0] and_ln374_128_fu_612_p2;
wire   [5:0] p_Val2_195_fu_564_p4;
wire   [5:0] zext_ln377_128_fu_618_p1;
wire   [5:0] tmp_253_fu_628_p4;
wire   [15:0] in_data_data_23_fu_352_p4;
wire   [2:0] tmp_254_fu_682_p4;
wire   [0:0] p_Result_647_fu_666_p3;
wire   [0:0] r_129_fu_692_p2;
wire   [0:0] or_ln374_129_fu_698_p2;
wire   [0:0] p_Result_691_fu_674_p3;
wire   [0:0] and_ln374_129_fu_704_p2;
wire   [5:0] p_Val2_196_fu_656_p4;
wire   [5:0] zext_ln377_129_fu_710_p1;
wire   [5:0] tmp_255_fu_720_p4;
wire   [15:0] in_data_data_24_fu_362_p4;
wire   [2:0] tmp_256_fu_774_p4;
wire   [0:0] p_Result_650_fu_758_p3;
wire   [0:0] r_130_fu_784_p2;
wire   [0:0] or_ln374_130_fu_790_p2;
wire   [0:0] p_Result_693_fu_766_p3;
wire   [0:0] and_ln374_130_fu_796_p2;
wire   [5:0] p_Val2_197_fu_748_p4;
wire   [5:0] zext_ln377_130_fu_802_p1;
wire   [5:0] tmp_257_fu_812_p4;
wire   [15:0] p_Val2_193_fu_372_p4;
wire   [2:0] tmp_fu_866_p4;
wire   [0:0] p_Result_653_fu_850_p3;
wire   [0:0] r_131_fu_876_p2;
wire   [0:0] or_ln374_131_fu_882_p2;
wire   [0:0] p_Result_695_fu_858_p3;
wire   [0:0] and_ln374_131_fu_888_p2;
wire   [5:0] p_Val2_198_fu_840_p4;
wire   [5:0] zext_ln377_131_fu_894_p1;
wire   [5:0] tmp_258_fu_904_p4;
wire   [15:0] p_Val2_112_fu_382_p4;
wire   [2:0] tmp_259_fu_958_p4;
wire   [0:0] p_Result_656_fu_942_p3;
wire   [0:0] r_132_fu_968_p2;
wire   [0:0] or_ln374_132_fu_974_p2;
wire   [0:0] p_Result_697_fu_950_p3;
wire   [0:0] and_ln374_132_fu_980_p2;
wire   [5:0] p_Val2_199_fu_932_p4;
wire   [5:0] zext_ln377_132_fu_986_p1;
wire   [5:0] tmp_260_fu_996_p4;
wire   [15:0] p_Val2_113_fu_392_p4;
wire   [2:0] tmp_261_fu_1050_p4;
wire   [0:0] p_Result_659_fu_1034_p3;
wire   [0:0] r_133_fu_1060_p2;
wire   [0:0] or_ln374_133_fu_1066_p2;
wire   [0:0] p_Result_699_fu_1042_p3;
wire   [0:0] and_ln374_133_fu_1072_p2;
wire   [5:0] p_Val2_200_fu_1024_p4;
wire   [5:0] zext_ln377_133_fu_1078_p1;
wire   [5:0] tmp_262_fu_1088_p4;
wire   [15:0] p_Val2_114_fu_402_p4;
wire   [2:0] tmp_263_fu_1142_p4;
wire   [0:0] p_Result_662_fu_1126_p3;
wire   [0:0] r_134_fu_1152_p2;
wire   [0:0] or_ln374_134_fu_1158_p2;
wire   [0:0] p_Result_701_fu_1134_p3;
wire   [0:0] and_ln374_134_fu_1164_p2;
wire   [5:0] p_Val2_201_fu_1116_p4;
wire   [5:0] zext_ln377_134_fu_1170_p1;
wire   [5:0] tmp_264_fu_1180_p4;
wire   [15:0] p_Val2_115_fu_412_p4;
wire   [2:0] tmp_265_fu_1234_p4;
wire   [0:0] p_Result_665_fu_1218_p3;
wire   [0:0] r_135_fu_1244_p2;
wire   [0:0] or_ln374_135_fu_1250_p2;
wire   [0:0] p_Result_703_fu_1226_p3;
wire   [0:0] and_ln374_135_fu_1256_p2;
wire   [5:0] p_Val2_202_fu_1208_p4;
wire   [5:0] zext_ln377_135_fu_1262_p1;
wire   [5:0] tmp_266_fu_1272_p4;
wire   [15:0] p_Val2_116_fu_422_p4;
wire   [2:0] tmp_267_fu_1326_p4;
wire   [0:0] p_Result_668_fu_1310_p3;
wire   [0:0] r_136_fu_1336_p2;
wire   [0:0] or_ln374_136_fu_1342_p2;
wire   [0:0] p_Result_705_fu_1318_p3;
wire   [0:0] and_ln374_136_fu_1348_p2;
wire   [5:0] p_Val2_203_fu_1300_p4;
wire   [5:0] zext_ln377_136_fu_1354_p1;
wire   [5:0] tmp_268_fu_1364_p4;
wire   [15:0] p_Val2_117_fu_432_p4;
wire   [2:0] tmp_269_fu_1418_p4;
wire   [0:0] p_Result_671_fu_1402_p3;
wire   [0:0] r_137_fu_1428_p2;
wire   [0:0] or_ln374_137_fu_1434_p2;
wire   [0:0] p_Result_707_fu_1410_p3;
wire   [0:0] and_ln374_137_fu_1440_p2;
wire   [5:0] p_Val2_204_fu_1392_p4;
wire   [5:0] zext_ln377_137_fu_1446_p1;
wire   [5:0] tmp_270_fu_1456_p4;
wire   [15:0] p_Val2_118_fu_442_p4;
wire   [2:0] tmp_271_fu_1510_p4;
wire   [0:0] p_Result_674_fu_1494_p3;
wire   [0:0] r_138_fu_1520_p2;
wire   [0:0] or_ln374_138_fu_1526_p2;
wire   [0:0] p_Result_709_fu_1502_p3;
wire   [0:0] and_ln374_138_fu_1532_p2;
wire   [5:0] p_Val2_205_fu_1484_p4;
wire   [5:0] zext_ln377_138_fu_1538_p1;
wire   [5:0] tmp_272_fu_1548_p4;
wire   [15:0] p_Val2_119_fu_452_p4;
wire   [2:0] tmp_273_fu_1602_p4;
wire   [0:0] p_Result_677_fu_1586_p3;
wire   [0:0] r_139_fu_1612_p2;
wire   [0:0] or_ln374_139_fu_1618_p2;
wire   [0:0] p_Result_711_fu_1594_p3;
wire   [0:0] and_ln374_139_fu_1624_p2;
wire   [5:0] p_Val2_206_fu_1576_p4;
wire   [5:0] zext_ln377_139_fu_1630_p1;
wire   [5:0] tmp_274_fu_1640_p4;
wire   [15:0] p_Val2_120_fu_462_p4;
wire   [2:0] tmp_275_fu_1694_p4;
wire   [0:0] p_Result_680_fu_1678_p3;
wire   [0:0] r_140_fu_1704_p2;
wire   [0:0] or_ln374_140_fu_1710_p2;
wire   [0:0] p_Result_713_fu_1686_p3;
wire   [0:0] and_ln374_140_fu_1716_p2;
wire   [5:0] p_Val2_207_fu_1668_p4;
wire   [5:0] zext_ln377_140_fu_1722_p1;
wire   [5:0] tmp_276_fu_1732_p4;
wire   [15:0] p_Val2_287_fu_322_p4;
wire   [2:0] tmp_277_fu_1786_p4;
wire   [0:0] p_Result_683_fu_1770_p3;
wire   [0:0] r_141_fu_1796_p2;
wire   [0:0] or_ln374_141_fu_1802_p2;
wire   [0:0] p_Result_715_fu_1778_p3;
wire   [0:0] and_ln374_141_fu_1808_p2;
wire   [5:0] p_Val2_288_fu_1760_p4;
wire   [5:0] zext_ln377_141_fu_1814_p1;
wire   [5:0] tmp_278_fu_1824_p4;
wire   [15:0] p_Val2_192_fu_332_p4;
wire   [2:0] tmp_279_fu_1878_p4;
wire   [0:0] p_Result_686_fu_1862_p3;
wire   [0:0] r_142_fu_1888_p2;
wire   [0:0] or_ln374_142_fu_1894_p2;
wire   [0:0] p_Result_717_fu_1870_p3;
wire   [0:0] and_ln374_142_fu_1900_p2;
wire   [5:0] p_Val2_290_fu_1852_p4;
wire   [5:0] zext_ln377_142_fu_1906_p1;
wire   [5:0] tmp_280_fu_1916_p4;
wire   [0:0] tmp_650_fu_1945_p3;
wire   [0:0] p_Result_688_fu_1938_p3;
wire   [0:0] select_ln888_fu_1952_p3;
wire   [0:0] deleted_zeros_fu_1958_p3;
wire   [5:0] out_data_data_fu_1965_p3;
wire   [0:0] tmp_654_fu_1986_p3;
wire   [0:0] p_Result_690_fu_1979_p3;
wire   [0:0] select_ln888_128_fu_1993_p3;
wire   [0:0] deleted_zeros_128_fu_1999_p3;
wire   [5:0] out_data_data_17_fu_2006_p3;
wire   [0:0] tmp_658_fu_2027_p3;
wire   [0:0] p_Result_692_fu_2020_p3;
wire   [0:0] select_ln888_129_fu_2034_p3;
wire   [0:0] deleted_zeros_129_fu_2040_p3;
wire   [5:0] out_data_data_19_fu_2047_p3;
wire   [0:0] tmp_662_fu_2068_p3;
wire   [0:0] p_Result_694_fu_2061_p3;
wire   [0:0] select_ln888_130_fu_2075_p3;
wire   [0:0] deleted_zeros_130_fu_2081_p3;
wire   [5:0] out_data_data_21_fu_2088_p3;
wire   [0:0] tmp_666_fu_2109_p3;
wire   [0:0] p_Result_696_fu_2102_p3;
wire   [0:0] select_ln888_131_fu_2116_p3;
wire   [0:0] deleted_zeros_131_fu_2122_p3;
wire   [5:0] out_data_data_23_fu_2129_p3;
wire   [0:0] tmp_670_fu_2150_p3;
wire   [0:0] p_Result_698_fu_2143_p3;
wire   [0:0] select_ln888_132_fu_2157_p3;
wire   [0:0] deleted_zeros_132_fu_2163_p3;
wire   [5:0] out_data_data_25_fu_2170_p3;
wire   [0:0] tmp_674_fu_2191_p3;
wire   [0:0] p_Result_700_fu_2184_p3;
wire   [0:0] select_ln888_133_fu_2198_p3;
wire   [0:0] deleted_zeros_133_fu_2204_p3;
wire   [5:0] out_data_data_27_fu_2211_p3;
wire   [0:0] tmp_678_fu_2232_p3;
wire   [0:0] p_Result_702_fu_2225_p3;
wire   [0:0] select_ln888_134_fu_2239_p3;
wire   [0:0] deleted_zeros_134_fu_2245_p3;
wire   [5:0] out_data_data_29_fu_2252_p3;
wire   [0:0] tmp_682_fu_2273_p3;
wire   [0:0] p_Result_704_fu_2266_p3;
wire   [0:0] select_ln888_135_fu_2280_p3;
wire   [0:0] deleted_zeros_135_fu_2286_p3;
wire   [5:0] select_ln302_fu_2293_p3;
wire   [0:0] tmp_686_fu_2314_p3;
wire   [0:0] p_Result_706_fu_2307_p3;
wire   [0:0] select_ln888_136_fu_2321_p3;
wire   [0:0] deleted_zeros_136_fu_2327_p3;
wire   [5:0] select_ln302_120_fu_2334_p3;
wire   [0:0] tmp_690_fu_2355_p3;
wire   [0:0] p_Result_708_fu_2348_p3;
wire   [0:0] select_ln888_137_fu_2362_p3;
wire   [0:0] deleted_zeros_137_fu_2368_p3;
wire   [5:0] select_ln302_121_fu_2375_p3;
wire   [0:0] tmp_694_fu_2396_p3;
wire   [0:0] p_Result_710_fu_2389_p3;
wire   [0:0] select_ln888_138_fu_2403_p3;
wire   [0:0] deleted_zeros_138_fu_2409_p3;
wire   [5:0] select_ln302_122_fu_2416_p3;
wire   [0:0] tmp_698_fu_2437_p3;
wire   [0:0] p_Result_712_fu_2430_p3;
wire   [0:0] select_ln888_139_fu_2444_p3;
wire   [0:0] deleted_zeros_139_fu_2450_p3;
wire   [5:0] select_ln302_123_fu_2457_p3;
wire   [0:0] tmp_702_fu_2478_p3;
wire   [0:0] p_Result_714_fu_2471_p3;
wire   [0:0] select_ln888_140_fu_2485_p3;
wire   [0:0] deleted_zeros_140_fu_2491_p3;
wire   [5:0] select_ln302_124_fu_2498_p3;
wire   [0:0] tmp_706_fu_2519_p3;
wire   [0:0] p_Result_716_fu_2512_p3;
wire   [0:0] select_ln888_141_fu_2526_p3;
wire   [0:0] deleted_zeros_141_fu_2532_p3;
wire   [5:0] select_ln302_125_fu_2539_p3;
wire   [0:0] tmp_710_fu_2560_p3;
wire   [0:0] p_Result_718_fu_2553_p3;
wire   [0:0] select_ln888_142_fu_2567_p3;
wire   [0:0] deleted_zeros_142_fu_2573_p3;
wire   [5:0] select_ln302_126_fu_2580_p3;
wire   [5:0] select_ln1649_126_fu_2587_p3;
wire   [5:0] select_ln1649_125_fu_2546_p3;
wire   [5:0] select_ln1649_124_fu_2505_p3;
wire   [5:0] select_ln1649_123_fu_2464_p3;
wire   [5:0] select_ln1649_122_fu_2423_p3;
wire   [5:0] select_ln1649_121_fu_2382_p3;
wire   [5:0] select_ln1649_120_fu_2341_p3;
wire   [5:0] select_ln1649_fu_2300_p3;
wire   [5:0] out_data_data_30_fu_2259_p3;
wire   [5:0] out_data_data_28_fu_2218_p3;
wire   [5:0] out_data_data_26_fu_2177_p3;
wire   [5:0] out_data_data_24_fu_2136_p3;
wire   [5:0] out_data_data_22_fu_2095_p3;
wire   [5:0] out_data_data_20_fu_2054_p3;
wire   [5:0] out_data_data_18_fu_2013_p3;
wire   [5:0] out_data_data_16_fu_1972_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_240;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_240)) begin
        if ((icmp_ln41_fu_301_p2 == 1'd0)) begin
            i_fu_276 <= i_18_fu_307_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_276 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Range1_all_ones_128_reg_2695 <= Range1_all_ones_128_fu_638_p2;
        Range1_all_ones_129_reg_2717 <= Range1_all_ones_129_fu_730_p2;
        Range1_all_ones_130_reg_2739 <= Range1_all_ones_130_fu_822_p2;
        Range1_all_ones_131_reg_2761 <= Range1_all_ones_131_fu_914_p2;
        Range1_all_ones_132_reg_2783 <= Range1_all_ones_132_fu_1006_p2;
        Range1_all_ones_133_reg_2805 <= Range1_all_ones_133_fu_1098_p2;
        Range1_all_ones_134_reg_2827 <= Range1_all_ones_134_fu_1190_p2;
        Range1_all_ones_135_reg_2849 <= Range1_all_ones_135_fu_1282_p2;
        Range1_all_ones_136_reg_2871 <= Range1_all_ones_136_fu_1374_p2;
        Range1_all_ones_137_reg_2893 <= Range1_all_ones_137_fu_1466_p2;
        Range1_all_ones_138_reg_2915 <= Range1_all_ones_138_fu_1558_p2;
        Range1_all_ones_139_reg_2937 <= Range1_all_ones_139_fu_1650_p2;
        Range1_all_ones_140_reg_2959 <= Range1_all_ones_140_fu_1742_p2;
        Range1_all_ones_141_reg_2981 <= Range1_all_ones_141_fu_1834_p2;
        Range1_all_ones_142_reg_3003 <= Range1_all_ones_142_fu_1926_p2;
        Range1_all_ones_reg_2673 <= Range1_all_ones_fu_546_p2;
        Range1_all_zeros_128_reg_2700 <= Range1_all_zeros_128_fu_644_p2;
        Range1_all_zeros_129_reg_2722 <= Range1_all_zeros_129_fu_736_p2;
        Range1_all_zeros_130_reg_2744 <= Range1_all_zeros_130_fu_828_p2;
        Range1_all_zeros_131_reg_2766 <= Range1_all_zeros_131_fu_920_p2;
        Range1_all_zeros_132_reg_2788 <= Range1_all_zeros_132_fu_1012_p2;
        Range1_all_zeros_133_reg_2810 <= Range1_all_zeros_133_fu_1104_p2;
        Range1_all_zeros_134_reg_2832 <= Range1_all_zeros_134_fu_1196_p2;
        Range1_all_zeros_135_reg_2854 <= Range1_all_zeros_135_fu_1288_p2;
        Range1_all_zeros_136_reg_2876 <= Range1_all_zeros_136_fu_1380_p2;
        Range1_all_zeros_137_reg_2898 <= Range1_all_zeros_137_fu_1472_p2;
        Range1_all_zeros_138_reg_2920 <= Range1_all_zeros_138_fu_1564_p2;
        Range1_all_zeros_139_reg_2942 <= Range1_all_zeros_139_fu_1656_p2;
        Range1_all_zeros_140_reg_2964 <= Range1_all_zeros_140_fu_1748_p2;
        Range1_all_zeros_141_reg_2986 <= Range1_all_zeros_141_fu_1840_p2;
        Range1_all_zeros_142_reg_3008 <= Range1_all_zeros_142_fu_1932_p2;
        Range1_all_zeros_reg_2678 <= Range1_all_zeros_fu_552_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1649_128_reg_2684 <= icmp_ln1649_128_fu_558_p2;
        icmp_ln1649_129_reg_2706 <= icmp_ln1649_129_fu_650_p2;
        icmp_ln1649_130_reg_2728 <= icmp_ln1649_130_fu_742_p2;
        icmp_ln1649_131_reg_2750 <= icmp_ln1649_131_fu_834_p2;
        icmp_ln1649_132_reg_2772 <= icmp_ln1649_132_fu_926_p2;
        icmp_ln1649_133_reg_2794 <= icmp_ln1649_133_fu_1018_p2;
        icmp_ln1649_134_reg_2816 <= icmp_ln1649_134_fu_1110_p2;
        icmp_ln1649_135_reg_2838 <= icmp_ln1649_135_fu_1202_p2;
        icmp_ln1649_136_reg_2860 <= icmp_ln1649_136_fu_1294_p2;
        icmp_ln1649_137_reg_2882 <= icmp_ln1649_137_fu_1386_p2;
        icmp_ln1649_138_reg_2904 <= icmp_ln1649_138_fu_1478_p2;
        icmp_ln1649_139_reg_2926 <= icmp_ln1649_139_fu_1570_p2;
        icmp_ln1649_140_reg_2948 <= icmp_ln1649_140_fu_1662_p2;
        icmp_ln1649_141_reg_2970 <= icmp_ln1649_141_fu_1754_p2;
        icmp_ln1649_142_reg_2992 <= icmp_ln1649_142_fu_1846_p2;
        icmp_ln1649_reg_2662 <= icmp_ln1649_fu_472_p2;
        layer6_out_read_reg_2642 <= layer6_out_dout;
        p_Val2_270_reg_2667 <= p_Val2_270_fu_530_p2;
        p_Val2_272_reg_2689 <= p_Val2_272_fu_622_p2;
        p_Val2_274_reg_2711 <= p_Val2_274_fu_714_p2;
        p_Val2_276_reg_2733 <= p_Val2_276_fu_806_p2;
        p_Val2_277_reg_2755 <= p_Val2_277_fu_898_p2;
        p_Val2_278_reg_2777 <= p_Val2_278_fu_990_p2;
        p_Val2_279_reg_2799 <= p_Val2_279_fu_1082_p2;
        p_Val2_280_reg_2821 <= p_Val2_280_fu_1174_p2;
        p_Val2_281_reg_2843 <= p_Val2_281_fu_1266_p2;
        p_Val2_282_reg_2865 <= p_Val2_282_fu_1358_p2;
        p_Val2_283_reg_2887 <= p_Val2_283_fu_1450_p2;
        p_Val2_284_reg_2909 <= p_Val2_284_fu_1542_p2;
        p_Val2_285_reg_2931 <= p_Val2_285_fu_1634_p2;
        p_Val2_286_reg_2953 <= p_Val2_286_fu_1726_p2;
        p_Val2_289_reg_2975 <= p_Val2_289_fu_1818_p2;
        p_Val2_291_reg_2997 <= p_Val2_291_fu_1910_p2;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_301_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_17 = 3'd0;
    end else begin
        ap_sig_allocacmp_i_17 = i_fu_276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer6_out_blk_n = layer6_out_empty_n;
    end else begin
        layer6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer6_out_read = 1'b1;
    end else begin
        layer6_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer8_out_blk_n = layer8_out_full_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer8_out_write = 1'b1;
    end else begin
        layer8_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_128_fu_638_p2 = ((tmp_253_fu_628_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_129_fu_730_p2 = ((tmp_255_fu_720_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_130_fu_822_p2 = ((tmp_257_fu_812_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_131_fu_914_p2 = ((tmp_258_fu_904_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_132_fu_1006_p2 = ((tmp_260_fu_996_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_133_fu_1098_p2 = ((tmp_262_fu_1088_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_134_fu_1190_p2 = ((tmp_264_fu_1180_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_135_fu_1282_p2 = ((tmp_266_fu_1272_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_136_fu_1374_p2 = ((tmp_268_fu_1364_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_137_fu_1466_p2 = ((tmp_270_fu_1456_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_138_fu_1558_p2 = ((tmp_272_fu_1548_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_139_fu_1650_p2 = ((tmp_274_fu_1640_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_140_fu_1742_p2 = ((tmp_276_fu_1732_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_141_fu_1834_p2 = ((tmp_278_fu_1824_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_142_fu_1926_p2 = ((tmp_280_fu_1916_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_546_p2 = ((tmp_s_fu_536_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_128_fu_644_p2 = ((tmp_253_fu_628_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_129_fu_736_p2 = ((tmp_255_fu_720_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_130_fu_828_p2 = ((tmp_257_fu_812_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_131_fu_920_p2 = ((tmp_258_fu_904_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_132_fu_1012_p2 = ((tmp_260_fu_996_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_133_fu_1104_p2 = ((tmp_262_fu_1088_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_134_fu_1196_p2 = ((tmp_264_fu_1180_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_135_fu_1288_p2 = ((tmp_266_fu_1272_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_136_fu_1380_p2 = ((tmp_268_fu_1364_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_137_fu_1472_p2 = ((tmp_270_fu_1456_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_138_fu_1564_p2 = ((tmp_272_fu_1548_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_139_fu_1656_p2 = ((tmp_274_fu_1640_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_140_fu_1748_p2 = ((tmp_276_fu_1732_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_141_fu_1840_p2 = ((tmp_278_fu_1824_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_142_fu_1932_p2 = ((tmp_280_fu_1916_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_552_p2 = ((tmp_s_fu_536_p4 == 6'd0) ? 1'b1 : 1'b0);

assign and_ln374_128_fu_612_p2 = (p_Result_689_fu_582_p3 & or_ln374_128_fu_606_p2);

assign and_ln374_129_fu_704_p2 = (p_Result_691_fu_674_p3 & or_ln374_129_fu_698_p2);

assign and_ln374_130_fu_796_p2 = (p_Result_693_fu_766_p3 & or_ln374_130_fu_790_p2);

assign and_ln374_131_fu_888_p2 = (p_Result_695_fu_858_p3 & or_ln374_131_fu_882_p2);

assign and_ln374_132_fu_980_p2 = (p_Result_697_fu_950_p3 & or_ln374_132_fu_974_p2);

assign and_ln374_133_fu_1072_p2 = (p_Result_699_fu_1042_p3 & or_ln374_133_fu_1066_p2);

assign and_ln374_134_fu_1164_p2 = (p_Result_701_fu_1134_p3 & or_ln374_134_fu_1158_p2);

assign and_ln374_135_fu_1256_p2 = (p_Result_703_fu_1226_p3 & or_ln374_135_fu_1250_p2);

assign and_ln374_136_fu_1348_p2 = (p_Result_705_fu_1318_p3 & or_ln374_136_fu_1342_p2);

assign and_ln374_137_fu_1440_p2 = (p_Result_707_fu_1410_p3 & or_ln374_137_fu_1434_p2);

assign and_ln374_138_fu_1532_p2 = (p_Result_709_fu_1502_p3 & or_ln374_138_fu_1526_p2);

assign and_ln374_139_fu_1624_p2 = (p_Result_711_fu_1594_p3 & or_ln374_139_fu_1618_p2);

assign and_ln374_140_fu_1716_p2 = (p_Result_713_fu_1686_p3 & or_ln374_140_fu_1710_p2);

assign and_ln374_141_fu_1808_p2 = (p_Result_715_fu_1778_p3 & or_ln374_141_fu_1802_p2);

assign and_ln374_142_fu_1900_p2 = (p_Result_717_fu_1870_p3 & or_ln374_142_fu_1894_p2);

assign and_ln374_fu_520_p2 = (p_Result_687_fu_496_p3 & or_ln374_fu_514_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer8_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((layer8_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((layer8_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer6_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer8_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_240 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign deleted_zeros_128_fu_1999_p3 = ((p_Result_690_fu_1979_p3[0:0] == 1'b1) ? select_ln888_128_fu_1993_p3 : Range1_all_zeros_128_reg_2700);

assign deleted_zeros_129_fu_2040_p3 = ((p_Result_692_fu_2020_p3[0:0] == 1'b1) ? select_ln888_129_fu_2034_p3 : Range1_all_zeros_129_reg_2722);

assign deleted_zeros_130_fu_2081_p3 = ((p_Result_694_fu_2061_p3[0:0] == 1'b1) ? select_ln888_130_fu_2075_p3 : Range1_all_zeros_130_reg_2744);

assign deleted_zeros_131_fu_2122_p3 = ((p_Result_696_fu_2102_p3[0:0] == 1'b1) ? select_ln888_131_fu_2116_p3 : Range1_all_zeros_131_reg_2766);

assign deleted_zeros_132_fu_2163_p3 = ((p_Result_698_fu_2143_p3[0:0] == 1'b1) ? select_ln888_132_fu_2157_p3 : Range1_all_zeros_132_reg_2788);

assign deleted_zeros_133_fu_2204_p3 = ((p_Result_700_fu_2184_p3[0:0] == 1'b1) ? select_ln888_133_fu_2198_p3 : Range1_all_zeros_133_reg_2810);

assign deleted_zeros_134_fu_2245_p3 = ((p_Result_702_fu_2225_p3[0:0] == 1'b1) ? select_ln888_134_fu_2239_p3 : Range1_all_zeros_134_reg_2832);

assign deleted_zeros_135_fu_2286_p3 = ((p_Result_704_fu_2266_p3[0:0] == 1'b1) ? select_ln888_135_fu_2280_p3 : Range1_all_zeros_135_reg_2854);

assign deleted_zeros_136_fu_2327_p3 = ((p_Result_706_fu_2307_p3[0:0] == 1'b1) ? select_ln888_136_fu_2321_p3 : Range1_all_zeros_136_reg_2876);

assign deleted_zeros_137_fu_2368_p3 = ((p_Result_708_fu_2348_p3[0:0] == 1'b1) ? select_ln888_137_fu_2362_p3 : Range1_all_zeros_137_reg_2898);

assign deleted_zeros_138_fu_2409_p3 = ((p_Result_710_fu_2389_p3[0:0] == 1'b1) ? select_ln888_138_fu_2403_p3 : Range1_all_zeros_138_reg_2920);

assign deleted_zeros_139_fu_2450_p3 = ((p_Result_712_fu_2430_p3[0:0] == 1'b1) ? select_ln888_139_fu_2444_p3 : Range1_all_zeros_139_reg_2942);

assign deleted_zeros_140_fu_2491_p3 = ((p_Result_714_fu_2471_p3[0:0] == 1'b1) ? select_ln888_140_fu_2485_p3 : Range1_all_zeros_140_reg_2964);

assign deleted_zeros_141_fu_2532_p3 = ((p_Result_716_fu_2512_p3[0:0] == 1'b1) ? select_ln888_141_fu_2526_p3 : Range1_all_zeros_141_reg_2986);

assign deleted_zeros_142_fu_2573_p3 = ((p_Result_718_fu_2553_p3[0:0] == 1'b1) ? select_ln888_142_fu_2567_p3 : Range1_all_zeros_142_reg_3008);

assign deleted_zeros_fu_1958_p3 = ((p_Result_688_fu_1938_p3[0:0] == 1'b1) ? select_ln888_fu_1952_p3 : Range1_all_zeros_reg_2678);

assign i_18_fu_307_p2 = (ap_sig_allocacmp_i_17 + 3'd1);

assign icmp_ln1649_128_fu_558_p2 = (($signed(in_data_data_22_fu_342_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_129_fu_650_p2 = (($signed(in_data_data_23_fu_352_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_130_fu_742_p2 = (($signed(in_data_data_24_fu_362_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_131_fu_834_p2 = (($signed(p_Val2_193_fu_372_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_132_fu_926_p2 = (($signed(p_Val2_112_fu_382_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_133_fu_1018_p2 = (($signed(p_Val2_113_fu_392_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_134_fu_1110_p2 = (($signed(p_Val2_114_fu_402_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_135_fu_1202_p2 = (($signed(p_Val2_115_fu_412_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_136_fu_1294_p2 = (($signed(p_Val2_116_fu_422_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_137_fu_1386_p2 = (($signed(p_Val2_117_fu_432_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_138_fu_1478_p2 = (($signed(p_Val2_118_fu_442_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_139_fu_1570_p2 = (($signed(p_Val2_119_fu_452_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_140_fu_1662_p2 = (($signed(p_Val2_120_fu_462_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_141_fu_1754_p2 = (($signed(p_Val2_287_fu_322_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_142_fu_1846_p2 = (($signed(p_Val2_192_fu_332_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_472_p2 = (($signed(in_data_data_fu_318_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_301_p2 = ((ap_sig_allocacmp_i_17 == 3'd4) ? 1'b1 : 1'b0);

assign in_data_data_22_fu_342_p4 = {{layer6_out_dout[31:16]}};

assign in_data_data_23_fu_352_p4 = {{layer6_out_dout[47:32]}};

assign in_data_data_24_fu_362_p4 = {{layer6_out_dout[63:48]}};

assign in_data_data_fu_318_p1 = layer6_out_dout[15:0];

assign layer8_out_din = {{{{{{{{{{{{{{{{select_ln1649_126_fu_2587_p3}, {select_ln1649_125_fu_2546_p3}}, {select_ln1649_124_fu_2505_p3}}, {select_ln1649_123_fu_2464_p3}}, {select_ln1649_122_fu_2423_p3}}, {select_ln1649_121_fu_2382_p3}}, {select_ln1649_120_fu_2341_p3}}, {select_ln1649_fu_2300_p3}}, {out_data_data_30_fu_2259_p3}}, {out_data_data_28_fu_2218_p3}}, {out_data_data_26_fu_2177_p3}}, {out_data_data_24_fu_2136_p3}}, {out_data_data_22_fu_2095_p3}}, {out_data_data_20_fu_2054_p3}}, {out_data_data_18_fu_2013_p3}}, {out_data_data_16_fu_1972_p3}};

assign or_ln374_128_fu_606_p2 = (r_128_fu_600_p2 | p_Result_644_fu_574_p3);

assign or_ln374_129_fu_698_p2 = (r_129_fu_692_p2 | p_Result_647_fu_666_p3);

assign or_ln374_130_fu_790_p2 = (r_130_fu_784_p2 | p_Result_650_fu_758_p3);

assign or_ln374_131_fu_882_p2 = (r_131_fu_876_p2 | p_Result_653_fu_850_p3);

assign or_ln374_132_fu_974_p2 = (r_132_fu_968_p2 | p_Result_656_fu_942_p3);

assign or_ln374_133_fu_1066_p2 = (r_133_fu_1060_p2 | p_Result_659_fu_1034_p3);

assign or_ln374_134_fu_1158_p2 = (r_134_fu_1152_p2 | p_Result_662_fu_1126_p3);

assign or_ln374_135_fu_1250_p2 = (r_135_fu_1244_p2 | p_Result_665_fu_1218_p3);

assign or_ln374_136_fu_1342_p2 = (r_136_fu_1336_p2 | p_Result_668_fu_1310_p3);

assign or_ln374_137_fu_1434_p2 = (r_137_fu_1428_p2 | p_Result_671_fu_1402_p3);

assign or_ln374_138_fu_1526_p2 = (r_138_fu_1520_p2 | p_Result_674_fu_1494_p3);

assign or_ln374_139_fu_1618_p2 = (r_139_fu_1612_p2 | p_Result_677_fu_1586_p3);

assign or_ln374_140_fu_1710_p2 = (r_140_fu_1704_p2 | p_Result_680_fu_1678_p3);

assign or_ln374_141_fu_1802_p2 = (r_141_fu_1796_p2 | p_Result_683_fu_1770_p3);

assign or_ln374_142_fu_1894_p2 = (r_142_fu_1888_p2 | p_Result_686_fu_1862_p3);

assign or_ln374_fu_514_p2 = (r_fu_508_p2 | p_Result_s_fu_488_p3);

assign out_data_data_16_fu_1972_p3 = ((icmp_ln1649_reg_2662[0:0] == 1'b1) ? out_data_data_fu_1965_p3 : 6'd0);

assign out_data_data_17_fu_2006_p3 = ((deleted_zeros_128_fu_1999_p3[0:0] == 1'b1) ? p_Val2_272_reg_2689 : 6'd63);

assign out_data_data_18_fu_2013_p3 = ((icmp_ln1649_128_reg_2684[0:0] == 1'b1) ? out_data_data_17_fu_2006_p3 : 6'd0);

assign out_data_data_19_fu_2047_p3 = ((deleted_zeros_129_fu_2040_p3[0:0] == 1'b1) ? p_Val2_274_reg_2711 : 6'd63);

assign out_data_data_20_fu_2054_p3 = ((icmp_ln1649_129_reg_2706[0:0] == 1'b1) ? out_data_data_19_fu_2047_p3 : 6'd0);

assign out_data_data_21_fu_2088_p3 = ((deleted_zeros_130_fu_2081_p3[0:0] == 1'b1) ? p_Val2_276_reg_2733 : 6'd63);

assign out_data_data_22_fu_2095_p3 = ((icmp_ln1649_130_reg_2728[0:0] == 1'b1) ? out_data_data_21_fu_2088_p3 : 6'd0);

assign out_data_data_23_fu_2129_p3 = ((deleted_zeros_131_fu_2122_p3[0:0] == 1'b1) ? p_Val2_277_reg_2755 : 6'd63);

assign out_data_data_24_fu_2136_p3 = ((icmp_ln1649_131_reg_2750[0:0] == 1'b1) ? out_data_data_23_fu_2129_p3 : 6'd0);

assign out_data_data_25_fu_2170_p3 = ((deleted_zeros_132_fu_2163_p3[0:0] == 1'b1) ? p_Val2_278_reg_2777 : 6'd63);

assign out_data_data_26_fu_2177_p3 = ((icmp_ln1649_132_reg_2772[0:0] == 1'b1) ? out_data_data_25_fu_2170_p3 : 6'd0);

assign out_data_data_27_fu_2211_p3 = ((deleted_zeros_133_fu_2204_p3[0:0] == 1'b1) ? p_Val2_279_reg_2799 : 6'd63);

assign out_data_data_28_fu_2218_p3 = ((icmp_ln1649_133_reg_2794[0:0] == 1'b1) ? out_data_data_27_fu_2211_p3 : 6'd0);

assign out_data_data_29_fu_2252_p3 = ((deleted_zeros_134_fu_2245_p3[0:0] == 1'b1) ? p_Val2_280_reg_2821 : 6'd63);

assign out_data_data_30_fu_2259_p3 = ((icmp_ln1649_134_reg_2816[0:0] == 1'b1) ? out_data_data_29_fu_2252_p3 : 6'd0);

assign out_data_data_fu_1965_p3 = ((deleted_zeros_fu_1958_p3[0:0] == 1'b1) ? p_Val2_270_reg_2667 : 6'd63);

assign p_Result_644_fu_574_p3 = layer6_out_dout[32'd20];

assign p_Result_647_fu_666_p3 = layer6_out_dout[32'd36];

assign p_Result_650_fu_758_p3 = layer6_out_dout[32'd52];

assign p_Result_653_fu_850_p3 = layer6_out_dout[32'd68];

assign p_Result_656_fu_942_p3 = layer6_out_dout[32'd84];

assign p_Result_659_fu_1034_p3 = layer6_out_dout[32'd100];

assign p_Result_662_fu_1126_p3 = layer6_out_dout[32'd116];

assign p_Result_665_fu_1218_p3 = layer6_out_dout[32'd132];

assign p_Result_668_fu_1310_p3 = layer6_out_dout[32'd148];

assign p_Result_671_fu_1402_p3 = layer6_out_dout[32'd164];

assign p_Result_674_fu_1494_p3 = layer6_out_dout[32'd180];

assign p_Result_677_fu_1586_p3 = layer6_out_dout[32'd196];

assign p_Result_680_fu_1678_p3 = layer6_out_dout[32'd212];

assign p_Result_683_fu_1770_p3 = layer6_out_dout[32'd228];

assign p_Result_686_fu_1862_p3 = layer6_out_dout[32'd244];

assign p_Result_687_fu_496_p3 = layer6_out_dout[32'd3];

assign p_Result_688_fu_1938_p3 = layer6_out_read_reg_2642[32'd9];

assign p_Result_689_fu_582_p3 = layer6_out_dout[32'd19];

assign p_Result_690_fu_1979_p3 = layer6_out_read_reg_2642[32'd25];

assign p_Result_691_fu_674_p3 = layer6_out_dout[32'd35];

assign p_Result_692_fu_2020_p3 = layer6_out_read_reg_2642[32'd41];

assign p_Result_693_fu_766_p3 = layer6_out_dout[32'd51];

assign p_Result_694_fu_2061_p3 = layer6_out_read_reg_2642[32'd57];

assign p_Result_695_fu_858_p3 = layer6_out_dout[32'd67];

assign p_Result_696_fu_2102_p3 = layer6_out_read_reg_2642[32'd73];

assign p_Result_697_fu_950_p3 = layer6_out_dout[32'd83];

assign p_Result_698_fu_2143_p3 = layer6_out_read_reg_2642[32'd89];

assign p_Result_699_fu_1042_p3 = layer6_out_dout[32'd99];

assign p_Result_700_fu_2184_p3 = layer6_out_read_reg_2642[32'd105];

assign p_Result_701_fu_1134_p3 = layer6_out_dout[32'd115];

assign p_Result_702_fu_2225_p3 = layer6_out_read_reg_2642[32'd121];

assign p_Result_703_fu_1226_p3 = layer6_out_dout[32'd131];

assign p_Result_704_fu_2266_p3 = layer6_out_read_reg_2642[32'd137];

assign p_Result_705_fu_1318_p3 = layer6_out_dout[32'd147];

assign p_Result_706_fu_2307_p3 = layer6_out_read_reg_2642[32'd153];

assign p_Result_707_fu_1410_p3 = layer6_out_dout[32'd163];

assign p_Result_708_fu_2348_p3 = layer6_out_read_reg_2642[32'd169];

assign p_Result_709_fu_1502_p3 = layer6_out_dout[32'd179];

assign p_Result_710_fu_2389_p3 = layer6_out_read_reg_2642[32'd185];

assign p_Result_711_fu_1594_p3 = layer6_out_dout[32'd195];

assign p_Result_712_fu_2430_p3 = layer6_out_read_reg_2642[32'd201];

assign p_Result_713_fu_1686_p3 = layer6_out_dout[32'd211];

assign p_Result_714_fu_2471_p3 = layer6_out_read_reg_2642[32'd217];

assign p_Result_715_fu_1778_p3 = layer6_out_dout[32'd227];

assign p_Result_716_fu_2512_p3 = layer6_out_read_reg_2642[32'd233];

assign p_Result_717_fu_1870_p3 = layer6_out_dout[32'd243];

assign p_Result_718_fu_2553_p3 = layer6_out_read_reg_2642[32'd249];

assign p_Result_s_fu_488_p3 = layer6_out_dout[32'd4];

assign p_Val2_112_fu_382_p4 = {{layer6_out_dout[95:80]}};

assign p_Val2_113_fu_392_p4 = {{layer6_out_dout[111:96]}};

assign p_Val2_114_fu_402_p4 = {{layer6_out_dout[127:112]}};

assign p_Val2_115_fu_412_p4 = {{layer6_out_dout[143:128]}};

assign p_Val2_116_fu_422_p4 = {{layer6_out_dout[159:144]}};

assign p_Val2_117_fu_432_p4 = {{layer6_out_dout[175:160]}};

assign p_Val2_118_fu_442_p4 = {{layer6_out_dout[191:176]}};

assign p_Val2_119_fu_452_p4 = {{layer6_out_dout[207:192]}};

assign p_Val2_120_fu_462_p4 = {{layer6_out_dout[223:208]}};

assign p_Val2_192_fu_332_p4 = {{layer6_out_dout[255:240]}};

assign p_Val2_193_fu_372_p4 = {{layer6_out_dout[79:64]}};

assign p_Val2_194_fu_478_p4 = {{layer6_out_dout[9:4]}};

assign p_Val2_195_fu_564_p4 = {{layer6_out_dout[25:20]}};

assign p_Val2_196_fu_656_p4 = {{layer6_out_dout[41:36]}};

assign p_Val2_197_fu_748_p4 = {{layer6_out_dout[57:52]}};

assign p_Val2_198_fu_840_p4 = {{layer6_out_dout[73:68]}};

assign p_Val2_199_fu_932_p4 = {{layer6_out_dout[89:84]}};

assign p_Val2_200_fu_1024_p4 = {{layer6_out_dout[105:100]}};

assign p_Val2_201_fu_1116_p4 = {{layer6_out_dout[121:116]}};

assign p_Val2_202_fu_1208_p4 = {{layer6_out_dout[137:132]}};

assign p_Val2_203_fu_1300_p4 = {{layer6_out_dout[153:148]}};

assign p_Val2_204_fu_1392_p4 = {{layer6_out_dout[169:164]}};

assign p_Val2_205_fu_1484_p4 = {{layer6_out_dout[185:180]}};

assign p_Val2_206_fu_1576_p4 = {{layer6_out_dout[201:196]}};

assign p_Val2_207_fu_1668_p4 = {{layer6_out_dout[217:212]}};

assign p_Val2_270_fu_530_p2 = (p_Val2_194_fu_478_p4 + zext_ln377_fu_526_p1);

assign p_Val2_272_fu_622_p2 = (p_Val2_195_fu_564_p4 + zext_ln377_128_fu_618_p1);

assign p_Val2_274_fu_714_p2 = (p_Val2_196_fu_656_p4 + zext_ln377_129_fu_710_p1);

assign p_Val2_276_fu_806_p2 = (p_Val2_197_fu_748_p4 + zext_ln377_130_fu_802_p1);

assign p_Val2_277_fu_898_p2 = (p_Val2_198_fu_840_p4 + zext_ln377_131_fu_894_p1);

assign p_Val2_278_fu_990_p2 = (p_Val2_199_fu_932_p4 + zext_ln377_132_fu_986_p1);

assign p_Val2_279_fu_1082_p2 = (p_Val2_200_fu_1024_p4 + zext_ln377_133_fu_1078_p1);

assign p_Val2_280_fu_1174_p2 = (p_Val2_201_fu_1116_p4 + zext_ln377_134_fu_1170_p1);

assign p_Val2_281_fu_1266_p2 = (p_Val2_202_fu_1208_p4 + zext_ln377_135_fu_1262_p1);

assign p_Val2_282_fu_1358_p2 = (p_Val2_203_fu_1300_p4 + zext_ln377_136_fu_1354_p1);

assign p_Val2_283_fu_1450_p2 = (p_Val2_204_fu_1392_p4 + zext_ln377_137_fu_1446_p1);

assign p_Val2_284_fu_1542_p2 = (p_Val2_205_fu_1484_p4 + zext_ln377_138_fu_1538_p1);

assign p_Val2_285_fu_1634_p2 = (p_Val2_206_fu_1576_p4 + zext_ln377_139_fu_1630_p1);

assign p_Val2_286_fu_1726_p2 = (p_Val2_207_fu_1668_p4 + zext_ln377_140_fu_1722_p1);

assign p_Val2_287_fu_322_p4 = {{layer6_out_dout[239:224]}};

assign p_Val2_288_fu_1760_p4 = {{layer6_out_dout[233:228]}};

assign p_Val2_289_fu_1818_p2 = (p_Val2_288_fu_1760_p4 + zext_ln377_141_fu_1814_p1);

assign p_Val2_290_fu_1852_p4 = {{layer6_out_dout[249:244]}};

assign p_Val2_291_fu_1910_p2 = (p_Val2_290_fu_1852_p4 + zext_ln377_142_fu_1906_p1);

assign r_128_fu_600_p2 = ((tmp_252_fu_590_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_129_fu_692_p2 = ((tmp_254_fu_682_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_130_fu_784_p2 = ((tmp_256_fu_774_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_131_fu_876_p2 = ((tmp_fu_866_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_132_fu_968_p2 = ((tmp_259_fu_958_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_133_fu_1060_p2 = ((tmp_261_fu_1050_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_134_fu_1152_p2 = ((tmp_263_fu_1142_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_135_fu_1244_p2 = ((tmp_265_fu_1234_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_136_fu_1336_p2 = ((tmp_267_fu_1326_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_137_fu_1428_p2 = ((tmp_269_fu_1418_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_138_fu_1520_p2 = ((tmp_271_fu_1510_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_139_fu_1612_p2 = ((tmp_273_fu_1602_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_140_fu_1704_p2 = ((tmp_275_fu_1694_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_141_fu_1796_p2 = ((tmp_277_fu_1786_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_142_fu_1888_p2 = ((tmp_279_fu_1878_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_fu_508_p2 = ((trunc_ln828_fu_504_p1 != 3'd0) ? 1'b1 : 1'b0);

assign select_ln1649_120_fu_2341_p3 = ((icmp_ln1649_136_reg_2860[0:0] == 1'b1) ? select_ln302_120_fu_2334_p3 : 6'd0);

assign select_ln1649_121_fu_2382_p3 = ((icmp_ln1649_137_reg_2882[0:0] == 1'b1) ? select_ln302_121_fu_2375_p3 : 6'd0);

assign select_ln1649_122_fu_2423_p3 = ((icmp_ln1649_138_reg_2904[0:0] == 1'b1) ? select_ln302_122_fu_2416_p3 : 6'd0);

assign select_ln1649_123_fu_2464_p3 = ((icmp_ln1649_139_reg_2926[0:0] == 1'b1) ? select_ln302_123_fu_2457_p3 : 6'd0);

assign select_ln1649_124_fu_2505_p3 = ((icmp_ln1649_140_reg_2948[0:0] == 1'b1) ? select_ln302_124_fu_2498_p3 : 6'd0);

assign select_ln1649_125_fu_2546_p3 = ((icmp_ln1649_141_reg_2970[0:0] == 1'b1) ? select_ln302_125_fu_2539_p3 : 6'd0);

assign select_ln1649_126_fu_2587_p3 = ((icmp_ln1649_142_reg_2992[0:0] == 1'b1) ? select_ln302_126_fu_2580_p3 : 6'd0);

assign select_ln1649_fu_2300_p3 = ((icmp_ln1649_135_reg_2838[0:0] == 1'b1) ? select_ln302_fu_2293_p3 : 6'd0);

assign select_ln302_120_fu_2334_p3 = ((deleted_zeros_136_fu_2327_p3[0:0] == 1'b1) ? p_Val2_282_reg_2865 : 6'd63);

assign select_ln302_121_fu_2375_p3 = ((deleted_zeros_137_fu_2368_p3[0:0] == 1'b1) ? p_Val2_283_reg_2887 : 6'd63);

assign select_ln302_122_fu_2416_p3 = ((deleted_zeros_138_fu_2409_p3[0:0] == 1'b1) ? p_Val2_284_reg_2909 : 6'd63);

assign select_ln302_123_fu_2457_p3 = ((deleted_zeros_139_fu_2450_p3[0:0] == 1'b1) ? p_Val2_285_reg_2931 : 6'd63);

assign select_ln302_124_fu_2498_p3 = ((deleted_zeros_140_fu_2491_p3[0:0] == 1'b1) ? p_Val2_286_reg_2953 : 6'd63);

assign select_ln302_125_fu_2539_p3 = ((deleted_zeros_141_fu_2532_p3[0:0] == 1'b1) ? p_Val2_289_reg_2975 : 6'd63);

assign select_ln302_126_fu_2580_p3 = ((deleted_zeros_142_fu_2573_p3[0:0] == 1'b1) ? p_Val2_291_reg_2997 : 6'd63);

assign select_ln302_fu_2293_p3 = ((deleted_zeros_135_fu_2286_p3[0:0] == 1'b1) ? p_Val2_281_reg_2843 : 6'd63);

assign select_ln888_128_fu_1993_p3 = ((tmp_654_fu_1986_p3[0:0] == 1'b1) ? Range1_all_zeros_128_reg_2700 : Range1_all_ones_128_reg_2695);

assign select_ln888_129_fu_2034_p3 = ((tmp_658_fu_2027_p3[0:0] == 1'b1) ? Range1_all_zeros_129_reg_2722 : Range1_all_ones_129_reg_2717);

assign select_ln888_130_fu_2075_p3 = ((tmp_662_fu_2068_p3[0:0] == 1'b1) ? Range1_all_zeros_130_reg_2744 : Range1_all_ones_130_reg_2739);

assign select_ln888_131_fu_2116_p3 = ((tmp_666_fu_2109_p3[0:0] == 1'b1) ? Range1_all_zeros_131_reg_2766 : Range1_all_ones_131_reg_2761);

assign select_ln888_132_fu_2157_p3 = ((tmp_670_fu_2150_p3[0:0] == 1'b1) ? Range1_all_zeros_132_reg_2788 : Range1_all_ones_132_reg_2783);

assign select_ln888_133_fu_2198_p3 = ((tmp_674_fu_2191_p3[0:0] == 1'b1) ? Range1_all_zeros_133_reg_2810 : Range1_all_ones_133_reg_2805);

assign select_ln888_134_fu_2239_p3 = ((tmp_678_fu_2232_p3[0:0] == 1'b1) ? Range1_all_zeros_134_reg_2832 : Range1_all_ones_134_reg_2827);

assign select_ln888_135_fu_2280_p3 = ((tmp_682_fu_2273_p3[0:0] == 1'b1) ? Range1_all_zeros_135_reg_2854 : Range1_all_ones_135_reg_2849);

assign select_ln888_136_fu_2321_p3 = ((tmp_686_fu_2314_p3[0:0] == 1'b1) ? Range1_all_zeros_136_reg_2876 : Range1_all_ones_136_reg_2871);

assign select_ln888_137_fu_2362_p3 = ((tmp_690_fu_2355_p3[0:0] == 1'b1) ? Range1_all_zeros_137_reg_2898 : Range1_all_ones_137_reg_2893);

assign select_ln888_138_fu_2403_p3 = ((tmp_694_fu_2396_p3[0:0] == 1'b1) ? Range1_all_zeros_138_reg_2920 : Range1_all_ones_138_reg_2915);

assign select_ln888_139_fu_2444_p3 = ((tmp_698_fu_2437_p3[0:0] == 1'b1) ? Range1_all_zeros_139_reg_2942 : Range1_all_ones_139_reg_2937);

assign select_ln888_140_fu_2485_p3 = ((tmp_702_fu_2478_p3[0:0] == 1'b1) ? Range1_all_zeros_140_reg_2964 : Range1_all_ones_140_reg_2959);

assign select_ln888_141_fu_2526_p3 = ((tmp_706_fu_2519_p3[0:0] == 1'b1) ? Range1_all_zeros_141_reg_2986 : Range1_all_ones_141_reg_2981);

assign select_ln888_142_fu_2567_p3 = ((tmp_710_fu_2560_p3[0:0] == 1'b1) ? Range1_all_zeros_142_reg_3008 : Range1_all_ones_142_reg_3003);

assign select_ln888_fu_1952_p3 = ((tmp_650_fu_1945_p3[0:0] == 1'b1) ? Range1_all_zeros_reg_2678 : Range1_all_ones_reg_2673);

assign start_out = real_start;

assign tmp_252_fu_590_p4 = {{layer6_out_dout[18:16]}};

assign tmp_253_fu_628_p4 = {{layer6_out_dout[31:26]}};

assign tmp_254_fu_682_p4 = {{layer6_out_dout[34:32]}};

assign tmp_255_fu_720_p4 = {{layer6_out_dout[47:42]}};

assign tmp_256_fu_774_p4 = {{layer6_out_dout[50:48]}};

assign tmp_257_fu_812_p4 = {{layer6_out_dout[63:58]}};

assign tmp_258_fu_904_p4 = {{layer6_out_dout[79:74]}};

assign tmp_259_fu_958_p4 = {{layer6_out_dout[82:80]}};

assign tmp_260_fu_996_p4 = {{layer6_out_dout[95:90]}};

assign tmp_261_fu_1050_p4 = {{layer6_out_dout[98:96]}};

assign tmp_262_fu_1088_p4 = {{layer6_out_dout[111:106]}};

assign tmp_263_fu_1142_p4 = {{layer6_out_dout[114:112]}};

assign tmp_264_fu_1180_p4 = {{layer6_out_dout[127:122]}};

assign tmp_265_fu_1234_p4 = {{layer6_out_dout[130:128]}};

assign tmp_266_fu_1272_p4 = {{layer6_out_dout[143:138]}};

assign tmp_267_fu_1326_p4 = {{layer6_out_dout[146:144]}};

assign tmp_268_fu_1364_p4 = {{layer6_out_dout[159:154]}};

assign tmp_269_fu_1418_p4 = {{layer6_out_dout[162:160]}};

assign tmp_270_fu_1456_p4 = {{layer6_out_dout[175:170]}};

assign tmp_271_fu_1510_p4 = {{layer6_out_dout[178:176]}};

assign tmp_272_fu_1548_p4 = {{layer6_out_dout[191:186]}};

assign tmp_273_fu_1602_p4 = {{layer6_out_dout[194:192]}};

assign tmp_274_fu_1640_p4 = {{layer6_out_dout[207:202]}};

assign tmp_275_fu_1694_p4 = {{layer6_out_dout[210:208]}};

assign tmp_276_fu_1732_p4 = {{layer6_out_dout[223:218]}};

assign tmp_277_fu_1786_p4 = {{layer6_out_dout[226:224]}};

assign tmp_278_fu_1824_p4 = {{layer6_out_dout[239:234]}};

assign tmp_279_fu_1878_p4 = {{layer6_out_dout[242:240]}};

assign tmp_280_fu_1916_p4 = {{layer6_out_dout[255:250]}};

assign tmp_650_fu_1945_p3 = p_Val2_270_reg_2667[32'd5];

assign tmp_654_fu_1986_p3 = p_Val2_272_reg_2689[32'd5];

assign tmp_658_fu_2027_p3 = p_Val2_274_reg_2711[32'd5];

assign tmp_662_fu_2068_p3 = p_Val2_276_reg_2733[32'd5];

assign tmp_666_fu_2109_p3 = p_Val2_277_reg_2755[32'd5];

assign tmp_670_fu_2150_p3 = p_Val2_278_reg_2777[32'd5];

assign tmp_674_fu_2191_p3 = p_Val2_279_reg_2799[32'd5];

assign tmp_678_fu_2232_p3 = p_Val2_280_reg_2821[32'd5];

assign tmp_682_fu_2273_p3 = p_Val2_281_reg_2843[32'd5];

assign tmp_686_fu_2314_p3 = p_Val2_282_reg_2865[32'd5];

assign tmp_690_fu_2355_p3 = p_Val2_283_reg_2887[32'd5];

assign tmp_694_fu_2396_p3 = p_Val2_284_reg_2909[32'd5];

assign tmp_698_fu_2437_p3 = p_Val2_285_reg_2931[32'd5];

assign tmp_702_fu_2478_p3 = p_Val2_286_reg_2953[32'd5];

assign tmp_706_fu_2519_p3 = p_Val2_289_reg_2975[32'd5];

assign tmp_710_fu_2560_p3 = p_Val2_291_reg_2997[32'd5];

assign tmp_fu_866_p4 = {{layer6_out_dout[66:64]}};

assign tmp_s_fu_536_p4 = {{layer6_out_dout[15:10]}};

assign trunc_ln828_fu_504_p1 = layer6_out_dout[2:0];

assign zext_ln377_128_fu_618_p1 = and_ln374_128_fu_612_p2;

assign zext_ln377_129_fu_710_p1 = and_ln374_129_fu_704_p2;

assign zext_ln377_130_fu_802_p1 = and_ln374_130_fu_796_p2;

assign zext_ln377_131_fu_894_p1 = and_ln374_131_fu_888_p2;

assign zext_ln377_132_fu_986_p1 = and_ln374_132_fu_980_p2;

assign zext_ln377_133_fu_1078_p1 = and_ln374_133_fu_1072_p2;

assign zext_ln377_134_fu_1170_p1 = and_ln374_134_fu_1164_p2;

assign zext_ln377_135_fu_1262_p1 = and_ln374_135_fu_1256_p2;

assign zext_ln377_136_fu_1354_p1 = and_ln374_136_fu_1348_p2;

assign zext_ln377_137_fu_1446_p1 = and_ln374_137_fu_1440_p2;

assign zext_ln377_138_fu_1538_p1 = and_ln374_138_fu_1532_p2;

assign zext_ln377_139_fu_1630_p1 = and_ln374_139_fu_1624_p2;

assign zext_ln377_140_fu_1722_p1 = and_ln374_140_fu_1716_p2;

assign zext_ln377_141_fu_1814_p1 = and_ln374_141_fu_1808_p2;

assign zext_ln377_142_fu_1906_p1 = and_ln374_142_fu_1900_p2;

assign zext_ln377_fu_526_p1 = and_ln374_fu_520_p2;

endmodule //alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s
