

================================================================
== Synthesis Summary Report of 'MAC'
================================================================
+ General Information: 
    * Date:           Wed Oct 30 08:48:08 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        MAC
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |          |          |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ MAC               |     -|  1.23|        -|       -|         -|        -|     -|        no|     -|  8 (8%)|  929 (2%)|  879 (4%)|    -|
    | o VITIS_LOOP_26_1  |    II|  7.30|        -|       -|        18|       13|     -|       yes|     -|       -|         -|         -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 32       |
| ap_return |         | 32       |
| b         | ap_none | 32       |
| c         | ap_none | 32       |
| j         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | float    |
| b        | in        | float    |
| c        | in        | float    |
| j        | in        | int      |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
| j        | j            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| + MAC                                   | 8   |        |          |      |         |         |
|   i_1_fu_161_p2                         | -   |        | i_1      | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul      | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul2     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | y_1      | fsub | fulldsp | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul4     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | z_1      | fsub | fulldsp | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | pow_1    | fmul | maxdsp  | 3       |
+-----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

