vendor_name = ModelSim
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej13/ej13.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej13/Waveform.vwf
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej13/db/ej13.cbx.xml
design_name = ej13
instance = comp, \output0~output , output0~output, ej13, 1
instance = comp, \s[1]~input , s[1]~input, ej13, 1
instance = comp, \d2~input , d2~input, ej13, 1
instance = comp, \d3~input , d3~input, ej13, 1
instance = comp, \d0~input , d0~input, ej13, 1
instance = comp, \s[0]~input , s[0]~input, ej13, 1
instance = comp, \d1~input , d1~input, ej13, 1
instance = comp, \Mux0~0 , Mux0~0, ej13, 1
instance = comp, \Mux0~1 , Mux0~1, ej13, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
