Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.11 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.056 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.064 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.05 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.013 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.006 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.001 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 6.5e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.19 0.19 (RCEX-011)
Information: Library Derived Horizontal Res : 0.048 0.048 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.047 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.041 (RCEX-011)

Generating congestion map using Zroute global route ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc 2934 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Ignore 38 top cell ports with no pins. (ZRT-027)
Warning: Pin U19878/c of net n20690 has no valid shapes to connect. (ZRT-100)
Warning: Pin U19878/d of net n20691 has no valid shapes to connect. (ZRT-100)
Warning: Pin U20126/a of net din1[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin U20126/o of net n23161 has no valid shapes to connect. (ZRT-100)
Warning: Pin fifo0/U2205/a of net fifo0/n1433 has no valid shapes to connect. (ZRT-100)
Warning: Pin fifo0/U2205/b of net fifo0/n1432 has no valid shapes to connect. (ZRT-100)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   64  Alloctr   67  Proc   32 
[End of Read DB] Total (MB): Used   69  Alloctr   72  Proc 2966 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,185.50,185.54)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   90  Proc 2966 
Net statistics:
Total number of nets     = 37574
Number of nets to route  = 36830
Number of single or zero port nets = 41
703 nets are fully connected,
 of which 703 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build All Nets] Total (MB): Used  101  Alloctr  105  Proc 2966 
Average gCell capacity  2.74	 on layer (1)	 m0
Average gCell capacity  2.77	 on layer (2)	 m1
Average gCell capacity  4.25	 on layer (3)	 m2
Average gCell capacity  7.67	 on layer (4)	 m3
Average gCell capacity  7.12	 on layer (5)	 m4
Average gCell capacity  7.67	 on layer (6)	 m5
Average gCell capacity  4.98	 on layer (7)	 m6
Average gCell capacity  3.56	 on layer (8)	 m7
Average gCell capacity  1.58	 on layer (9)	 m8
Average gCell capacity  0.37	 on layer (10)	 m9
Average gCell capacity  0.00	 on layer (11)	 tm1
Average gCell capacity  0.00	 on layer (12)	 c4
Average number of tracks per gCell 7.13	 on layer (1)	 m0
Average number of tracks per gCell 5.70	 on layer (2)	 m1
Average number of tracks per gCell 7.68	 on layer (3)	 m2
Average number of tracks per gCell 7.67	 on layer (4)	 m3
Average number of tracks per gCell 7.13	 on layer (5)	 m4
Average number of tracks per gCell 7.67	 on layer (6)	 m5
Average number of tracks per gCell 4.99	 on layer (7)	 m6
Average number of tracks per gCell 3.56	 on layer (8)	 m7
Average number of tracks per gCell 1.58	 on layer (9)	 m8
Average number of tracks per gCell 0.37	 on layer (10)	 m9
Average number of tracks per gCell 0.03	 on layer (11)	 tm1
Average number of tracks per gCell 0.00	 on layer (12)	 c4
Number of gCells = 2594700
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  102  Alloctr  109  Proc 2966 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   33  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used  102  Alloctr  110  Proc 2966 
Warning: The global router sees the pin (fifo0/data_mem_reg_29__30_ o) of net fifo0/data_mem_29__30_ as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo0/data_mem_29__30_ having 1/3 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo0/data_mem_reg_31__17_ clk) of net fifo0/net5710 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo0/net5710 having 1/16 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/data_mem_reg_1__45_ o) of net fifo2/data_mem[4155] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/data_mem[4155] having 1/3 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/data_mem_reg_5__37_ si) of net fifo2/data_mem[3598] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/data_mem[3598] having 1/3 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/U4073 d) of net fifo2/data_mem[3044] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/data_mem[3044] having 1/3 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/U4073 b) of net fifo2/data_mem[2770] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/data_mem[2770] having 1/3 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/U4073 o1) of net fifo2/n2903 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/n2903 having 1/2 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/data_mem_reg_1__38_ d) of net fifo2/n3507 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/n3507 having 1/27 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/U4073 c) of net fifo2/n3526 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/n3526 having 1/27 blocked pins. (ZRT-127)
Warning: The global router sees the pin (fifo2/U4073 a) of net fifo2/n3531 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net fifo2/n3531 having 1/26 blocked pins. (ZRT-127)
Warning: The global router sees the pin (check_ecc_alu0/U2658 a) of net check_ecc_alu0/n2201 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net check_ecc_alu0/n2201 having 1/2 blocked pins. (ZRT-127)
Warning: The global router sees the pin (check_ecc_alu0/U2787 a) of net check_ecc_alu0/n1429 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net check_ecc_alu0/n1429 having 1/2 blocked pins. (ZRT-127)
Warning: Total number of blocked standard cell pins according to global router modelling: 12. With blocked pins, global routing runtime can be higher. (ZRT-129)
Warning: If the placement is not legalized, the presence of blocked standard cell pins might be expected. If the placement is legalized, the number of blocked standard cell pins should be minimized by design entering routing to ensure routing quality. In addition, global routing reported blocked standard cell pins can be different from the set reported by check command because they use different mechanism. (ZRT-137)
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  102  Alloctr  110  Proc 2967 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   28  Alloctr   27  Proc    0 
[End of Initial Routing] Total (MB): Used  131  Alloctr  138  Proc 2967 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11896 Max = 9 GRCs = 16329 (3.76%)
Initial. H routing: Overflow =  9263 Max = 8 (GRCs =  2) GRCs = 13064 (6.02%)
Initial. V routing: Overflow =  2632 Max = 9 (GRCs =  1) GRCs =  3265 (1.50%)
Initial. m0         Overflow =    49 Max = 6 (GRCs =  1) GRCs =    45 (0.02%)
Initial. m1         Overflow =  1607 Max = 4 (GRCs =  1) GRCs =  1835 (0.85%)
Initial. m2         Overflow =  8962 Max = 8 (GRCs =  2) GRCs = 12765 (5.88%)
Initial. m3         Overflow =  1024 Max = 9 (GRCs =  1) GRCs =  1430 (0.66%)
Initial. m4         Overflow =   252 Max = 2 (GRCs =  3) GRCs =   254 (0.12%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 545373.69
Initial. Layer m0 wire length = 8205.95
Initial. Layer m1 wire length = 12638.85
Initial. Layer m2 wire length = 94734.05
Initial. Layer m3 wire length = 238536.28
Initial. Layer m4 wire length = 165113.22
Initial. Layer m5 wire length = 23528.97
Initial. Layer m6 wire length = 2584.07
Initial. Layer m7 wire length = 32.32
Initial. Layer m8 wire length = 0.00
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 369793
Initial. Via VIA0AX count = 14367
Initial. Via VIA1A count = 161440
Initial. Via VIA2A count = 144435
Initial. Via VIA3C_32 count = 46586
Initial. Via VIA4A count = 2682
Initial. Via VIA5B count = 275
Initial. Via VIA6A44 count = 8
Initial. Via VIA7F count = 0
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  133  Alloctr  140  Proc 2967 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3795 Max = 6 GRCs =  4930 (1.14%)
phase1. H routing: Overflow =  2864 Max = 6 (GRCs =  1) GRCs =  3734 (1.72%)
phase1. V routing: Overflow =   930 Max = 6 (GRCs =  1) GRCs =  1196 (0.55%)
phase1. m0         Overflow =    29 Max = 5 (GRCs =  1) GRCs =    27 (0.01%)
phase1. m1         Overflow =   907 Max = 4 (GRCs =  1) GRCs =  1171 (0.54%)
phase1. m2         Overflow =  2835 Max = 6 (GRCs =  1) GRCs =  3707 (1.71%)
phase1. m3         Overflow =    22 Max = 6 (GRCs =  1) GRCs =    25 (0.01%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 546673.74
phase1. Layer m0 wire length = 8989.94
phase1. Layer m1 wire length = 12406.07
phase1. Layer m2 wire length = 82421.39
phase1. Layer m3 wire length = 234247.25
phase1. Layer m4 wire length = 175590.71
phase1. Layer m5 wire length = 29566.26
phase1. Layer m6 wire length = 3419.79
phase1. Layer m7 wire length = 32.32
phase1. Layer m8 wire length = 0.00
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 381420
phase1. Via VIA0AX count = 15165
phase1. Via VIA1A count = 159306
phase1. Via VIA2A count = 147554
phase1. Via VIA3C_32 count = 55163
phase1. Via VIA4A count = 3818
phase1. Via VIA5B count = 406
phase1. Via VIA6A44 count = 8
phase1. Via VIA7F count = 0
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  133  Alloctr  140  Proc 2967 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3702 Max = 6 GRCs =  3585 (0.83%)
phase2. H routing: Overflow =  2939 Max = 6 (GRCs =  1) GRCs =  2636 (1.21%)
phase2. V routing: Overflow =   763 Max = 6 (GRCs =  1) GRCs =   949 (0.44%)
phase2. m0         Overflow =    28 Max = 5 (GRCs =  1) GRCs =    26 (0.01%)
phase2. m1         Overflow =   746 Max = 4 (GRCs =  1) GRCs =   941 (0.43%)
phase2. m2         Overflow =  2910 Max = 6 (GRCs =  1) GRCs =  2610 (1.20%)
phase2. m3         Overflow =    17 Max = 6 (GRCs =  1) GRCs =     8 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 546897.17
phase2. Layer m0 wire length = 9150.00
phase2. Layer m1 wire length = 12422.32
phase2. Layer m2 wire length = 81098.43
phase2. Layer m3 wire length = 234410.26
phase2. Layer m4 wire length = 176525.52
phase2. Layer m5 wire length = 29756.65
phase2. Layer m6 wire length = 3501.66
phase2. Layer m7 wire length = 32.32
phase2. Layer m8 wire length = 0.00
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 383181
phase2. Via VIA0AX count = 15276
phase2. Via VIA1A count = 158918
phase2. Via VIA2A count = 148401
phase2. Via VIA3C_32 count = 56263
phase2. Via VIA4A count = 3889
phase2. Via VIA5B count = 426
phase2. Via VIA6A44 count = 8
phase2. Via VIA7F count = 0
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  133  Alloctr  140  Proc 2967 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3541 Max = 6 GRCs =  3429 (0.79%)
phase3. H routing: Overflow =  2849 Max = 6 (GRCs =  1) GRCs =  2546 (1.17%)
phase3. V routing: Overflow =   692 Max = 6 (GRCs =  1) GRCs =   883 (0.41%)
phase3. m0         Overflow =    28 Max = 5 (GRCs =  1) GRCs =    26 (0.01%)
phase3. m1         Overflow =   675 Max = 4 (GRCs =  1) GRCs =   875 (0.40%)
phase3. m2         Overflow =  2820 Max = 6 (GRCs =  1) GRCs =  2520 (1.16%)
phase3. m3         Overflow =    17 Max = 6 (GRCs =  1) GRCs =     8 (0.00%)
phase3. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 546871.90
phase3. Layer m0 wire length = 9142.04
phase3. Layer m1 wire length = 12379.31
phase3. Layer m2 wire length = 80944.86
phase3. Layer m3 wire length = 234369.69
phase3. Layer m4 wire length = 176626.37
phase3. Layer m5 wire length = 29877.90
phase3. Layer m6 wire length = 3499.41
phase3. Layer m7 wire length = 32.32
phase3. Layer m8 wire length = 0.00
phase3. Layer m9 wire length = 0.00
phase3. Layer tm1 wire length = 0.00
phase3. Layer c4 wire length = 0.00
phase3. Total Number of Contacts = 383340
phase3. Via VIA0AX count = 15242
phase3. Via VIA1A count = 158832
phase3. Via VIA2A count = 148554
phase3. Via VIA3C_32 count = 56371
phase3. Via VIA4A count = 3908
phase3. Via VIA5B count = 425
phase3. Via VIA6A44 count = 8
phase3. Via VIA7F count = 0
phase3. Via VIA8A count = 0
phase3. Via VIA9A count = 0
phase3. Via TV1A count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[End of Whole Chip Routing] Stage (MB): Used   64  Alloctr   67  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  133  Alloctr  140  Proc 2967 

Congestion utilization per direction:
Average vertical track utilization   = 16.68 %
Peak    vertical track utilization   = 78.95 %
Average horizontal track utilization = 17.44 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -15  Alloctr  -16  Proc    0 
[GR: Done] Total (MB): Used  127  Alloctr  132  Proc 2967 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:22 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[GR: Done] Stage (MB): Used  122  Alloctr  127  Proc   32 
[GR: Done] Total (MB): Used  127  Alloctr  132  Proc 2967 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:24 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:25
[End of Global Routing] Stage (MB): Used   94  Alloctr   99  Proc   32 
[End of Global Routing] Total (MB): Used   98  Alloctr  104  Proc 2967 
 
****************************************
Report : congestion
Design : fdkex
Version: J-2014.09
Date   : Tue Mar 31 00:54:31 2015
****************************************

Both Dirs: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0 (0.00%)
H routing: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0  (0.00%)
V routing: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0  (0.00%)
1
