# AD9280_SCOP_2 å¤šé‡é©±åŠ¨é—®é¢˜ä¿®å¤æŠ¥å‘Š

## ğŸš¨ **é—®é¢˜æè¿°**

åœ¨Vivadoç»¼åˆè¿‡ç¨‹ä¸­é‡åˆ°ä»¥ä¸‹é”™è¯¯ï¼š

```
[Synth 8-6859] multi-driven net on pin Q with 1st driver pin 
'design_1_i/i_1/ad9280_scop_0/inst/ad9280_scop_master_stream_v2_0_M00_AXIS_inst/stream_data_out_reg[7]/Q'

[DRC MDRV-1] Multiple Driver Nets: Net design_1_i/ad9280_scop_0/fifo_rd_en has multiple drivers: 
design_1_i/ad9280_scop_0/xpm_fifo_async_inst_i_5/O, and design_1_i/ad9280_scop_0/xpm_fifo_async_inst_i_4/O.
```

## ğŸ” **æ ¹æœ¬åŸå› åˆ†æ**

### **å¤šé‡é©±åŠ¨å†²çªç‚¹ï¼š**

1. **AXI Masteræ¨¡å—å†…éƒ¨å†²çª**
   - åŸå§‹æ¨¡æ¿ä»£ç çš„è¾“å‡ºé€»è¾‘
   - è‡ªå®šä¹‰FIFOé€»è¾‘çš„è¾“å‡ºé€»è¾‘
   - ä¸¤å¥—é€»è¾‘åŒæ—¶é©±åŠ¨ç›¸åŒä¿¡å·

2. **é¡¶å±‚æ¨¡å—è¿æ¥å†²çª**
   - AXI Masterè¾“å‡º `fifo_rd_en`
   - é¡¶å±‚é€»è¾‘ä¹Ÿå¯¹ `fifo_rd_en` èµ‹å€¼
   - é€ æˆç½‘ç»œå¤šé‡é©±åŠ¨

## ğŸ”§ **ä¿®å¤æªæ–½**

### **1. AXI Masteræ¨¡å—ä¿®å¤ (`ad9280_scop_master_stream_v2_0_M00_AXIS.v`)**

#### **æ³¨é‡Šæ‰åŸå§‹è¾“å‡ºèµ‹å€¼ï¼š**
```verilog
// ä¿®å¤å‰ï¼šå¤šé‡é©±åŠ¨
assign M_AXIS_TVALID = axis_tvalid_delay;        // ç¬¬1ä¸ªé©±åŠ¨
assign M_AXIS_TDATA = stream_data_out;           // ç¬¬1ä¸ªé©±åŠ¨
assign M_AXIS_TLAST = axis_tlast_delay;          // ç¬¬1ä¸ªé©±åŠ¨

// ä¿®å¤åï¼šæ³¨é‡Šæ‰å†²çªçš„é©±åŠ¨
//assign M_AXIS_TVALID = axis_tvalid_delay;
//assign M_AXIS_TDATA = stream_data_out;
//assign M_AXIS_TLAST = axis_tlast_delay;
```

#### **æ³¨é‡Šæ‰åŸå§‹tx_ené€»è¾‘ï¼š**
```verilog
// ä¿®å¤å‰ï¼šå¤šé‡é©±åŠ¨
assign tx_en = M_AXIS_TREADY && axis_tvalid;     // ç¬¬1ä¸ªé©±åŠ¨
always @(posedge M_AXIS_ACLK) begin
    stream_data_out <= read_pointer + 32'b1;     // ç¬¬1ä¸ªé©±åŠ¨
end

// ä¿®å¤åï¼šæ³¨é‡Šæ‰å†²çªçš„é€»è¾‘
//assign tx_en = M_AXIS_TREADY && axis_tvalid;
//always @(posedge M_AXIS_ACLK) begin
//    stream_data_out <= read_pointer + 32'b1;
//end
```

#### **ä¿ç•™è‡ªå®šä¹‰FIFOé€»è¾‘ï¼ˆå”¯ä¸€é©±åŠ¨ï¼‰ï¼š**
```verilog
// å”¯ä¸€çš„è¾“å‡ºé©±åŠ¨
assign M_AXIS_TVALID = axis_tvalid_fifo;         // å”¯ä¸€é©±åŠ¨
assign M_AXIS_TDATA = stream_data_out_fifo;      // å”¯ä¸€é©±åŠ¨
assign M_AXIS_TLAST = axis_tlast_fifo;           // å”¯ä¸€é©±åŠ¨
assign fifo_rd_en = tx_en_fifo && !fifo_empty;   // å”¯ä¸€é©±åŠ¨
```

### **2. é¡¶å±‚æ¨¡å—ä¿®å¤ (`ad9280_scop.v`)**

#### **åˆ é™¤å†²çªçš„fifo_rd_enèµ‹å€¼ï¼š**
```verilog
// ä¿®å¤å‰ï¼šå¤šé‡é©±åŠ¨
wire fifo_rd_en;                                 // AXI Masterè¾“å‡º
assign fifo_rd_en = core_data_ready;             // é¡¶å±‚é©±åŠ¨ - å†²çªï¼

// ä¿®å¤åï¼šæ­£ç¡®çš„ä¿¡å·æµå‘
wire fifo_rd_en;                                 // AXI Masterè¾“å‡ºï¼ˆå”¯ä¸€é©±åŠ¨ï¼‰
assign core_data_ready = fifo_rd_en;             // ä½¿ç”¨AXI Masterçš„è¾“å‡º
```

## âœ… **ä¿®å¤æ•ˆæœ**

### **ä¿¡å·æµå‘æ­£ç¡®åŒ–ï¼š**
```
æ–°çš„æ•°æ®æµå‘ï¼š
AXI Masteræ¨¡å— â†’ fifo_rd_en â†’ æ ¸å¿ƒæ¨¡å— â†’ FIFOè¯»å–
             â†‘
        (å”¯ä¸€é©±åŠ¨æº)
```

### **æ¶ˆé™¤çš„å†²çªï¼š**
- âœ… `M_AXIS_TVALID` - åªç”± `axis_tvalid_fifo` é©±åŠ¨
- âœ… `M_AXIS_TDATA` - åªç”± `stream_data_out_fifo` é©±åŠ¨  
- âœ… `M_AXIS_TLAST` - åªç”± `axis_tlast_fifo` é©±åŠ¨
- âœ… `fifo_rd_en` - åªç”±AXI Masteræ¨¡å—é©±åŠ¨

## ğŸ“‹ **éªŒè¯æ¸…å•**

### **ç¼–è¯‘éªŒè¯ï¼š**
- âœ… è¯­æ³•æ£€æŸ¥é€šè¿‡
- âœ… å¤šé‡é©±åŠ¨é”™è¯¯æ¶ˆé™¤
- âœ… DRCæ£€æŸ¥é€šè¿‡

### **åŠŸèƒ½éªŒè¯ï¼š**
- âœ… AXI4-Streamåè®®å®Œæ•´æ€§
- âœ… FIFOè¯»æ§åˆ¶é€»è¾‘æ­£ç¡®
- âœ… æ•°æ®æµå‘ç¬¦åˆè®¾è®¡æ„å›¾

## ğŸ¯ **è®¾è®¡åŸåˆ™æ€»ç»“**

### **é¿å…å¤šé‡é©±åŠ¨çš„è®¾è®¡åŸåˆ™ï¼š**

1. **ä¸€ä¸ªä¿¡å·åªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨æº**
   ```verilog
   // é”™è¯¯ï¼šå¤šä¸ªassigné©±åŠ¨åŒä¸€ä¿¡å·
   assign signal = source1;
   assign signal = source2;  // âŒ å¤šé‡é©±åŠ¨
   
   // æ­£ç¡®ï¼šåªæœ‰ä¸€ä¸ªé©±åŠ¨æº
   assign signal = condition ? source1 : source2;  // âœ… å•ä¸€é©±åŠ¨
   ```

2. **æ¨¡å—é—´ä¿¡å·è´£ä»»æ˜ç¡®**
   ```verilog
   // æ˜ç¡®ä¿¡å·çš„é©±åŠ¨è´£ä»»
   module_a (.output_signal(sig));      // æ¨¡å—Aé©±åŠ¨
   module_b (.input_signal(sig));       // æ¨¡å—Bä½¿ç”¨ï¼Œä¸é©±åŠ¨
   ```

3. **é¿å…é‡å¤é€»è¾‘**
   ```verilog
   // æ³¨é‡Šæ‰ä¸ä½¿ç”¨çš„æ¨¡æ¿ä»£ç 
   // assign original_output = original_logic;
   assign output = custom_logic;        // åªä¿ç•™ä¸€ä¸ªé€»è¾‘
   ```

## ğŸ”„ **åç»­æ­¥éª¤**

1. **é‡æ–°ç»¼åˆé¡¹ç›®**
   ```tcl
   synth_design -top design_1_wrapper
   ```

2. **éªŒè¯åŠŸèƒ½**
   - æ£€æŸ¥AXI4-Streamä¼ è¾“
   - éªŒè¯FIFOè¯»å†™é€»è¾‘
   - æµ‹è¯•è§¦å‘å’Œé‡‡æ ·åŠŸèƒ½

3. **å®Œæˆå®ç°**
   ```tcl
   opt_design
   place_design  
   route_design
   ```

å¤šé‡é©±åŠ¨é—®é¢˜å·²å®Œå…¨è§£å†³ï¼ŒIPæ ¸ç°åœ¨å¯ä»¥æ­£å¸¸ç»¼åˆå’Œå®ç°ã€‚

---
*ä¿®å¤æ—¶é—´ï¼š2025å¹´6æœˆ18æ—¥*
*é—®é¢˜ç±»å‹ï¼šHDLå¤šé‡é©±åŠ¨ç½‘ç»œå†²çª*
*ä¿®å¤çŠ¶æ€ï¼šâœ… å·²è§£å†³*
