<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\impl\gwsynthesis\tn9k_f18A.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 19 10:51:11 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17189</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5568</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>55.070(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>42.431(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>432.529(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_125!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.561</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.074</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.389</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.105</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.618</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.051</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.578</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.551</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.935</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>22.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.924</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>22.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.885</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>22.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.456</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>21.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.371</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>22.240</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.808</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>21.677</td>
</tr>
<tr>
<td>13</td>
<td>1.784</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.115</td>
</tr>
<tr>
<td>14</td>
<td>1.896</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.004</td>
</tr>
<tr>
<td>15</td>
<td>2.086</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.457</td>
</tr>
<tr>
<td>16</td>
<td>2.094</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.449</td>
</tr>
<tr>
<td>17</td>
<td>2.117</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.783</td>
</tr>
<tr>
<td>18</td>
<td>2.117</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.783</td>
</tr>
<tr>
<td>19</td>
<td>2.231</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.669</td>
</tr>
<tr>
<td>20</td>
<td>2.269</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.631</td>
</tr>
<tr>
<td>21</td>
<td>2.436</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.107</td>
</tr>
<tr>
<td>22</td>
<td>2.601</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.298</td>
</tr>
<tr>
<td>23</td>
<td>2.648</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.895</td>
</tr>
<tr>
<td>24</td>
<td>2.648</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.895</td>
</tr>
<tr>
<td>25</td>
<td>2.711</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.189</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.300</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_0_s0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.543</td>
<td>0.888</td>
</tr>
<tr>
<td>3</td>
<td>0.300</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_1_s0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.543</td>
<td>0.888</td>
</tr>
<tr>
<td>4</td>
<td>0.300</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_2_s0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.543</td>
<td>0.888</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D9</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D6</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D8</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D7</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>9</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D1</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>10</td>
<td>0.583</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>11</td>
<td>0.583</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D3</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>12</td>
<td>0.587</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0/RESET</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.585</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>4.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.585</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>4.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.585</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>4.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.585</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>4.376</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.129</td>
<td>4.376</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.129</td>
<td>4.376</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.129</td>
<td>4.376</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk_25:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.129</td>
<td>4.376</td>
</tr>
<tr>
<td>9</td>
<td>35.465</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>10</td>
<td>35.465</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>11</td>
<td>35.465</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>12</td>
<td>35.465</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>13</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>14</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>15</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>16</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>17</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>18</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>19</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>20</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>21</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>22</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>23</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>24</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>25</td>
<td>35.467</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>4.376</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>2</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>3</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>4</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>5</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>6</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>7</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>8</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>9</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>10</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>11</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>12</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>13</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>14</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>15</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>16</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>17</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>18</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>19</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>20</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>21</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>22</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>23</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>24</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>25</td>
<td>2.849</td>
<td>pwr_on_r_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.765</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>40.587</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>41.726</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>44.261</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.187, 25.701%; route: 17.428, 72.395%; tC2Q: 0.458, 1.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.115</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>40.147</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.287</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>42.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>44.089</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.330, 26.484%; route: 17.114, 71.599%; tC2Q: 0.458, 1.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>38.802</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>39.624</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>41.077</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>41.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>43.804</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.714, 24.195%; route: 17.445, 73.865%; tC2Q: 0.458, 1.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>38.972</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>40.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>41.210</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>41.836</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>43.751</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.991, 25.425%; route: 17.114, 72.630%; tC2Q: 0.458, 1.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.765</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>40.587</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>41.726</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>43.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.187, 26.387%; route: 16.802, 71.658%; tC2Q: 0.458, 1.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.115</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>40.147</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.287</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>42.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>43.607</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.330, 27.029%; route: 16.632, 71.015%; tC2Q: 0.458, 1.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>38.802</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>39.624</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>41.077</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>41.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>42.992</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.714, 25.057%; route: 16.632, 72.933%; tC2Q: 0.458, 2.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.430</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>36.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>36.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>37.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>38.972</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>40.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>41.210</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>41.836</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>42.981</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.991, 26.284%; route: 16.344, 71.705%; tC2Q: 0.458, 2.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.595</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/I1</td>
</tr>
<tr>
<td>36.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/F</td>
</tr>
<tr>
<td>37.515</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/I1</td>
</tr>
<tr>
<td>38.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/F</td>
</tr>
<tr>
<td>40.518</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I2</td>
</tr>
<tr>
<td>41.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>42.585</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.771, 25.766%; route: 16.169, 72.188%; tC2Q: 0.458, 2.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.595</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/I1</td>
</tr>
<tr>
<td>36.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/F</td>
</tr>
<tr>
<td>37.515</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/I1</td>
</tr>
<tr>
<td>38.541</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/F</td>
</tr>
<tr>
<td>38.972</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I2</td>
</tr>
<tr>
<td>40.071</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>42.156</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 26.243%; route: 15.745, 71.671%; tC2Q: 0.458, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.595</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/I1</td>
</tr>
<tr>
<td>36.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/F</td>
</tr>
<tr>
<td>37.515</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/I1</td>
</tr>
<tr>
<td>38.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/F</td>
</tr>
<tr>
<td>40.518</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I2</td>
</tr>
<tr>
<td>41.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>42.427</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.771, 25.949%; route: 16.011, 71.990%; tC2Q: 0.458, 2.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.460</td>
<td>2.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/I2</td>
</tr>
<tr>
<td>24.282</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr1_8_s0/F</td>
</tr>
<tr>
<td>29.985</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C33</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/AD[0]</td>
</tr>
<tr>
<td>30.244</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C33</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DO[3]</td>
</tr>
<tr>
<td>32.012</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>32.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>32.983</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>32.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>33.146</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>33.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>33.309</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>33.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>33.472</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>35.595</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/I1</td>
</tr>
<tr>
<td>36.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s7/F</td>
</tr>
<tr>
<td>37.515</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/I1</td>
</tr>
<tr>
<td>38.541</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s3/F</td>
</tr>
<tr>
<td>38.972</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I2</td>
</tr>
<tr>
<td>40.071</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>41.864</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 26.595%; route: 15.454, 71.290%; tC2Q: 0.458, 2.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/F</td>
</tr>
<tr>
<td>18.359</td>
<td>6.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 25.636%; route: 13.013, 71.834%; tC2Q: 0.458, 2.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>11.053</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.679</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.248</td>
<td>6.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 23.167%; route: 13.375, 74.287%; tC2Q: 0.458, 2.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>4.457</td>
<td>3.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I1</td>
</tr>
<tr>
<td>5.259</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>9.531</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>10.094</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/SUM</td>
</tr>
<tr>
<td>10.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s13/I0</td>
</tr>
<tr>
<td>11.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s13/F</td>
</tr>
<tr>
<td>12.339</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s12/I0</td>
</tr>
<tr>
<td>13.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s12/F</td>
</tr>
<tr>
<td>13.167</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s11/I1</td>
</tr>
<tr>
<td>14.199</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4878_s11/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s39/I1</td>
</tr>
<tr>
<td>16.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s39/F</td>
</tr>
<tr>
<td>16.879</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s50/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s50/F</td>
</tr>
<tr>
<td>17.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.041, 40.334%; route: 9.957, 57.040%; tC2Q: 0.458, 2.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
</tr>
<tr>
<td>4.342</td>
<td>3.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/I2</td>
</tr>
<tr>
<td>5.374</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>92</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/F</td>
</tr>
<tr>
<td>9.502</td>
<td>4.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_7_s132/I2</td>
</tr>
<tr>
<td>10.128</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_7_s132/F</td>
</tr>
<tr>
<td>10.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_7_s100/I0</td>
</tr>
<tr>
<td>10.277</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_7_s100/O</td>
</tr>
<tr>
<td>12.395</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_7_s139/I0</td>
</tr>
<tr>
<td>13.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_7_s139/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_7_s123/I1</td>
</tr>
<tr>
<td>13.643</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_7_s123/O</td>
</tr>
<tr>
<td>13.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_7_s104/I1</td>
</tr>
<tr>
<td>13.806</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_7_s104/O</td>
</tr>
<tr>
<td>17.693</td>
<td>3.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.218, 18.442%; route: 13.773, 78.932%; tC2Q: 0.458, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>6.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C44</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 26.115%; route: 12.681, 71.308%; tC2Q: 0.458, 2.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>6.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 26.115%; route: 12.681, 71.308%; tC2Q: 0.458, 2.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>11.053</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.679</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.913</td>
<td>6.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 23.607%; route: 13.039, 73.799%; tC2Q: 0.458, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/F</td>
</tr>
<tr>
<td>17.875</td>
<td>5.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C46</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 26.340%; route: 12.529, 71.060%; tC2Q: 0.458, 2.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>4.457</td>
<td>3.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I1</td>
</tr>
<tr>
<td>5.259</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>9.531</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>9.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>9.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>9.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>9.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>9.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.759</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>9.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>9.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>9.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/COUT</td>
</tr>
<tr>
<td>9.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/CIN</td>
</tr>
<tr>
<td>10.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/COUT</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/CIN</td>
</tr>
<tr>
<td>10.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/CIN</td>
</tr>
<tr>
<td>10.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/COUT</td>
</tr>
<tr>
<td>10.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1062_1_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1062_1_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1061_1_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1061_1_s/SUM</td>
</tr>
<tr>
<td>11.582</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s12/I0</td>
</tr>
<tr>
<td>12.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s12/F</td>
</tr>
<tr>
<td>14.460</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s11/I0</td>
</tr>
<tr>
<td>15.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4854_s11/F</td>
</tr>
<tr>
<td>16.319</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4648_s38/I2</td>
</tr>
<tr>
<td>17.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4648_s38/F</td>
</tr>
<tr>
<td>17.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.311, 36.892%; route: 10.337, 60.429%; tC2Q: 0.458, 2.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_1_s1/F</td>
</tr>
<tr>
<td>17.542</td>
<td>5.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.644, 26.846%; route: 12.196, 70.504%; tC2Q: 0.458, 2.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>4.457</td>
<td>3.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I1</td>
</tr>
<tr>
<td>5.259</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>9.531</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>9.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>9.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>9.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>9.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>9.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.759</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>9.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>9.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/SUM</td>
</tr>
<tr>
<td>12.606</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12/I2</td>
</tr>
<tr>
<td>13.408</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12/F</td>
</tr>
<tr>
<td>13.827</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11/I1</td>
</tr>
<tr>
<td>14.453</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11/F</td>
</tr>
<tr>
<td>15.274</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10/I0</td>
</tr>
<tr>
<td>16.096</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10/F</td>
</tr>
<tr>
<td>16.107</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s9/I2</td>
</tr>
<tr>
<td>17.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s9/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.145, 36.372%; route: 10.291, 60.915%; tC2Q: 0.458, 2.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_6_s0/Q</td>
</tr>
<tr>
<td>4.457</td>
<td>3.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I1</td>
</tr>
<tr>
<td>5.259</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>9.531</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>9.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>9.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>9.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>9.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>9.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.759</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>9.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>9.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/SUM</td>
</tr>
<tr>
<td>12.606</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12/I2</td>
</tr>
<tr>
<td>13.408</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s12/F</td>
</tr>
<tr>
<td>13.827</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11/I1</td>
</tr>
<tr>
<td>14.453</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s11/F</td>
</tr>
<tr>
<td>15.274</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10/I0</td>
</tr>
<tr>
<td>16.096</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4864_s10/F</td>
</tr>
<tr>
<td>16.107</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4668_s38/I2</td>
</tr>
<tr>
<td>17.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4668_s38/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.145, 36.372%; route: 10.291, 60.915%; tC2Q: 0.458, 2.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg49ecmt_1_s0/Q</td>
</tr>
<tr>
<td>3.478</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/I1</td>
</tr>
<tr>
<td>4.280</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s8/F</td>
</tr>
<tr>
<td>4.699</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/I3</td>
</tr>
<tr>
<td>5.798</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s4/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.916</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>11.053</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.679</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.433</td>
<td>5.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 24.266%; route: 12.559, 73.068%; tC2Q: 0.458, 2.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>279.387</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>279.720</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>280.275</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.747</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>279.930</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>279.960</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td>279.975</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 62.478%; tC2Q: 0.333, 37.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>279.387</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>279.720</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>280.275</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">gromtick_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.747</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>279.930</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>gromtick_1_s0/CLK</td>
</tr>
<tr>
<td>279.960</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td>279.975</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>gromtick_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 62.478%; tC2Q: 0.333, 37.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>279.387</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>279.720</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>280.275</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">gromtick_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>279.202</td>
<td>279.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>279.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.747</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>279.930</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>279.960</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td>279.975</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 62.478%; tC2Q: 0.333, 37.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n811_s6/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n811_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n436_s1/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n436_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n804_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n804_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_x_s7/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_x_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_1_s6/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_1_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n948_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n948_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/n432_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_counters/n432_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n156_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n156_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1677</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>4.080</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>4.035</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>4.080</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>4.035</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>4.080</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>4.035</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>4.080</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>4.035</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>8.062</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>8.062</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>8.062</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>8.062</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>40.085</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>40.085</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>40.085</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>40.085</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>40.087</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.583%; route: 2.886, 65.943%; tC2Q: 0.458, 10.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C45[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>77</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>3.048</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>207</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.350%; route: 1.805, 63.011%; tC2Q: 0.333, 11.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_lsb_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1677</td>
<td>clk_50_w</td>
<td>-4.561</td>
<td>0.262</td>
</tr>
<tr>
<td>237</td>
<td>reset_n_r_0</td>
<td>8.726</td>
<td>3.461</td>
</tr>
<tr>
<td>207</td>
<td>clk_25_w</td>
<td>-0.585</td>
<td>0.632</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>12.826</td>
<td>2.633</td>
</tr>
<tr>
<td>132</td>
<td>addr1[0]</td>
<td>-1.022</td>
<td>4.636</td>
</tr>
<tr>
<td>132</td>
<td>addr2[0]</td>
<td>-0.052</td>
<td>3.349</td>
</tr>
<tr>
<td>128</td>
<td>addr2[5]</td>
<td>12.803</td>
<td>3.197</td>
</tr>
<tr>
<td>128</td>
<td>addr2[6]</td>
<td>12.611</td>
<td>3.193</td>
</tr>
<tr>
<td>128</td>
<td>addr2[7]</td>
<td>12.962</td>
<td>2.842</td>
</tr>
<tr>
<td>128</td>
<td>addr2[8]</td>
<td>13.124</td>
<td>2.877</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R21C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R7C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R26C28</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C18</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
