 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec 12 08:16:02 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U343/ZN (CKND2D2)                                 0.044     0.041      0.536 f
  n825 (net)                     4        0.006               0.000      0.536 f
  U370/ZN (ND3D1)                                   0.038     0.032      0.568 r
  n697 (net)                     1        0.002               0.000      0.568 r
  U264/ZN (ND3D2)                                   0.034     0.031      0.600 f
  n707 (net)                     1        0.002               0.000      0.600 f
  U311/ZN (NR3D1)                                   0.048     0.033      0.632 r
  N80 (net)                      1        0.001               0.000      0.632 r
  s_reg_13_/D (DFQD1)                               0.048     0.000      0.632 r
  data arrival time                                                      0.632

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.036      0.464
  data required time                                                     0.464
  -------------------------------------------------------------------------------
  data required time                                                     0.464
  data arrival time                                                     -0.632
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.168


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U541/ZN (ND2D4)                                   0.045     0.042      0.537 f
  n200 (net)                     6        0.013               0.000      0.537 f
  U800/ZN (XNR2D1)                                  0.036     0.077      0.614 f
  n354 (net)                     1        0.002               0.000      0.614 f
  U799/ZN (NR2XD1)                                  0.025     0.023      0.637 r
  N76 (net)                      1        0.001               0.000      0.637 r
  s_reg_9_/D (DFQD1)                                0.025     0.000      0.637 r
  data arrival time                                                      0.637

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.637
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.168


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U323/ZN (ND2D2)                                   0.034     0.031      0.247 r
  n371 (net)                     3        0.005               0.000      0.247 r
  U322/Z (CKXOR2D1)                                 0.046     0.093      0.340 f
  n532 (net)                     2        0.003               0.000      0.340 f
  U606/ZN (ND2D2)                                   0.027     0.027      0.366 r
  n790 (net)                     2        0.003               0.000      0.366 r
  U394/ZN (CKND2D2)                                 0.021     0.024      0.390 f
  n327 (net)                     1        0.002               0.000      0.390 f
  U495/ZN (OAI21D2)                                 0.048     0.039      0.429 r
  n386 (net)                     1        0.002               0.000      0.429 r
  U333/ZN (INVD2)                                   0.021     0.023      0.452 f
  n385 (net)                     2        0.004               0.000      0.452 f
  U350/ZN (ND2D2)                                   0.028     0.020      0.473 r
  n122 (net)                     1        0.004               0.000      0.473 r
  U152/ZN (ND2D3)                                   0.035     0.030      0.503 f
  n384 (net)                     2        0.007               0.000      0.503 f
  U541/ZN (ND2D4)                                   0.038     0.033      0.536 r
  n200 (net)                     6        0.013               0.000      0.536 r
  U821/ZN (ND3D2)                                   0.038     0.033      0.569 f
  n367 (net)                     1        0.002               0.000      0.569 f
  U820/ZN (ND2D2)                                   0.030     0.027      0.596 r
  n392 (net)                     2        0.004               0.000      0.596 r
  U814/ZN (NR2D2)                                   0.017     0.016      0.612 f
  n673 (net)                     1        0.002               0.000      0.612 f
  U802/ZN (NR2XD1)                                  0.027     0.026      0.638 r
  N83 (net)                      1        0.001               0.000      0.638 r
  s_reg_16_/D (DFD2)                                0.027     0.000      0.638 r
  data arrival time                                                      0.638

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.638
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.168


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U323/ZN (ND2D2)                                   0.034     0.031      0.247 r
  n371 (net)                     3        0.005               0.000      0.247 r
  U322/Z (CKXOR2D1)                                 0.046     0.093      0.340 f
  n532 (net)                     2        0.003               0.000      0.340 f
  U606/ZN (ND2D2)                                   0.027     0.027      0.366 r
  n790 (net)                     2        0.003               0.000      0.366 r
  U394/ZN (CKND2D2)                                 0.021     0.024      0.390 f
  n327 (net)                     1        0.002               0.000      0.390 f
  U495/ZN (OAI21D2)                                 0.048     0.039      0.429 r
  n386 (net)                     1        0.002               0.000      0.429 r
  U333/ZN (INVD2)                                   0.021     0.023      0.452 f
  n385 (net)                     2        0.004               0.000      0.452 f
  U753/ZN (ND2D2)                                   0.032     0.023      0.475 r
  n287 (net)                     3        0.005               0.000      0.475 r
  U628/ZN (ND2D2)                                   0.027     0.026      0.501 f
  n812 (net)                     2        0.003               0.000      0.501 f
  U829/ZN (OAI211D2)                                0.045     0.035      0.536 r
  n818 (net)                     1        0.002               0.000      0.536 r
  U951/ZN (XNR2D1)                                  0.036     0.077      0.612 f
  n819 (net)                     1        0.002               0.000      0.612 f
  U760/ZN (NR2XD1)                                  0.025     0.023      0.636 r
  N75 (net)                      1        0.001               0.000      0.636 r
  s_reg_8_/D (DFQD1)                                0.025     0.000      0.636 r
  data arrival time                                                      0.636

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.636
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.166


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U343/ZN (CKND2D2)                                 0.044     0.041      0.536 f
  n825 (net)                     4        0.006               0.000      0.536 f
  U273/ZN (CKND2D2)                                 0.038     0.033      0.570 r
  n393 (net)                     2        0.004               0.000      0.570 r
  U336/ZN (OAI211D2)                                0.046     0.033      0.603 f
  n404 (net)                     1        0.002               0.000      0.603 f
  U840/ZN (NR2XD1)                                  0.025     0.033      0.636 r
  N81 (net)                      1        0.001               0.000      0.636 r
  s_reg_14_/D (DFQD1)                               0.025     0.000      0.636 r
  data arrival time                                                      0.636

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.636
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.166


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U541/ZN (ND2D4)                                   0.045     0.042      0.537 f
  n200 (net)                     6        0.013               0.000      0.537 f
  U274/ZN (INVD4)                                   0.025     0.025      0.563 r
  n139 (net)                     3        0.007               0.000      0.563 r
  U546/ZN (INVD2)                                   0.019     0.019      0.582 f
  n359 (net)                     3        0.005               0.000      0.582 f
  U705/ZN (ND2D2)                                   0.021     0.017      0.599 r
  n225 (net)                     1        0.002               0.000      0.599 r
  U584/ZN (ND2D2)                                   0.019     0.019      0.617 f
  n158 (net)                     1        0.002               0.000      0.617 f
  U583/ZN (NR2XD1)                                  0.024     0.019      0.637 r
  N77 (net)                      1        0.001               0.000      0.637 r
  s_reg_10_/D (DFD2)                                0.024     0.000      0.637 r
  data arrival time                                                      0.637

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.637
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.166


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U323/ZN (ND2D2)                                   0.034     0.031      0.247 r
  n371 (net)                     3        0.005               0.000      0.247 r
  U322/Z (CKXOR2D1)                                 0.046     0.093      0.340 f
  n532 (net)                     2        0.003               0.000      0.340 f
  U606/ZN (ND2D2)                                   0.027     0.027      0.366 r
  n790 (net)                     2        0.003               0.000      0.366 r
  U394/ZN (CKND2D2)                                 0.021     0.024      0.390 f
  n327 (net)                     1        0.002               0.000      0.390 f
  U495/ZN (OAI21D2)                                 0.048     0.039      0.429 r
  n386 (net)                     1        0.002               0.000      0.429 r
  U333/ZN (INVD2)                                   0.021     0.023      0.452 f
  n385 (net)                     2        0.004               0.000      0.452 f
  U350/ZN (ND2D2)                                   0.028     0.020      0.473 r
  n122 (net)                     1        0.004               0.000      0.473 r
  U152/ZN (ND2D3)                                   0.035     0.030      0.503 f
  n384 (net)                     2        0.007               0.000      0.503 f
  U541/ZN (ND2D4)                                   0.038     0.033      0.536 r
  n200 (net)                     6        0.013               0.000      0.536 r
  U763/ZN (ND2D1)                                   0.037     0.034      0.570 f
  n298 (net)                     1        0.002               0.000      0.570 f
  U762/ZN (OAI22D2)                                 0.067     0.054      0.624 r
  n835 (net)                     1        0.002               0.000      0.624 r
  U228/ZN (NR2XD1)                                  0.023     0.026      0.650 f
  N79 (net)                      1        0.001               0.000      0.650 f
  s_reg_12_/D (DFQD1)                               0.023     0.000      0.650 f
  data arrival time                                                      0.650

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.650
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.165


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U541/ZN (ND2D4)                                   0.045     0.042      0.537 f
  n200 (net)                     6        0.013               0.000      0.537 f
  U366/Z (AN2XD1)                                   0.020     0.044      0.581 f
  n125 (net)                     1        0.002               0.000      0.581 f
  U339/ZN (ND2D2)                                   0.020     0.017      0.598 r
  n237 (net)                     1        0.002               0.000      0.598 r
  U275/ZN (CKND2D2)                                 0.018     0.018      0.615 f
  n144 (net)                     1        0.002               0.000      0.615 f
  U550/ZN (NR2XD1)                                  0.024     0.019      0.635 r
  N82 (net)                      1        0.001               0.000      0.635 r
  s_reg_15_/D (DFD2)                                0.024     0.000      0.635 r
  data arrival time                                                      0.635

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.635
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.164


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U323/ZN (ND2D2)                                   0.034     0.031      0.247 r
  n371 (net)                     3        0.005               0.000      0.247 r
  U322/Z (CKXOR2D1)                                 0.046     0.093      0.340 f
  n532 (net)                     2        0.003               0.000      0.340 f
  U606/ZN (ND2D2)                                   0.027     0.027      0.366 r
  n790 (net)                     2        0.003               0.000      0.366 r
  U394/ZN (CKND2D2)                                 0.021     0.024      0.390 f
  n327 (net)                     1        0.002               0.000      0.390 f
  U495/ZN (OAI21D2)                                 0.048     0.039      0.429 r
  n386 (net)                     1        0.002               0.000      0.429 r
  U333/ZN (INVD2)                                   0.021     0.023      0.452 f
  n385 (net)                     2        0.004               0.000      0.452 f
  U350/ZN (ND2D2)                                   0.028     0.020      0.473 r
  n122 (net)                     1        0.004               0.000      0.473 r
  U152/ZN (ND2D3)                                   0.035     0.030      0.503 f
  n384 (net)                     2        0.007               0.000      0.503 f
  U541/ZN (ND2D4)                                   0.038     0.033      0.536 r
  n200 (net)                     6        0.013               0.000      0.536 r
  U274/ZN (INVD4)                                   0.017     0.019      0.555 f
  n139 (net)                     3        0.007               0.000      0.555 f
  U368/ZN (ND3D2)                                   0.029     0.022      0.577 r
  n411 (net)                     1        0.002               0.000      0.577 r
  U556/ZN (ND2D2)                                   0.023     0.026      0.602 f
  n408 (net)                     1        0.002               0.000      0.602 f
  U842/ZN (NR2D2)                                   0.028     0.029      0.631 r
  N78 (net)                      1        0.001               0.000      0.631 r
  s_reg_11_/D (DFQD1)                               0.028     0.000      0.631 r
  data arrival time                                                      0.631

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.631
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.162


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.035     0.129      0.129 f
  br[1] (net)                    3        0.011               0.000      0.129 f
  U309/ZN (NR2XD3)                                  0.035     0.036      0.165 r
  n514 (net)                     2        0.007               0.000      0.165 r
  U798/ZN (INVD4)                                   0.017     0.019      0.184 f
  n419 (net)                     2        0.007               0.000      0.184 f
  U285/ZN (ND2D2)                                   0.024     0.021      0.205 r
  n181 (net)                     1        0.003               0.000      0.205 r
  U616/ZN (XNR2D4)                                  0.043     0.085      0.290 f
  n774 (net)                     3        0.007               0.000      0.290 f
  U313/ZN (ND2D1)                                   0.033     0.030      0.320 r
  n179 (net)                     1        0.002               0.000      0.320 r
  U537/ZN (CKND2D2)                                 0.027     0.029      0.349 f
  n778 (net)                     2        0.004               0.000      0.349 f
  U395/ZN (AOI21D2)                                 0.062     0.040      0.389 r
  n782 (net)                     2        0.003               0.000      0.389 r
  U495/ZN (OAI21D2)                                 0.033     0.034      0.422 f
  n386 (net)                     1        0.002               0.000      0.422 f
  U333/ZN (INVD2)                                   0.025     0.024      0.447 r
  n385 (net)                     2        0.004               0.000      0.447 r
  U753/ZN (ND2D2)                                   0.032     0.028      0.474 f
  n287 (net)                     3        0.004               0.000      0.474 f
  U589/ZN (AOI21D1)                                 0.062     0.040      0.515 r
  n807 (net)                     1        0.002               0.000      0.515 r
  U949/Z (CKXOR2D1)                                 0.038     0.092      0.607 f
  n808 (net)                     1        0.002               0.000      0.607 f
  U491/ZN (NR2XD1)                                  0.025     0.024      0.631 r
  N73 (net)                      1        0.001               0.000      0.631 r
  s_reg_6_/D (DFQD1)                                0.025     0.000      0.631 r
  data arrival time                                                      0.631

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.631
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.161


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U347/ZN (ND2D3)                                   0.029     0.028      0.244 r
  n288 (net)                     2        0.006               0.000      0.244 r
  U545/ZN (ND2D4)                                   0.035     0.030      0.274 f
  n370 (net)                     3        0.010               0.000      0.274 f
  U367/ZN (ND2D2)                                   0.028     0.024      0.298 r
  n293 (net)                     1        0.003               0.000      0.298 r
  U816/Z (CKXOR2D4)                                 0.040     0.073      0.371 r
  n814 (net)                     4        0.007               0.000      0.371 r
  U835/ZN (INVD1)                                   0.021     0.024      0.394 f
  n389 (net)                     1        0.002               0.000      0.394 f
  U260/ZN (ND2D2)                                   0.030     0.025      0.419 r
  n333 (net)                     1        0.004               0.000      0.419 r
  U340/ZN (CKND2D4)                                 0.021     0.024      0.443 f
  n338 (net)                     1        0.004               0.000      0.443 f
  U769/ZN (AOI21D4)                                 0.061     0.052      0.496 r
  n388 (net)                     2        0.006               0.000      0.496 r
  U541/ZN (ND2D4)                                   0.045     0.042      0.537 f
  n200 (net)                     6        0.013               0.000      0.537 f
  U821/ZN (ND3D2)                                   0.027     0.025      0.563 r
  n367 (net)                     1        0.002               0.000      0.563 r
  U820/ZN (ND2D2)                                   0.031     0.027      0.590 f
  n392 (net)                     2        0.004               0.000      0.590 f
  U801/ZN (OAI22D2)                                 0.062     0.030      0.621 r
  n836 (net)                     1        0.001               0.000      0.621 r
  s_reg_17_/D (DFQD1)                               0.062     0.000      0.621 r
  data arrival time                                                      0.621

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_17_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.039      0.461
  data required time                                                     0.461
  -------------------------------------------------------------------------------
  data required time                                                     0.461
  data arrival time                                                     -0.621
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.160


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.035     0.129      0.129 f
  br[1] (net)                    3        0.011               0.000      0.129 f
  U309/ZN (NR2XD3)                                  0.035     0.036      0.165 r
  n514 (net)                     2        0.007               0.000      0.165 r
  U798/ZN (INVD4)                                   0.017     0.019      0.184 f
  n419 (net)                     2        0.007               0.000      0.184 f
  U285/ZN (ND2D2)                                   0.024     0.021      0.205 r
  n181 (net)                     1        0.003               0.000      0.205 r
  U616/ZN (XNR2D4)                                  0.043     0.085      0.290 f
  n774 (net)                     3        0.007               0.000      0.290 f
  U313/ZN (ND2D1)                                   0.033     0.030      0.320 r
  n179 (net)                     1        0.002               0.000      0.320 r
  U537/ZN (CKND2D2)                                 0.027     0.029      0.349 f
  n778 (net)                     2        0.004               0.000      0.349 f
  U395/ZN (AOI21D2)                                 0.062     0.040      0.389 r
  n782 (net)                     2        0.003               0.000      0.389 r
  U495/ZN (OAI21D2)                                 0.033     0.034      0.422 f
  n386 (net)                     1        0.002               0.000      0.422 f
  U333/ZN (INVD2)                                   0.025     0.024      0.447 r
  n385 (net)                     2        0.004               0.000      0.447 r
  U753/ZN (ND2D2)                                   0.032     0.028      0.474 f
  n287 (net)                     3        0.004               0.000      0.474 f
  U628/ZN (ND2D2)                                   0.025     0.023      0.498 r
  n812 (net)                     2        0.003               0.000      0.498 r
  U944/ZN (ND2D1)                                   0.030     0.027      0.525 f
  n801 (net)                     1        0.002               0.000      0.525 f
  U947/ZN (XNR2D1)                                  0.038     0.075      0.600 f
  n802 (net)                     1        0.002               0.000      0.600 f
  U211/ZN (NR2D2)                                   0.028     0.027      0.628 r
  N74 (net)                      1        0.001               0.000      0.628 r
  s_reg_7_/D (DFQD1)                                0.028     0.000      0.628 r
  data arrival time                                                      0.628

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.628
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.159


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.035     0.129      0.129 f
  br[1] (net)                    3        0.011               0.000      0.129 f
  U309/ZN (NR2XD3)                                  0.035     0.036      0.165 r
  n514 (net)                     2        0.007               0.000      0.165 r
  U798/ZN (INVD4)                                   0.017     0.019      0.184 f
  n419 (net)                     2        0.007               0.000      0.184 f
  U285/ZN (ND2D2)                                   0.024     0.021      0.205 r
  n181 (net)                     1        0.003               0.000      0.205 r
  U616/ZN (XNR2D4)                                  0.043     0.085      0.290 f
  n774 (net)                     3        0.007               0.000      0.290 f
  U313/ZN (ND2D1)                                   0.033     0.030      0.320 r
  n179 (net)                     1        0.002               0.000      0.320 r
  U537/ZN (CKND2D2)                                 0.027     0.029      0.349 f
  n778 (net)                     2        0.004               0.000      0.349 f
  U395/ZN (AOI21D2)                                 0.062     0.040      0.389 r
  n782 (net)                     2        0.003               0.000      0.389 r
  U739/ZN (INVD0)                                   0.038     0.040      0.428 f
  n788 (net)                     2        0.002               0.000      0.428 f
  U743/ZN (AOI21D0)                                 0.104     0.067      0.495 r
  n792 (net)                     1        0.002               0.000      0.495 r
  U941/Z (CKXOR2D1)                                 0.040     0.105      0.600 f
  n793 (net)                     1        0.002               0.000      0.600 f
  U208/ZN (NR2D2)                                   0.028     0.028      0.627 r
  N71 (net)                      1        0.001               0.000      0.627 r
  s_reg_4_/D (DFQD1)                                0.028     0.000      0.627 r
  data arrival time                                                      0.627

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.627
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.158


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.040     0.121      0.121 r
  dr[3] (net)                    2        0.012               0.000      0.121 r
  U349/ZN (NR2D8)                                   0.017     0.020      0.141 f
  n465 (net)                     3        0.007               0.000      0.141 f
  U564/ZN (NR2D3)                                   0.046     0.037      0.178 r
  n426 (net)                     1        0.005               0.000      0.178 r
  U348/ZN (ND3D4)                                   0.043     0.038      0.216 f
  n362 (net)                     2        0.005               0.000      0.216 f
  U323/ZN (ND2D2)                                   0.034     0.031      0.247 r
  n371 (net)                     3        0.005               0.000      0.247 r
  U322/Z (CKXOR2D1)                                 0.046     0.093      0.340 f
  n532 (net)                     2        0.003               0.000      0.340 f
  U606/ZN (ND2D2)                                   0.027     0.027      0.366 r
  n790 (net)                     2        0.003               0.000      0.366 r
  U394/ZN (CKND2D2)                                 0.021     0.024      0.390 f
  n327 (net)                     1        0.002               0.000      0.390 f
  U495/ZN (OAI21D2)                                 0.048     0.039      0.429 r
  n386 (net)                     1        0.002               0.000      0.429 r
  U333/ZN (INVD2)                                   0.021     0.023      0.452 f
  n385 (net)                     2        0.004               0.000      0.452 f
  U753/ZN (ND2D2)                                   0.032     0.023      0.475 r
  n287 (net)                     3        0.005               0.000      0.475 r
  U942/ZN (XNR2D1)                                  0.034     0.094      0.569 f
  n795 (net)                     1        0.001               0.000      0.569 f
  U943/ZN (NR2D1)                                   0.041     0.034      0.604 r
  N72 (net)                      1        0.001               0.000      0.604 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.604 r
  data arrival time                                                      0.604

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.604
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.138


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.038     0.120      0.120 r
  dr[1] (net)                    3        0.011               0.000      0.120 r
  U538/ZN (NR2XD2)                                  0.025     0.029      0.149 f
  n201 (net)                     2        0.004               0.000      0.149 f
  U620/ZN (OAI21D2)                                 0.072     0.054      0.203 r
  n183 (net)                     2        0.005               0.000      0.203 r
  U619/ZN (ND2D2)                                   0.030     0.030      0.233 f
  n323 (net)                     1        0.002               0.000      0.233 f
  U610/ZN (ND2D2)                                   0.020     0.019      0.251 r
  n177 (net)                     1        0.002               0.000      0.251 r
  U602/Z (CKXOR2D1)                                 0.045     0.088      0.340 f
  n168 (net)                     2        0.003               0.000      0.340 f
  U592/ZN (NR2XD0)                                  0.078     0.057      0.396 r
  n786 (net)                     3        0.004               0.000      0.396 r
  U863/ZN (INVD0)                                   0.028     0.030      0.427 f
  n783 (net)                     1        0.001               0.000      0.427 f
  U937/ZN (ND2D0)                                   0.039     0.031      0.458 r
  n784 (net)                     1        0.001               0.000      0.458 r
  U938/ZN (XNR2D1)                                  0.034     0.096      0.554 f
  n785 (net)                     1        0.001               0.000      0.554 f
  U939/ZN (NR2D1)                                   0.041     0.034      0.588 r
  N70 (net)                      1        0.001               0.000      0.588 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.588 r
  data arrival time                                                      0.588

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.588
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.122


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.035     0.129      0.129 f
  br[1] (net)                    3        0.011               0.000      0.129 f
  U309/ZN (NR2XD3)                                  0.035     0.036      0.165 r
  n514 (net)                     2        0.007               0.000      0.165 r
  U798/ZN (INVD4)                                   0.017     0.019      0.184 f
  n419 (net)                     2        0.007               0.000      0.184 f
  U285/ZN (ND2D2)                                   0.024     0.021      0.205 r
  n181 (net)                     1        0.003               0.000      0.205 r
  U616/ZN (XNR2D4)                                  0.039     0.086      0.290 r
  n774 (net)                     3        0.007               0.000      0.290 r
  U313/ZN (ND2D1)                                   0.035     0.033      0.324 f
  n179 (net)                     1        0.002               0.000      0.324 f
  U537/ZN (CKND2D2)                                 0.035     0.032      0.356 r
  n778 (net)                     2        0.004               0.000      0.356 r
  U496/Z (CKBD1)                                    0.024     0.039      0.395 r
  n291 (net)                     1        0.002               0.000      0.395 r
  U371/Z (XOR3D2)                                   0.039     0.149      0.544 f
  n781 (net)                     1        0.001               0.000      0.544 f
  U936/ZN (NR2D1)                                   0.041     0.035      0.580 r
  N69 (net)                      1        0.001               0.000      0.580 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.580 r
  data arrival time                                                      0.580

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.580
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.114


  Startpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_0_/Q (DFQD4)                               0.028     0.122      0.122 f
  cr[0] (net)                    2        0.005               0.000      0.122 f
  U888/ZN (INVD1)                                   0.032     0.027      0.149 r
  n744 (net)                     2        0.003               0.000      0.149 r
  U731/ZN (XNR2D1)                                  0.049     0.094      0.243 r
  n770 (net)                     2        0.004               0.000      0.243 r
  U614/ZN (ND2D2)                                   0.045     0.043      0.286 f
  n775 (net)                     3        0.007               0.000      0.286 f
  U934/Z (XOR3D1)                                   0.035     0.173      0.459 f
  n777 (net)                     1        0.001               0.000      0.459 f
  U935/ZN (NR2D1)                                   0.041     0.034      0.494 r
  N68 (net)                      1        0.001               0.000      0.494 r
  s_reg_1_/D (DFQD1)                                0.041     0.000      0.494 r
  data arrival time                                                      0.494

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.494
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.028


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[17] (net)                    1        0.050               0.000      0.318 r
  s[17] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_14_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[14] (net)                    1        0.050               0.000      0.318 r
  s[14] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_13_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[13] (net)                    1        0.050               0.000      0.318 r
  s[13] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_12_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[12] (net)                    1        0.050               0.000      0.318 r
  s[12] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[11] (net)                    1        0.050               0.000      0.318 r
  s[11] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[8] (net)                     1        0.050               0.000      0.318 r
  s[8] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[1] (net)                     1        0.050               0.000      0.318 r
  s[1] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_16_/Q (DFD2)                                0.220     0.235      0.235 r
  s[16] (net)                    1        0.050               0.000      0.235 r
  s[16] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_15_/Q (DFD2)                                0.220     0.235      0.235 r
  s[15] (net)                    1        0.050               0.000      0.235 r
  s[15] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_10_/Q (DFD2)                                0.220     0.235      0.235 r
  s[10] (net)                    1        0.050               0.000      0.235 r
  s[10] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_0_/Q (DFQD4)                               0.028     0.122      0.122 f
  cr[0] (net)                    2        0.005               0.000      0.122 f
  U888/ZN (INVD1)                                   0.032     0.027      0.149 r
  n744 (net)                     2        0.003               0.000      0.149 r
  U731/ZN (XNR2D1)                                  0.046     0.083      0.231 f
  n770 (net)                     2        0.004               0.000      0.231 f
  U614/ZN (ND2D2)                                   0.042     0.038      0.269 r
  n775 (net)                     3        0.007               0.000      0.269 r
  U402/ZN (INVD1)                                   0.017     0.019      0.288 f
  n773 (net)                     1        0.001               0.000      0.288 f
  U400/ZN (NR2D1)                                   0.041     0.031      0.319 r
  N67 (net)                      1        0.001               0.000      0.319 r
  s_reg_0_/D (DFQD2)                                0.041     0.000      0.319 r
  data arrival time                                                      0.319

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.319
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.146


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U869/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N41 (net)                      1        0.001               0.000      0.245 r
  cr_reg_6_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U689/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N53 (net)                      1        0.001               0.000      0.245 r
  dr_reg_2_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U362/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N52 (net)                      1        0.001               0.000      0.245 r
  dr_reg_1_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U361/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N28 (net)                      1        0.001               0.000      0.245 r
  br_reg_9_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U687/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N25 (net)                      1        0.001               0.000      0.245 r
  br_reg_6_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U360/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N44 (net)                      1        0.001               0.000      0.245 r
  cr_reg_9_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U363/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N66 (net)                      1        0.001               0.000      0.245 r
  dr_reg_15_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U490/ZN (INVD1)                                   0.011     0.008      0.208 f
  n765 (net)                     1        0.001               0.000      0.208 f
  U469/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N11 (net)                      1        0.001               0.000      0.238 r
  ar_reg_8_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U487/ZN (INVD1)                                   0.011     0.008      0.208 f
  n768 (net)                     1        0.001               0.000      0.208 f
  U468/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N6 (net)                       1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U480/ZN (INVD1)                                   0.011     0.008      0.208 f
  n763 (net)                     1        0.001               0.000      0.208 f
  U467/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N5 (net)                       1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U481/ZN (INVD1)                                   0.011     0.008      0.208 f
  n766 (net)                     1        0.001               0.000      0.208 f
  U466/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N8 (net)                       1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U479/ZN (INVD1)                                   0.011     0.008      0.208 f
  n767 (net)                     1        0.001               0.000      0.208 f
  U465/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N4 (net)                       1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U475/ZN (INVD1)                                   0.011     0.008      0.208 f
  n759 (net)                     1        0.001               0.000      0.208 f
  U462/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N14 (net)                      1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U476/ZN (INVD1)                                   0.011     0.008      0.208 f
  n760 (net)                     1        0.001               0.000      0.208 f
  U464/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N10 (net)                      1        0.001               0.000      0.238 r
  ar_reg_7_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U482/ZN (INVD1)                                   0.011     0.008      0.208 f
  n757 (net)                     1        0.001               0.000      0.208 f
  U463/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N7 (net)                       1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U477/ZN (INVD1)                                   0.011     0.008      0.208 f
  n758 (net)                     1        0.001               0.000      0.208 f
  U460/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N13 (net)                      1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U483/ZN (INVD1)                                   0.011     0.008      0.208 f
  n761 (net)                     1        0.001               0.000      0.208 f
  U459/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N3 (net)                       1        0.001               0.000      0.238 r
  ar_reg_0_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U485/ZN (INVD1)                                   0.011     0.008      0.208 f
  n762 (net)                     1        0.001               0.000      0.208 f
  U461/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N9 (net)                       1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U486/ZN (INVD1)                                   0.011     0.008      0.208 f
  n764 (net)                     1        0.001               0.000      0.208 f
  U474/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N12 (net)                      1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U489/ZN (INVD1)                                   0.011     0.008      0.208 f
  n756 (net)                     1        0.001               0.000      0.208 f
  U470/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N16 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U488/ZN (INVD1)                                   0.011     0.008      0.208 f
  n754 (net)                     1        0.001               0.000      0.208 f
  U473/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N15 (net)                      1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U478/ZN (INVD1)                                   0.011     0.008      0.208 f
  n753 (net)                     1        0.001               0.000      0.208 f
  U472/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N18 (net)                      1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U484/ZN (INVD1)                                   0.011     0.008      0.208 f
  n755 (net)                     1        0.001               0.000      0.208 f
  U471/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N17 (net)                      1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U414/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N27 (net)                      1        0.001               0.000      0.228 r
  br_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U447/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N46 (net)                      1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U439/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N62 (net)                      1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U436/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N22 (net)                      1        0.001               0.000      0.228 r
  br_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U434/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N38 (net)                      1        0.001               0.000      0.228 r
  cr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U433/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N54 (net)                      1        0.001               0.000      0.228 r
  dr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U422/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N21 (net)                      1        0.001               0.000      0.228 r
  br_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U431/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N35 (net)                      1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U430/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N36 (net)                      1        0.001               0.000      0.228 r
  cr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U426/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N20 (net)                      1        0.001               0.000      0.228 r
  br_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U438/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N30 (net)                      1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U425/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N29 (net)                      1        0.001               0.000      0.228 r
  br_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U413/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N26 (net)                      1        0.001               0.000      0.228 r
  br_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U408/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N24 (net)                      1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U416/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N57 (net)                      1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U418/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N39 (net)                      1        0.001               0.000      0.228 r
  cr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U411/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N56 (net)                      1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U405/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N58 (net)                      1        0.001               0.000      0.228 r
  dr_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U412/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N42 (net)                      1        0.001               0.000      0.228 r
  cr_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U420/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N55 (net)                      1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U419/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N61 (net)                      1        0.001               0.000      0.228 r
  dr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U445/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N43 (net)                      1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U443/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N59 (net)                      1        0.001               0.000      0.228 r
  dr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U410/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N60 (net)                      1        0.001               0.000      0.228 r
  dr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U435/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N31 (net)                      1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U406/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N45 (net)                      1        0.001               0.000      0.228 r
  cr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U432/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N37 (net)                      1        0.001               0.000      0.228 r
  cr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U428/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N51 (net)                      1        0.001               0.000      0.228 r
  dr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U427/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N19 (net)                      1        0.001               0.000      0.228 r
  br_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U407/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N40 (net)                      1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U424/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N23 (net)                      1        0.001               0.000      0.225 r
  br_reg_4_/D (DFQD4)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U448/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N47 (net)                      1        0.001               0.000      0.228 r
  cr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U440/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N65 (net)                      1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U446/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N50 (net)                      1        0.001               0.000      0.228 r
  cr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U409/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N34 (net)                      1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U417/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N33 (net)                      1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U415/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N32 (net)                      1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U444/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N64 (net)                      1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U441/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N63 (net)                      1        0.001               0.000      0.228 r
  dr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U421/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N48 (net)                      1        0.001               0.000      0.228 r
  cr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   79        0.097               0.000      0.200 f
  U437/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N49 (net)                      1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


1
