v 20110115 2
C 12600 4200 1 0 0 74138-1.sym
{
T 12900 7050 5 10 0 1 0 0 1
device=74138
T 14300 6900 5 10 1 1 0 6 1
refdes=U5
T 12900 7450 5 10 0 1 0 0 1
footprint=DIP16
}
C 7700 8700 1 0 0 74138-1.sym
{
T 8000 11550 5 10 0 1 0 0 1
device=74138
T 9400 11400 5 10 1 1 0 6 1
refdes=U2
T 8000 11950 5 10 0 1 0 0 1
footprint=DIP16
}
C 3200 2800 1 0 0 74153-1.sym
{
T 3500 7050 5 10 0 1 0 0 1
device=74153
T 4900 6900 5 10 1 1 0 6 1
refdes=U3
T 3500 7250 5 10 0 1 0 0 1
footprint=DIP16
}
C 3200 7300 1 0 0 74153-1.sym
{
T 3500 11550 5 10 0 1 0 0 1
device=74153
T 4900 11400 5 10 1 1 0 6 1
refdes=U1
T 3500 11750 5 10 0 1 0 0 1
footprint=DIP16
}
C 8500 2700 1 0 0 74157-1.sym
{
T 8800 7240 5 10 0 1 0 0 1
device=74157
T 8800 7040 5 10 0 1 0 0 1
footprint=DIP16
T 10200 6900 5 10 1 1 0 6 1
refdes=U4
}
C 500 500 0 0 0 title-A3.sym
N 7700 11000 5200 11000 4
N 5200 11000 5200 10300 4
N 5200 8700 5500 8700 4
N 5500 8700 5500 10700 4
N 5500 10700 7700 10700 4
N 5200 5800 5900 5800 4
N 5900 5800 5900 10400 4
N 5900 10400 7700 10400 4
N 10500 6500 12600 6500 4
N 10500 5700 10800 5700 4
N 10800 5700 10800 6200 4
N 10800 6200 12600 6200 4
N 10500 4900 11100 4900 4
N 11100 4900 11100 5900 4
N 11100 5900 12600 5900 4
C 2200 4500 1 0 0 in-1.sym
{
T 2200 4800 5 10 0 0 0 0 1
device=INPUT
T 1600 4500 5 10 1 1 0 0 1
refdes=op2:3
}
C 2200 4800 1 0 0 in-1.sym
{
T 2200 5100 5 10 0 0 0 0 1
device=INPUT
T 1600 4800 5 10 1 1 0 0 1
refdes=op1:3
}
C 2200 5100 1 0 0 in-1.sym
{
T 2200 5400 5 10 0 0 0 0 1
device=INPUT
T 1600 5100 5 10 1 1 0 0 1
refdes=op0:3
}
C 2200 5400 1 0 0 in-1.sym
{
T 2200 5700 5 10 0 0 0 0 1
device=INPUT
T 700 5400 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:3
}
C 2200 7400 1 0 0 in-1.sym
{
T 2200 7700 5 10 0 0 0 0 1
device=INPUT
T 1600 7400 5 10 1 1 0 0 1
refdes=op2:2
}
C 2200 7700 1 0 0 in-1.sym
{
T 2200 8000 5 10 0 0 0 0 1
device=INPUT
T 1600 7700 5 10 1 1 0 0 1
refdes=op1:2
}
C 2200 8000 1 0 0 in-1.sym
{
T 2200 8300 5 10 0 0 0 0 1
device=INPUT
T 1600 8000 5 10 1 1 0 0 1
refdes=op0:2
}
C 2200 8300 1 0 0 in-1.sym
{
T 2200 8600 5 10 0 0 0 0 1
device=INPUT
T 700 8300 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:2
}
C 2200 9000 1 0 0 in-1.sym
{
T 2200 9300 5 10 0 0 0 0 1
device=INPUT
T 1600 9000 5 10 1 1 0 0 1
refdes=op2:1
}
C 2200 9300 1 0 0 in-1.sym
{
T 2200 9600 5 10 0 0 0 0 1
device=INPUT
T 1600 9300 5 10 1 1 0 0 1
refdes=op1:1
}
C 2200 9600 1 0 0 in-1.sym
{
T 2200 9900 5 10 0 0 0 0 1
device=INPUT
T 1600 9600 5 10 1 1 0 0 1
refdes=op0:1
}
C 2200 9900 1 0 0 in-1.sym
{
T 2200 10200 5 10 0 0 0 0 1
device=INPUT
T 700 9900 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:1
}
C 2000 10600 1 0 0 in-1.sym
{
T 2000 10900 5 10 0 0 0 0 1
device=INPUT
T 700 10600 5 10 1 1 0 0 1
refdes=OESourceSel:2
}
C 2000 10900 1 0 0 in-1.sym
{
T 2000 11200 5 10 0 0 0 0 1
device=INPUT
T 700 10900 5 10 1 1 0 0 1
refdes=OESourceSel:1
}
N 2500 4200 3200 4200 4
N 2800 4600 3200 4600 4
N 2800 4900 3200 4900 4
N 2800 5200 3200 5200 4
N 2800 5500 3200 5500 4
N 3100 5800 3200 5800 4
N 2900 6200 3200 6200 4
N 3000 6500 3200 6500 4
N 2800 7500 3200 7500 4
N 2800 7800 3200 7800 4
N 2800 8100 3200 8100 4
N 2800 8400 3200 8400 4
N 3100 8700 3200 8700 4
N 2800 9100 3200 9100 4
N 2800 9400 3200 9400 4
N 2800 9700 3200 9700 4
N 2800 10000 3200 10000 4
N 3100 10300 3200 10300 4
N 2600 10700 3200 10700 4
N 2600 11000 3200 11000 4
C 7700 3200 1 0 0 in-1.sym
{
T 7700 3500 5 10 0 0 0 0 1
device=INPUT
T 6500 3200 5 10 1 1 0 0 1
refdes=loadSourceSel
}
C 7700 4400 1 0 0 in-1.sym
{
T 7700 4700 5 10 0 0 0 0 1
device=INPUT
T 7200 4400 5 10 1 1 0 0 1
refdes=op0:3
}
C 7700 4800 1 0 0 in-1.sym
{
T 7700 5100 5 10 0 0 0 0 1
device=INPUT
T 6100 4800 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:3
}
C 7700 5200 1 0 0 in-1.sym
{
T 7700 5500 5 10 0 0 0 0 1
device=INPUT
T 7200 5200 5 10 1 1 0 0 1
refdes=op0:2
}
C 7700 5600 1 0 0 in-1.sym
{
T 7700 5900 5 10 0 0 0 0 1
device=INPUT
T 6100 5600 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:2
}
C 7700 6000 1 0 0 in-1.sym
{
T 7700 6300 5 10 0 0 0 0 1
device=INPUT
T 7200 6000 5 10 1 1 0 0 1
refdes=op0:1
}
C 7700 6400 1 0 0 in-1.sym
{
T 7700 6700 5 10 0 0 0 0 1
device=INPUT
T 6100 6400 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:1
}
C 6900 9400 1 0 0 in-1.sym
{
T 6900 9700 5 10 0 0 0 0 1
device=INPUT
T 6500 9400 5 10 1 1 0 0 1
refdes=OE
}
C 11800 4900 1 0 0 in-1.sym
{
T 11800 5200 5 10 0 0 0 0 1
device=INPUT
T 11300 4900 5 10 1 1 0 0 1
refdes=Load
}
N 12400 4400 12600 4400 4
N 12400 4700 12600 4700 4
N 12400 5000 12600 5000 4
N 7500 8900 7700 8900 4
N 7500 9200 7700 9200 4
N 7500 9500 7700 9500 4
N 8300 2900 8500 2900 4
N 8300 3300 8500 3300 4
N 8300 4500 8500 4500 4
N 8300 4900 8500 4900 4
N 8300 5300 8500 5300 4
N 8300 5700 8500 5700 4
N 8300 6100 8500 6100 4
N 8300 6500 8500 6500 4
C 14800 6400 1 0 0 out-1.sym
{
T 14800 6700 5 10 0 0 0 0 1
device=OUTPUT
T 15500 6400 5 10 1 1 0 0 1
refdes=regNotLoads:1
}
C 9900 10900 1 0 0 out-1.sym
{
T 9900 11200 5 10 0 0 0 0 1
device=OUTPUT
T 10600 10900 5 10 1 1 0 0 1
refdes=regNotOEs:1
}
C 9900 10600 1 0 0 out-1.sym
{
T 9900 10900 5 10 0 0 0 0 1
device=OUTPUT
T 10600 10600 5 10 1 1 0 0 1
refdes=regNotOEs:2
}
C 9900 10300 1 0 0 out-1.sym
{
T 9900 10600 5 10 0 0 0 0 1
device=OUTPUT
T 10600 10300 5 10 1 1 0 0 1
refdes=regNotOEs:3
}
C 9900 10000 1 0 0 out-1.sym
{
T 9900 10300 5 10 0 0 0 0 1
device=OUTPUT
T 10600 10000 5 10 1 1 0 0 1
refdes=regNotOEs:4
}
C 9900 9700 1 0 0 out-1.sym
{
T 9900 10000 5 10 0 0 0 0 1
device=OUTPUT
T 10600 9700 5 10 1 1 0 0 1
refdes=regNotOEs:5
}
C 9900 9400 1 0 0 out-1.sym
{
T 9900 9700 5 10 0 0 0 0 1
device=OUTPUT
T 10600 9400 5 10 1 1 0 0 1
refdes=regNotOEs:6
}
C 9900 9100 1 0 0 out-1.sym
{
T 9900 9400 5 10 0 0 0 0 1
device=OUTPUT
T 10600 9100 5 10 1 1 0 0 1
refdes=regNotOEs:7
}
C 9900 8800 1 0 0 out-1.sym
{
T 9900 9100 5 10 0 0 0 0 1
device=OUTPUT
T 10600 8800 5 10 1 1 0 0 1
refdes=regNotOEs:8
}
N 9900 11000 9700 11000 4
N 9900 10700 9700 10700 4
N 9900 10400 9700 10400 4
N 9900 10100 9700 10100 4
N 9900 9800 9700 9800 4
N 9900 9500 9700 9500 4
N 9900 9200 9700 9200 4
N 9900 8900 9700 8900 4
C 7600 2500 1 0 0 vcc-1.sym
N 3100 10300 3100 4200 4
N 7800 2500 8300 2500 4
N 8300 2500 8300 2900 4
N 3000 6500 3000 11000 4
N 2900 6200 2900 10700 4
C 14800 6100 1 0 0 out-1.sym
{
T 14800 6400 5 10 0 0 0 0 1
device=OUTPUT
T 15500 6100 5 10 1 1 0 0 1
refdes=regNotLoads:2
}
C 14800 5800 1 0 0 out-1.sym
{
T 14800 6100 5 10 0 0 0 0 1
device=OUTPUT
T 15500 5800 5 10 1 1 0 0 1
refdes=regNotLoads:3
}
C 14800 5500 1 0 0 out-1.sym
{
T 14800 5800 5 10 0 0 0 0 1
device=OUTPUT
T 15500 5500 5 10 1 1 0 0 1
refdes=regNotLoads:4
}
C 14800 5200 1 0 0 out-1.sym
{
T 14800 5500 5 10 0 0 0 0 1
device=OUTPUT
T 15500 5200 5 10 1 1 0 0 1
refdes=regNotLoads:5
}
C 14800 4900 1 0 0 out-1.sym
{
T 14800 5200 5 10 0 0 0 0 1
device=OUTPUT
T 15500 4900 5 10 1 1 0 0 1
refdes=regNotLoads:6
}
C 14800 4600 1 0 0 out-1.sym
{
T 14800 4900 5 10 0 0 0 0 1
device=OUTPUT
T 15500 4600 5 10 1 1 0 0 1
refdes=regNotLoads:7
}
C 14800 4300 1 0 0 out-1.sym
{
T 14800 4600 5 10 0 0 0 0 1
device=OUTPUT
T 15500 4300 5 10 1 1 0 0 1
refdes=regNotLoads:8
}
N 14800 6500 14600 6500 4
N 14800 6200 14600 6200 4
N 14800 5900 14600 5900 4
N 14800 5600 14600 5600 4
N 14800 5300 14600 5300 4
N 14800 5000 14600 5000 4
N 14800 4700 14600 4700 4
N 14800 4400 14600 4400 4
C 7400 8200 1 0 0 gnd-1.sym
C 12300 3700 1 0 0 gnd-1.sym
N 7500 9200 7500 8500 4
N 12400 4700 12400 4000 4
C 2400 3500 1 0 0 gnd-1.sym
N 2500 3800 2500 4200 4
T 10000 1200 9 10 1 0 0 0 1
Register selection
T 10000 600 9 10 1 0 0 0 1
1
T 11500 600 9 10 1 0 0 0 1
1
T 13900 900 9 10 1 0 0 0 1
1
T 13900 600 9 10 1 0 0 0 1
Lukas Vermond
