/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* D0 */
#define D0__0__DR CYREG_GPIO_PRT11_DR
#define D0__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D0__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D0__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D0__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define D0__0__HSIOM_MASK 0x0000000Fu
#define D0__0__HSIOM_SHIFT 0u
#define D0__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D0__0__INTR CYREG_GPIO_PRT11_INTR
#define D0__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D0__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define D0__0__MASK 0x01u
#define D0__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D0__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D0__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D0__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D0__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D0__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D0__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D0__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D0__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D0__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D0__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D0__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D0__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D0__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D0__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D0__0__PC CYREG_GPIO_PRT11_PC
#define D0__0__PC2 CYREG_GPIO_PRT11_PC2
#define D0__0__PORT 11u
#define D0__0__PS CYREG_GPIO_PRT11_PS
#define D0__0__SHIFT 0u
#define D0__DR CYREG_GPIO_PRT11_DR
#define D0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D0__INTR CYREG_GPIO_PRT11_INTR
#define D0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D0__INTSTAT CYREG_GPIO_PRT11_INTR
#define D0__MASK 0x01u
#define D0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D0__PC CYREG_GPIO_PRT11_PC
#define D0__PC2 CYREG_GPIO_PRT11_PC2
#define D0__PORT 11u
#define D0__PS CYREG_GPIO_PRT11_PS
#define D0__SHIFT 0u

/* D1 */
#define D1__0__DR CYREG_GPIO_PRT11_DR
#define D1__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D1__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D1__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D1__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define D1__0__HSIOM_MASK 0x00000F00u
#define D1__0__HSIOM_SHIFT 8u
#define D1__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D1__0__INTR CYREG_GPIO_PRT11_INTR
#define D1__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D1__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define D1__0__MASK 0x04u
#define D1__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D1__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D1__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D1__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D1__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D1__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D1__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D1__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D1__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D1__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D1__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D1__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D1__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D1__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D1__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D1__0__PC CYREG_GPIO_PRT11_PC
#define D1__0__PC2 CYREG_GPIO_PRT11_PC2
#define D1__0__PORT 11u
#define D1__0__PS CYREG_GPIO_PRT11_PS
#define D1__0__SHIFT 2u
#define D1__DR CYREG_GPIO_PRT11_DR
#define D1__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D1__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D1__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D1__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D1__INTR CYREG_GPIO_PRT11_INTR
#define D1__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D1__INTSTAT CYREG_GPIO_PRT11_INTR
#define D1__MASK 0x04u
#define D1__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D1__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D1__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D1__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D1__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D1__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D1__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D1__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D1__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D1__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D1__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D1__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D1__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D1__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D1__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D1__PC CYREG_GPIO_PRT11_PC
#define D1__PC2 CYREG_GPIO_PRT11_PC2
#define D1__PORT 11u
#define D1__PS CYREG_GPIO_PRT11_PS
#define D1__SHIFT 2u

/* D2 */
#define D2__0__DR CYREG_GPIO_PRT11_DR
#define D2__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D2__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D2__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D2__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define D2__0__HSIOM_MASK 0x000F0000u
#define D2__0__HSIOM_SHIFT 16u
#define D2__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D2__0__INTR CYREG_GPIO_PRT11_INTR
#define D2__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D2__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define D2__0__MASK 0x10u
#define D2__0__OUT_SEL CYREG_UDB_PA6_CFG10
#define D2__0__OUT_SEL_SHIFT 8u
#define D2__0__OUT_SEL_VAL 2u
#define D2__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D2__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D2__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D2__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D2__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D2__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D2__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D2__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D2__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D2__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D2__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D2__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D2__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D2__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D2__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D2__0__PC CYREG_GPIO_PRT11_PC
#define D2__0__PC2 CYREG_GPIO_PRT11_PC2
#define D2__0__PORT 11u
#define D2__0__PS CYREG_GPIO_PRT11_PS
#define D2__0__SHIFT 4u
#define D2__DR CYREG_GPIO_PRT11_DR
#define D2__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define D2__DR_INV CYREG_GPIO_PRT11_DR_INV
#define D2__DR_SET CYREG_GPIO_PRT11_DR_SET
#define D2__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define D2__INTR CYREG_GPIO_PRT11_INTR
#define D2__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define D2__INTSTAT CYREG_GPIO_PRT11_INTR
#define D2__MASK 0x10u
#define D2__PA__CFG0 CYREG_UDB_PA6_CFG0
#define D2__PA__CFG1 CYREG_UDB_PA6_CFG1
#define D2__PA__CFG10 CYREG_UDB_PA6_CFG10
#define D2__PA__CFG11 CYREG_UDB_PA6_CFG11
#define D2__PA__CFG12 CYREG_UDB_PA6_CFG12
#define D2__PA__CFG13 CYREG_UDB_PA6_CFG13
#define D2__PA__CFG14 CYREG_UDB_PA6_CFG14
#define D2__PA__CFG2 CYREG_UDB_PA6_CFG2
#define D2__PA__CFG3 CYREG_UDB_PA6_CFG3
#define D2__PA__CFG4 CYREG_UDB_PA6_CFG4
#define D2__PA__CFG5 CYREG_UDB_PA6_CFG5
#define D2__PA__CFG6 CYREG_UDB_PA6_CFG6
#define D2__PA__CFG7 CYREG_UDB_PA6_CFG7
#define D2__PA__CFG8 CYREG_UDB_PA6_CFG8
#define D2__PA__CFG9 CYREG_UDB_PA6_CFG9
#define D2__PC CYREG_GPIO_PRT11_PC
#define D2__PC2 CYREG_GPIO_PRT11_PC2
#define D2__PORT 11u
#define D2__PS CYREG_GPIO_PRT11_PS
#define D2__SHIFT 4u

/* CAN */
#define CAN_addr_sts_sts_reg__0__MASK 0x01u
#define CAN_addr_sts_sts_reg__0__POS 0
#define CAN_addr_sts_sts_reg__1__MASK 0x02u
#define CAN_addr_sts_sts_reg__1__POS 1
#define CAN_addr_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define CAN_addr_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define CAN_addr_sts_sts_reg__2__MASK 0x04u
#define CAN_addr_sts_sts_reg__2__POS 2
#define CAN_addr_sts_sts_reg__3__MASK 0x08u
#define CAN_addr_sts_sts_reg__3__POS 3
#define CAN_addr_sts_sts_reg__32BIT_MASK_REG CYREG_UDB_W32_MSK0
#define CAN_addr_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define CAN_addr_sts_sts_reg__32BIT_STATUS_REG CYREG_UDB_W32_ST0
#define CAN_addr_sts_sts_reg__MASK 0x0Fu
#define CAN_addr_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK0
#define CAN_addr_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define CAN_addr_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define CAN_addr_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define CAN_addr_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST0
#define CAN_addr_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST0
#define CAN_addr_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST0
#define CAN_CanIP__BUFFER_STATUS CYREG_CAN1_BUFFER_STATUS
#define CAN_CanIP__CAN_RX0_ACR CYREG_CAN1_CAN_RX0_ACR
#define CAN_CanIP__CAN_RX0_ACR_DATA CYREG_CAN1_CAN_RX0_ACR_DATA
#define CAN_CanIP__CAN_RX0_AMR CYREG_CAN1_CAN_RX0_AMR
#define CAN_CanIP__CAN_RX0_AMR_DATA CYREG_CAN1_CAN_RX0_AMR_DATA
#define CAN_CanIP__CAN_RX0_CONTROL CYREG_CAN1_CAN_RX0_CONTROL
#define CAN_CanIP__CAN_RX0_DATA_HIGH CYREG_CAN1_CAN_RX0_DATA_HIGH
#define CAN_CanIP__CAN_RX0_DATA_LOW CYREG_CAN1_CAN_RX0_DATA_LOW
#define CAN_CanIP__CAN_RX0_ID CYREG_CAN1_CAN_RX0_ID
#define CAN_CanIP__CAN_RX1_ACR CYREG_CAN1_CAN_RX1_ACR
#define CAN_CanIP__CAN_RX1_ACR_DATA CYREG_CAN1_CAN_RX1_ACR_DATA
#define CAN_CanIP__CAN_RX1_AMR CYREG_CAN1_CAN_RX1_AMR
#define CAN_CanIP__CAN_RX1_AMR_DATA CYREG_CAN1_CAN_RX1_AMR_DATA
#define CAN_CanIP__CAN_RX1_CONTROL CYREG_CAN1_CAN_RX1_CONTROL
#define CAN_CanIP__CAN_RX1_DATA_HIGH CYREG_CAN1_CAN_RX1_DATA_HIGH
#define CAN_CanIP__CAN_RX1_DATA_LOW CYREG_CAN1_CAN_RX1_DATA_LOW
#define CAN_CanIP__CAN_RX1_ID CYREG_CAN1_CAN_RX1_ID
#define CAN_CanIP__CAN_RX10_ACR CYREG_CAN1_CAN_RX10_ACR
#define CAN_CanIP__CAN_RX10_ACR_DATA CYREG_CAN1_CAN_RX10_ACR_DATA
#define CAN_CanIP__CAN_RX10_AMR CYREG_CAN1_CAN_RX10_AMR
#define CAN_CanIP__CAN_RX10_AMR_DATA CYREG_CAN1_CAN_RX10_AMR_DATA
#define CAN_CanIP__CAN_RX10_CONTROL CYREG_CAN1_CAN_RX10_CONTROL
#define CAN_CanIP__CAN_RX10_DATA_HIGH CYREG_CAN1_CAN_RX10_DATA_HIGH
#define CAN_CanIP__CAN_RX10_DATA_LOW CYREG_CAN1_CAN_RX10_DATA_LOW
#define CAN_CanIP__CAN_RX10_ID CYREG_CAN1_CAN_RX10_ID
#define CAN_CanIP__CAN_RX11_ACR CYREG_CAN1_CAN_RX11_ACR
#define CAN_CanIP__CAN_RX11_ACR_DATA CYREG_CAN1_CAN_RX11_ACR_DATA
#define CAN_CanIP__CAN_RX11_AMR CYREG_CAN1_CAN_RX11_AMR
#define CAN_CanIP__CAN_RX11_AMR_DATA CYREG_CAN1_CAN_RX11_AMR_DATA
#define CAN_CanIP__CAN_RX11_CONTROL CYREG_CAN1_CAN_RX11_CONTROL
#define CAN_CanIP__CAN_RX11_DATA_HIGH CYREG_CAN1_CAN_RX11_DATA_HIGH
#define CAN_CanIP__CAN_RX11_DATA_LOW CYREG_CAN1_CAN_RX11_DATA_LOW
#define CAN_CanIP__CAN_RX11_ID CYREG_CAN1_CAN_RX11_ID
#define CAN_CanIP__CAN_RX12_ACR CYREG_CAN1_CAN_RX12_ACR
#define CAN_CanIP__CAN_RX12_ACR_DATA CYREG_CAN1_CAN_RX12_ACR_DATA
#define CAN_CanIP__CAN_RX12_AMR CYREG_CAN1_CAN_RX12_AMR
#define CAN_CanIP__CAN_RX12_AMR_DATA CYREG_CAN1_CAN_RX12_AMR_DATA
#define CAN_CanIP__CAN_RX12_CONTROL CYREG_CAN1_CAN_RX12_CONTROL
#define CAN_CanIP__CAN_RX12_DATA_HIGH CYREG_CAN1_CAN_RX12_DATA_HIGH
#define CAN_CanIP__CAN_RX12_DATA_LOW CYREG_CAN1_CAN_RX12_DATA_LOW
#define CAN_CanIP__CAN_RX12_ID CYREG_CAN1_CAN_RX12_ID
#define CAN_CanIP__CAN_RX13_ACR CYREG_CAN1_CAN_RX13_ACR
#define CAN_CanIP__CAN_RX13_ACR_DATA CYREG_CAN1_CAN_RX13_ACR_DATA
#define CAN_CanIP__CAN_RX13_AMR CYREG_CAN1_CAN_RX13_AMR
#define CAN_CanIP__CAN_RX13_AMR_DATA CYREG_CAN1_CAN_RX13_AMR_DATA
#define CAN_CanIP__CAN_RX13_CONTROL CYREG_CAN1_CAN_RX13_CONTROL
#define CAN_CanIP__CAN_RX13_DATA_HIGH CYREG_CAN1_CAN_RX13_DATA_HIGH
#define CAN_CanIP__CAN_RX13_DATA_LOW CYREG_CAN1_CAN_RX13_DATA_LOW
#define CAN_CanIP__CAN_RX13_ID CYREG_CAN1_CAN_RX13_ID
#define CAN_CanIP__CAN_RX14_ACR CYREG_CAN1_CAN_RX14_ACR
#define CAN_CanIP__CAN_RX14_ACR_DATA CYREG_CAN1_CAN_RX14_ACR_DATA
#define CAN_CanIP__CAN_RX14_AMR CYREG_CAN1_CAN_RX14_AMR
#define CAN_CanIP__CAN_RX14_AMR_DATA CYREG_CAN1_CAN_RX14_AMR_DATA
#define CAN_CanIP__CAN_RX14_CONTROL CYREG_CAN1_CAN_RX14_CONTROL
#define CAN_CanIP__CAN_RX14_DATA_HIGH CYREG_CAN1_CAN_RX14_DATA_HIGH
#define CAN_CanIP__CAN_RX14_DATA_LOW CYREG_CAN1_CAN_RX14_DATA_LOW
#define CAN_CanIP__CAN_RX14_ID CYREG_CAN1_CAN_RX14_ID
#define CAN_CanIP__CAN_RX15_ACR CYREG_CAN1_CAN_RX15_ACR
#define CAN_CanIP__CAN_RX15_ACR_DATA CYREG_CAN1_CAN_RX15_ACR_DATA
#define CAN_CanIP__CAN_RX15_AMR CYREG_CAN1_CAN_RX15_AMR
#define CAN_CanIP__CAN_RX15_AMR_DATA CYREG_CAN1_CAN_RX15_AMR_DATA
#define CAN_CanIP__CAN_RX15_CONTROL CYREG_CAN1_CAN_RX15_CONTROL
#define CAN_CanIP__CAN_RX15_DATA_HIGH CYREG_CAN1_CAN_RX15_DATA_HIGH
#define CAN_CanIP__CAN_RX15_DATA_LOW CYREG_CAN1_CAN_RX15_DATA_LOW
#define CAN_CanIP__CAN_RX15_ID CYREG_CAN1_CAN_RX15_ID
#define CAN_CanIP__CAN_RX2_ACR CYREG_CAN1_CAN_RX2_ACR
#define CAN_CanIP__CAN_RX2_ACR_DATA CYREG_CAN1_CAN_RX2_ACR_DATA
#define CAN_CanIP__CAN_RX2_AMR CYREG_CAN1_CAN_RX2_AMR
#define CAN_CanIP__CAN_RX2_AMR_DATA CYREG_CAN1_CAN_RX2_AMR_DATA
#define CAN_CanIP__CAN_RX2_CONTROL CYREG_CAN1_CAN_RX2_CONTROL
#define CAN_CanIP__CAN_RX2_DATA_HIGH CYREG_CAN1_CAN_RX2_DATA_HIGH
#define CAN_CanIP__CAN_RX2_DATA_LOW CYREG_CAN1_CAN_RX2_DATA_LOW
#define CAN_CanIP__CAN_RX2_ID CYREG_CAN1_CAN_RX2_ID
#define CAN_CanIP__CAN_RX3_ACR CYREG_CAN1_CAN_RX3_ACR
#define CAN_CanIP__CAN_RX3_ACR_DATA CYREG_CAN1_CAN_RX3_ACR_DATA
#define CAN_CanIP__CAN_RX3_AMR CYREG_CAN1_CAN_RX3_AMR
#define CAN_CanIP__CAN_RX3_AMR_DATA CYREG_CAN1_CAN_RX3_AMR_DATA
#define CAN_CanIP__CAN_RX3_CONTROL CYREG_CAN1_CAN_RX3_CONTROL
#define CAN_CanIP__CAN_RX3_DATA_HIGH CYREG_CAN1_CAN_RX3_DATA_HIGH
#define CAN_CanIP__CAN_RX3_DATA_LOW CYREG_CAN1_CAN_RX3_DATA_LOW
#define CAN_CanIP__CAN_RX3_ID CYREG_CAN1_CAN_RX3_ID
#define CAN_CanIP__CAN_RX4_ACR CYREG_CAN1_CAN_RX4_ACR
#define CAN_CanIP__CAN_RX4_ACR_DATA CYREG_CAN1_CAN_RX4_ACR_DATA
#define CAN_CanIP__CAN_RX4_AMR CYREG_CAN1_CAN_RX4_AMR
#define CAN_CanIP__CAN_RX4_AMR_DATA CYREG_CAN1_CAN_RX4_AMR_DATA
#define CAN_CanIP__CAN_RX4_CONTROL CYREG_CAN1_CAN_RX4_CONTROL
#define CAN_CanIP__CAN_RX4_DATA_HIGH CYREG_CAN1_CAN_RX4_DATA_HIGH
#define CAN_CanIP__CAN_RX4_DATA_LOW CYREG_CAN1_CAN_RX4_DATA_LOW
#define CAN_CanIP__CAN_RX4_ID CYREG_CAN1_CAN_RX4_ID
#define CAN_CanIP__CAN_RX5_ACR CYREG_CAN1_CAN_RX5_ACR
#define CAN_CanIP__CAN_RX5_ACR_DATA CYREG_CAN1_CAN_RX5_ACR_DATA
#define CAN_CanIP__CAN_RX5_AMR CYREG_CAN1_CAN_RX5_AMR
#define CAN_CanIP__CAN_RX5_AMR_DATA CYREG_CAN1_CAN_RX5_AMR_DATA
#define CAN_CanIP__CAN_RX5_CONTROL CYREG_CAN1_CAN_RX5_CONTROL
#define CAN_CanIP__CAN_RX5_DATA_HIGH CYREG_CAN1_CAN_RX5_DATA_HIGH
#define CAN_CanIP__CAN_RX5_DATA_LOW CYREG_CAN1_CAN_RX5_DATA_LOW
#define CAN_CanIP__CAN_RX5_ID CYREG_CAN1_CAN_RX5_ID
#define CAN_CanIP__CAN_RX6_ACR CYREG_CAN1_CAN_RX6_ACR
#define CAN_CanIP__CAN_RX6_ACR_DATA CYREG_CAN1_CAN_RX6_ACR_DATA
#define CAN_CanIP__CAN_RX6_AMR CYREG_CAN1_CAN_RX6_AMR
#define CAN_CanIP__CAN_RX6_AMR_DATA CYREG_CAN1_CAN_RX6_AMR_DATA
#define CAN_CanIP__CAN_RX6_CONTROL CYREG_CAN1_CAN_RX6_CONTROL
#define CAN_CanIP__CAN_RX6_DATA_HIGH CYREG_CAN1_CAN_RX6_DATA_HIGH
#define CAN_CanIP__CAN_RX6_DATA_LOW CYREG_CAN1_CAN_RX6_DATA_LOW
#define CAN_CanIP__CAN_RX6_ID CYREG_CAN1_CAN_RX6_ID
#define CAN_CanIP__CAN_RX7_ACR CYREG_CAN1_CAN_RX7_ACR
#define CAN_CanIP__CAN_RX7_ACR_DATA CYREG_CAN1_CAN_RX7_ACR_DATA
#define CAN_CanIP__CAN_RX7_AMR CYREG_CAN1_CAN_RX7_AMR
#define CAN_CanIP__CAN_RX7_AMR_DATA CYREG_CAN1_CAN_RX7_AMR_DATA
#define CAN_CanIP__CAN_RX7_CONTROL CYREG_CAN1_CAN_RX7_CONTROL
#define CAN_CanIP__CAN_RX7_DATA_HIGH CYREG_CAN1_CAN_RX7_DATA_HIGH
#define CAN_CanIP__CAN_RX7_DATA_LOW CYREG_CAN1_CAN_RX7_DATA_LOW
#define CAN_CanIP__CAN_RX7_ID CYREG_CAN1_CAN_RX7_ID
#define CAN_CanIP__CAN_RX8_ACR CYREG_CAN1_CAN_RX8_ACR
#define CAN_CanIP__CAN_RX8_ACR_DATA CYREG_CAN1_CAN_RX8_ACR_DATA
#define CAN_CanIP__CAN_RX8_AMR CYREG_CAN1_CAN_RX8_AMR
#define CAN_CanIP__CAN_RX8_AMR_DATA CYREG_CAN1_CAN_RX8_AMR_DATA
#define CAN_CanIP__CAN_RX8_CONTROL CYREG_CAN1_CAN_RX8_CONTROL
#define CAN_CanIP__CAN_RX8_DATA_HIGH CYREG_CAN1_CAN_RX8_DATA_HIGH
#define CAN_CanIP__CAN_RX8_DATA_LOW CYREG_CAN1_CAN_RX8_DATA_LOW
#define CAN_CanIP__CAN_RX8_ID CYREG_CAN1_CAN_RX8_ID
#define CAN_CanIP__CAN_RX9_ACR CYREG_CAN1_CAN_RX9_ACR
#define CAN_CanIP__CAN_RX9_ACR_DATA CYREG_CAN1_CAN_RX9_ACR_DATA
#define CAN_CanIP__CAN_RX9_AMR CYREG_CAN1_CAN_RX9_AMR
#define CAN_CanIP__CAN_RX9_AMR_DATA CYREG_CAN1_CAN_RX9_AMR_DATA
#define CAN_CanIP__CAN_RX9_CONTROL CYREG_CAN1_CAN_RX9_CONTROL
#define CAN_CanIP__CAN_RX9_DATA_HIGH CYREG_CAN1_CAN_RX9_DATA_HIGH
#define CAN_CanIP__CAN_RX9_DATA_LOW CYREG_CAN1_CAN_RX9_DATA_LOW
#define CAN_CanIP__CAN_RX9_ID CYREG_CAN1_CAN_RX9_ID
#define CAN_CanIP__CAN_TX0_CONTROL CYREG_CAN1_CAN_TX0_CONTROL
#define CAN_CanIP__CAN_TX0_DATA_HIGH CYREG_CAN1_CAN_TX0_DATA_HIGH
#define CAN_CanIP__CAN_TX0_DATA_LOW CYREG_CAN1_CAN_TX0_DATA_LOW
#define CAN_CanIP__CAN_TX0_ID CYREG_CAN1_CAN_TX0_ID
#define CAN_CanIP__CAN_TX1_CONTROL CYREG_CAN1_CAN_TX1_CONTROL
#define CAN_CanIP__CAN_TX1_DATA_HIGH CYREG_CAN1_CAN_TX1_DATA_HIGH
#define CAN_CanIP__CAN_TX1_DATA_LOW CYREG_CAN1_CAN_TX1_DATA_LOW
#define CAN_CanIP__CAN_TX1_ID CYREG_CAN1_CAN_TX1_ID
#define CAN_CanIP__CAN_TX2_CONTROL CYREG_CAN1_CAN_TX2_CONTROL
#define CAN_CanIP__CAN_TX2_DATA_HIGH CYREG_CAN1_CAN_TX2_DATA_HIGH
#define CAN_CanIP__CAN_TX2_DATA_LOW CYREG_CAN1_CAN_TX2_DATA_LOW
#define CAN_CanIP__CAN_TX2_ID CYREG_CAN1_CAN_TX2_ID
#define CAN_CanIP__CAN_TX3_CONTROL CYREG_CAN1_CAN_TX3_CONTROL
#define CAN_CanIP__CAN_TX3_DATA_HIGH CYREG_CAN1_CAN_TX3_DATA_HIGH
#define CAN_CanIP__CAN_TX3_DATA_LOW CYREG_CAN1_CAN_TX3_DATA_LOW
#define CAN_CanIP__CAN_TX3_ID CYREG_CAN1_CAN_TX3_ID
#define CAN_CanIP__CAN_TX4_CONTROL CYREG_CAN1_CAN_TX4_CONTROL
#define CAN_CanIP__CAN_TX4_DATA_HIGH CYREG_CAN1_CAN_TX4_DATA_HIGH
#define CAN_CanIP__CAN_TX4_DATA_LOW CYREG_CAN1_CAN_TX4_DATA_LOW
#define CAN_CanIP__CAN_TX4_ID CYREG_CAN1_CAN_TX4_ID
#define CAN_CanIP__CAN_TX5_CONTROL CYREG_CAN1_CAN_TX5_CONTROL
#define CAN_CanIP__CAN_TX5_DATA_HIGH CYREG_CAN1_CAN_TX5_DATA_HIGH
#define CAN_CanIP__CAN_TX5_DATA_LOW CYREG_CAN1_CAN_TX5_DATA_LOW
#define CAN_CanIP__CAN_TX5_ID CYREG_CAN1_CAN_TX5_ID
#define CAN_CanIP__CAN_TX6_CONTROL CYREG_CAN1_CAN_TX6_CONTROL
#define CAN_CanIP__CAN_TX6_DATA_HIGH CYREG_CAN1_CAN_TX6_DATA_HIGH
#define CAN_CanIP__CAN_TX6_DATA_LOW CYREG_CAN1_CAN_TX6_DATA_LOW
#define CAN_CanIP__CAN_TX6_ID CYREG_CAN1_CAN_TX6_ID
#define CAN_CanIP__CAN_TX7_CONTROL CYREG_CAN1_CAN_TX7_CONTROL
#define CAN_CanIP__CAN_TX7_DATA_HIGH CYREG_CAN1_CAN_TX7_DATA_HIGH
#define CAN_CanIP__CAN_TX7_DATA_LOW CYREG_CAN1_CAN_TX7_DATA_LOW
#define CAN_CanIP__CAN_TX7_ID CYREG_CAN1_CAN_TX7_ID
#define CAN_CanIP__CNTL CYREG_CAN1_CNTL
#define CAN_CanIP__COMMAND CYREG_CAN1_COMMAND
#define CAN_CanIP__CONFIG CYREG_CAN1_CONFIG
#define CAN_CanIP__ECR CYREG_CAN1_ECR
#define CAN_CanIP__ERROR_STATUS CYREG_CAN1_ERROR_STATUS
#define CAN_CanIP__INT_EBL CYREG_CAN1_INT_EBL
#define CAN_CanIP__INT_STATUS CYREG_CAN1_INT_STATUS
#define CAN_CanIP__INTR_CAN CYREG_CAN1_INTR_CAN
#define CAN_CanIP__INTR_CAN_MASK CYREG_CAN1_INTR_CAN_MASK
#define CAN_CanIP__INTR_CAN_MASKED CYREG_CAN1_INTR_CAN_MASKED
#define CAN_CanIP__INTR_CAN_SET CYREG_CAN1_INTR_CAN_SET
#define CAN_CanIP__TTCAN_CAPTURE CYREG_CAN1_TTCAN_CAPTURE
#define CAN_CanIP__TTCAN_COMPARE CYREG_CAN1_TTCAN_COMPARE
#define CAN_CanIP__TTCAN_COUNTER CYREG_CAN1_TTCAN_COUNTER
#define CAN_CanIP__TTCAN_TIMING CYREG_CAN1_TTCAN_TIMING
#define CAN_HFCLK__DIV_ID 0x00000040u
#define CAN_HFCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CAN_HFCLK__PA_DIV_ID 0x000000FFu
#define CAN_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CAN_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CAN_isr__INTC_MASK 0x20000000u
#define CAN_isr__INTC_NUMBER 29u
#define CAN_isr__INTC_PRIOR_MASK 0xC000u
#define CAN_isr__INTC_PRIOR_NUM 3u
#define CAN_isr__INTC_PRIOR_REG CYREG_CM0_IPR7
#define CAN_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define CAN_isr__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CAN_RX__0__DR CYREG_GPIO_PRT0_DR
#define CAN_RX__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CAN_RX__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CAN_RX__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CAN_RX__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CAN_RX__0__HSIOM_MASK 0x0000000Fu
#define CAN_RX__0__HSIOM_SHIFT 0u
#define CAN_RX__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_RX__0__INTR CYREG_GPIO_PRT0_INTR
#define CAN_RX__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_RX__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CAN_RX__0__MASK 0x01u
#define CAN_RX__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CAN_RX__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CAN_RX__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CAN_RX__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CAN_RX__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CAN_RX__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CAN_RX__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CAN_RX__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CAN_RX__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CAN_RX__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CAN_RX__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CAN_RX__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CAN_RX__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CAN_RX__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CAN_RX__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CAN_RX__0__PC CYREG_GPIO_PRT0_PC
#define CAN_RX__0__PC2 CYREG_GPIO_PRT0_PC2
#define CAN_RX__0__PORT 0u
#define CAN_RX__0__PS CYREG_GPIO_PRT0_PS
#define CAN_RX__0__SHIFT 0u
#define CAN_RX__DR CYREG_GPIO_PRT0_DR
#define CAN_RX__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CAN_RX__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CAN_RX__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CAN_RX__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_RX__INTR CYREG_GPIO_PRT0_INTR
#define CAN_RX__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_RX__INTSTAT CYREG_GPIO_PRT0_INTR
#define CAN_RX__MASK 0x01u
#define CAN_RX__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CAN_RX__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CAN_RX__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CAN_RX__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CAN_RX__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CAN_RX__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CAN_RX__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CAN_RX__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CAN_RX__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CAN_RX__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CAN_RX__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CAN_RX__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CAN_RX__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CAN_RX__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CAN_RX__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CAN_RX__PC CYREG_GPIO_PRT0_PC
#define CAN_RX__PC2 CYREG_GPIO_PRT0_PC2
#define CAN_RX__PORT 0u
#define CAN_RX__PS CYREG_GPIO_PRT0_PS
#define CAN_RX__SHIFT 0u
#define CAN_TX__0__DR CYREG_GPIO_PRT0_DR
#define CAN_TX__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CAN_TX__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CAN_TX__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CAN_TX__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CAN_TX__0__HSIOM_MASK 0x000000F0u
#define CAN_TX__0__HSIOM_SHIFT 4u
#define CAN_TX__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_TX__0__INTR CYREG_GPIO_PRT0_INTR
#define CAN_TX__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_TX__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CAN_TX__0__MASK 0x02u
#define CAN_TX__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define CAN_TX__0__OUT_SEL_SHIFT 2u
#define CAN_TX__0__OUT_SEL_VAL -1u
#define CAN_TX__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CAN_TX__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CAN_TX__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CAN_TX__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CAN_TX__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CAN_TX__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CAN_TX__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CAN_TX__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CAN_TX__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CAN_TX__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CAN_TX__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CAN_TX__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CAN_TX__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CAN_TX__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CAN_TX__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CAN_TX__0__PC CYREG_GPIO_PRT0_PC
#define CAN_TX__0__PC2 CYREG_GPIO_PRT0_PC2
#define CAN_TX__0__PORT 0u
#define CAN_TX__0__PS CYREG_GPIO_PRT0_PS
#define CAN_TX__0__SHIFT 1u
#define CAN_TX__DR CYREG_GPIO_PRT0_DR
#define CAN_TX__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CAN_TX__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CAN_TX__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CAN_TX__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_TX__INTR CYREG_GPIO_PRT0_INTR
#define CAN_TX__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CAN_TX__INTSTAT CYREG_GPIO_PRT0_INTR
#define CAN_TX__MASK 0x02u
#define CAN_TX__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CAN_TX__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CAN_TX__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CAN_TX__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CAN_TX__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CAN_TX__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CAN_TX__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CAN_TX__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CAN_TX__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CAN_TX__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CAN_TX__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CAN_TX__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CAN_TX__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CAN_TX__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CAN_TX__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CAN_TX__PC CYREG_GPIO_PRT0_PC
#define CAN_TX__PC2 CYREG_GPIO_PRT0_PC2
#define CAN_TX__PORT 0u
#define CAN_TX__PS CYREG_GPIO_PRT0_PS
#define CAN_TX__SHIFT 1u

/* Dip_1 */
#define Dip_1__0__DR CYREG_GPIO_PRT11_DR
#define Dip_1__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_1__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_1__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_1__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Dip_1__0__HSIOM_MASK 0x000000F0u
#define Dip_1__0__HSIOM_SHIFT 4u
#define Dip_1__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_1__0__INTR CYREG_GPIO_PRT11_INTR
#define Dip_1__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_1__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_1__0__MASK 0x02u
#define Dip_1__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_1__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_1__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_1__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_1__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_1__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_1__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_1__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_1__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_1__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_1__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_1__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_1__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_1__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_1__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_1__0__PC CYREG_GPIO_PRT11_PC
#define Dip_1__0__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_1__0__PORT 11u
#define Dip_1__0__PS CYREG_GPIO_PRT11_PS
#define Dip_1__0__SHIFT 1u
#define Dip_1__DR CYREG_GPIO_PRT11_DR
#define Dip_1__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_1__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_1__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_1__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_1__INTR CYREG_GPIO_PRT11_INTR
#define Dip_1__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_1__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_1__MASK 0x02u
#define Dip_1__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_1__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_1__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_1__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_1__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_1__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_1__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_1__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_1__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_1__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_1__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_1__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_1__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_1__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_1__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_1__PC CYREG_GPIO_PRT11_PC
#define Dip_1__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_1__PORT 11u
#define Dip_1__PS CYREG_GPIO_PRT11_PS
#define Dip_1__SHIFT 1u

/* Dip_2 */
#define Dip_2__0__DR CYREG_GPIO_PRT11_DR
#define Dip_2__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_2__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_2__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_2__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Dip_2__0__HSIOM_MASK 0x0000F000u
#define Dip_2__0__HSIOM_SHIFT 12u
#define Dip_2__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_2__0__INTR CYREG_GPIO_PRT11_INTR
#define Dip_2__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_2__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_2__0__MASK 0x08u
#define Dip_2__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_2__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_2__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_2__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_2__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_2__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_2__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_2__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_2__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_2__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_2__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_2__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_2__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_2__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_2__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_2__0__PC CYREG_GPIO_PRT11_PC
#define Dip_2__0__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_2__0__PORT 11u
#define Dip_2__0__PS CYREG_GPIO_PRT11_PS
#define Dip_2__0__SHIFT 3u
#define Dip_2__DR CYREG_GPIO_PRT11_DR
#define Dip_2__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_2__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_2__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_2__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_2__INTR CYREG_GPIO_PRT11_INTR
#define Dip_2__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_2__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_2__MASK 0x08u
#define Dip_2__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_2__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_2__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_2__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_2__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_2__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_2__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_2__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_2__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_2__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_2__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_2__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_2__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_2__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_2__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_2__PC CYREG_GPIO_PRT11_PC
#define Dip_2__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_2__PORT 11u
#define Dip_2__PS CYREG_GPIO_PRT11_PS
#define Dip_2__SHIFT 3u

/* Dip_3 */
#define Dip_3__0__DR CYREG_GPIO_PRT11_DR
#define Dip_3__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_3__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_3__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_3__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Dip_3__0__HSIOM_MASK 0x00F00000u
#define Dip_3__0__HSIOM_SHIFT 20u
#define Dip_3__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_3__0__INTR CYREG_GPIO_PRT11_INTR
#define Dip_3__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_3__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_3__0__MASK 0x20u
#define Dip_3__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_3__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_3__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_3__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_3__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_3__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_3__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_3__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_3__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_3__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_3__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_3__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_3__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_3__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_3__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_3__0__PC CYREG_GPIO_PRT11_PC
#define Dip_3__0__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_3__0__PORT 11u
#define Dip_3__0__PS CYREG_GPIO_PRT11_PS
#define Dip_3__0__SHIFT 5u
#define Dip_3__DR CYREG_GPIO_PRT11_DR
#define Dip_3__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_3__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_3__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_3__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_3__INTR CYREG_GPIO_PRT11_INTR
#define Dip_3__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_3__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_3__MASK 0x20u
#define Dip_3__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_3__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_3__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_3__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_3__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_3__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_3__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_3__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_3__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_3__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_3__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_3__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_3__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_3__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_3__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_3__PC CYREG_GPIO_PRT11_PC
#define Dip_3__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_3__PORT 11u
#define Dip_3__PS CYREG_GPIO_PRT11_PS
#define Dip_3__SHIFT 5u

/* Dip_4 */
#define Dip_4__0__DR CYREG_GPIO_PRT11_DR
#define Dip_4__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_4__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_4__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_4__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Dip_4__0__HSIOM_MASK 0xF0000000u
#define Dip_4__0__HSIOM_SHIFT 28u
#define Dip_4__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_4__0__INTR CYREG_GPIO_PRT11_INTR
#define Dip_4__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_4__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_4__0__MASK 0x80u
#define Dip_4__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_4__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_4__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_4__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_4__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_4__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_4__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_4__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_4__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_4__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_4__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_4__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_4__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_4__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_4__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_4__0__PC CYREG_GPIO_PRT11_PC
#define Dip_4__0__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_4__0__PORT 11u
#define Dip_4__0__PS CYREG_GPIO_PRT11_PS
#define Dip_4__0__SHIFT 7u
#define Dip_4__DR CYREG_GPIO_PRT11_DR
#define Dip_4__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Dip_4__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Dip_4__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Dip_4__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_4__INTR CYREG_GPIO_PRT11_INTR
#define Dip_4__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Dip_4__INTSTAT CYREG_GPIO_PRT11_INTR
#define Dip_4__MASK 0x80u
#define Dip_4__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Dip_4__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Dip_4__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Dip_4__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Dip_4__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Dip_4__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Dip_4__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Dip_4__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Dip_4__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Dip_4__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Dip_4__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Dip_4__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Dip_4__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Dip_4__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Dip_4__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Dip_4__PC CYREG_GPIO_PRT11_PC
#define Dip_4__PC2 CYREG_GPIO_PRT11_PC2
#define Dip_4__PORT 11u
#define Dip_4__PS CYREG_GPIO_PRT11_PS
#define Dip_4__SHIFT 7u

/* Fault */
#define Fault__0__DR CYREG_GPIO_PRT11_DR
#define Fault__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Fault__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Fault__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Fault__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Fault__0__HSIOM_MASK 0x0F000000u
#define Fault__0__HSIOM_SHIFT 24u
#define Fault__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Fault__0__INTR CYREG_GPIO_PRT11_INTR
#define Fault__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Fault__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Fault__0__MASK 0x40u
#define Fault__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Fault__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Fault__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Fault__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Fault__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Fault__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Fault__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Fault__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Fault__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Fault__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Fault__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Fault__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Fault__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Fault__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Fault__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Fault__0__PC CYREG_GPIO_PRT11_PC
#define Fault__0__PC2 CYREG_GPIO_PRT11_PC2
#define Fault__0__PORT 11u
#define Fault__0__PS CYREG_GPIO_PRT11_PS
#define Fault__0__SHIFT 6u
#define Fault__DR CYREG_GPIO_PRT11_DR
#define Fault__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Fault__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Fault__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Fault__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Fault__INTR CYREG_GPIO_PRT11_INTR
#define Fault__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Fault__INTSTAT CYREG_GPIO_PRT11_INTR
#define Fault__MASK 0x40u
#define Fault__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Fault__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Fault__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Fault__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Fault__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Fault__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Fault__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Fault__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Fault__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Fault__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Fault__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Fault__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Fault__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Fault__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Fault__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Fault__PC CYREG_GPIO_PRT11_PC
#define Fault__PC2 CYREG_GPIO_PRT11_PC2
#define Fault__PORT 11u
#define Fault__PS CYREG_GPIO_PRT11_PS
#define Fault__SHIFT 6u

/* Lim_1 */
#define Lim_1__0__DR CYREG_GPIO_PRT2_DR
#define Lim_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Lim_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Lim_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Lim_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Lim_1__0__HSIOM_MASK 0x000000F0u
#define Lim_1__0__HSIOM_SHIFT 4u
#define Lim_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Lim_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Lim_1__0__MASK 0x02u
#define Lim_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Lim_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Lim_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Lim_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Lim_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Lim_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Lim_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Lim_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Lim_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Lim_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Lim_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Lim_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Lim_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Lim_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Lim_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Lim_1__0__PC CYREG_GPIO_PRT2_PC
#define Lim_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Lim_1__0__PORT 2u
#define Lim_1__0__PS CYREG_GPIO_PRT2_PS
#define Lim_1__0__SHIFT 1u
#define Lim_1__DR CYREG_GPIO_PRT2_DR
#define Lim_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Lim_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Lim_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Lim_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_1__INTR CYREG_GPIO_PRT2_INTR
#define Lim_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Lim_1__MASK 0x02u
#define Lim_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Lim_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Lim_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Lim_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Lim_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Lim_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Lim_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Lim_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Lim_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Lim_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Lim_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Lim_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Lim_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Lim_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Lim_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Lim_1__PC CYREG_GPIO_PRT2_PC
#define Lim_1__PC2 CYREG_GPIO_PRT2_PC2
#define Lim_1__PORT 2u
#define Lim_1__PS CYREG_GPIO_PRT2_PS
#define Lim_1__SHIFT 1u
#define Lim_1__SNAP CYREG_GPIO_PRT2_INTR

/* Lim_2 */
#define Lim_2__0__DR CYREG_GPIO_PRT2_DR
#define Lim_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Lim_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Lim_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Lim_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Lim_2__0__HSIOM_MASK 0x00000F00u
#define Lim_2__0__HSIOM_SHIFT 8u
#define Lim_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Lim_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Lim_2__0__MASK 0x04u
#define Lim_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Lim_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Lim_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Lim_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Lim_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Lim_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Lim_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Lim_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Lim_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Lim_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Lim_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Lim_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Lim_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Lim_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Lim_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Lim_2__0__PC CYREG_GPIO_PRT2_PC
#define Lim_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Lim_2__0__PORT 2u
#define Lim_2__0__PS CYREG_GPIO_PRT2_PS
#define Lim_2__0__SHIFT 2u
#define Lim_2__DR CYREG_GPIO_PRT2_DR
#define Lim_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Lim_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Lim_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Lim_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_2__INTR CYREG_GPIO_PRT2_INTR
#define Lim_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Lim_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Lim_2__MASK 0x04u
#define Lim_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Lim_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Lim_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Lim_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Lim_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Lim_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Lim_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Lim_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Lim_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Lim_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Lim_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Lim_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Lim_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Lim_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Lim_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Lim_2__PC CYREG_GPIO_PRT2_PC
#define Lim_2__PC2 CYREG_GPIO_PRT2_PC2
#define Lim_2__PORT 2u
#define Lim_2__PS CYREG_GPIO_PRT2_PS
#define Lim_2__SHIFT 2u

/* LED_Pin */
#define LED_Pin__0__DR CYREG_GPIO_PRT5_DR
#define LED_Pin__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_Pin__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_Pin__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED_Pin__0__HSIOM_MASK 0x00000F00u
#define LED_Pin__0__HSIOM_SHIFT 8u
#define LED_Pin__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_Pin__0__INTR CYREG_GPIO_PRT5_INTR
#define LED_Pin__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_Pin__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_Pin__0__MASK 0x04u
#define LED_Pin__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_Pin__0__OUT_SEL_SHIFT 4u
#define LED_Pin__0__OUT_SEL_VAL 2u
#define LED_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Pin__0__PC CYREG_GPIO_PRT5_PC
#define LED_Pin__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED_Pin__0__PORT 5u
#define LED_Pin__0__PS CYREG_GPIO_PRT5_PS
#define LED_Pin__0__SHIFT 2u
#define LED_Pin__DR CYREG_GPIO_PRT5_DR
#define LED_Pin__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_Pin__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_Pin__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_Pin__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_Pin__INTR CYREG_GPIO_PRT5_INTR
#define LED_Pin__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_Pin__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_Pin__MASK 0x04u
#define LED_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Pin__PC CYREG_GPIO_PRT5_PC
#define LED_Pin__PC2 CYREG_GPIO_PRT5_PC2
#define LED_Pin__PORT 5u
#define LED_Pin__PS CYREG_GPIO_PRT5_PS
#define LED_Pin__SHIFT 2u

/* StepClk */
#define StepClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define StepClk__DIV_ID 0x00000041u
#define StepClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define StepClk__PA_DIV_ID 0x000000FFu

/* DBG_UART */
#define DBG_UART_rx__0__DR CYREG_GPIO_PRT4_DR
#define DBG_UART_rx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DBG_UART_rx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DBG_UART_rx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DBG_UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define DBG_UART_rx__0__HSIOM_GPIO 0u
#define DBG_UART_rx__0__HSIOM_I2C 14u
#define DBG_UART_rx__0__HSIOM_I2C_SCL 14u
#define DBG_UART_rx__0__HSIOM_MASK 0x0000000Fu
#define DBG_UART_rx__0__HSIOM_SHIFT 0u
#define DBG_UART_rx__0__HSIOM_SPI 15u
#define DBG_UART_rx__0__HSIOM_SPI_MOSI 15u
#define DBG_UART_rx__0__HSIOM_UART 9u
#define DBG_UART_rx__0__HSIOM_UART_RX 9u
#define DBG_UART_rx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_rx__0__INTR CYREG_GPIO_PRT4_INTR
#define DBG_UART_rx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_rx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define DBG_UART_rx__0__MASK 0x01u
#define DBG_UART_rx__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DBG_UART_rx__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DBG_UART_rx__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DBG_UART_rx__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DBG_UART_rx__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DBG_UART_rx__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DBG_UART_rx__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DBG_UART_rx__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DBG_UART_rx__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DBG_UART_rx__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DBG_UART_rx__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DBG_UART_rx__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DBG_UART_rx__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DBG_UART_rx__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DBG_UART_rx__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DBG_UART_rx__0__PC CYREG_GPIO_PRT4_PC
#define DBG_UART_rx__0__PC2 CYREG_GPIO_PRT4_PC2
#define DBG_UART_rx__0__PORT 4u
#define DBG_UART_rx__0__PS CYREG_GPIO_PRT4_PS
#define DBG_UART_rx__0__SHIFT 0u
#define DBG_UART_rx__DR CYREG_GPIO_PRT4_DR
#define DBG_UART_rx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DBG_UART_rx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DBG_UART_rx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DBG_UART_rx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_rx__INTR CYREG_GPIO_PRT4_INTR
#define DBG_UART_rx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_rx__INTSTAT CYREG_GPIO_PRT4_INTR
#define DBG_UART_rx__MASK 0x01u
#define DBG_UART_rx__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DBG_UART_rx__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DBG_UART_rx__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DBG_UART_rx__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DBG_UART_rx__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DBG_UART_rx__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DBG_UART_rx__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DBG_UART_rx__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DBG_UART_rx__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DBG_UART_rx__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DBG_UART_rx__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DBG_UART_rx__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DBG_UART_rx__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DBG_UART_rx__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DBG_UART_rx__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DBG_UART_rx__PC CYREG_GPIO_PRT4_PC
#define DBG_UART_rx__PC2 CYREG_GPIO_PRT4_PC2
#define DBG_UART_rx__PORT 4u
#define DBG_UART_rx__PS CYREG_GPIO_PRT4_PS
#define DBG_UART_rx__SHIFT 0u
#define DBG_UART_SCB__CTRL CYREG_SCB0_CTRL
#define DBG_UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define DBG_UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define DBG_UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define DBG_UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define DBG_UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define DBG_UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define DBG_UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define DBG_UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define DBG_UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define DBG_UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define DBG_UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define DBG_UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define DBG_UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define DBG_UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define DBG_UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define DBG_UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define DBG_UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define DBG_UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define DBG_UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define DBG_UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define DBG_UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define DBG_UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define DBG_UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define DBG_UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define DBG_UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define DBG_UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define DBG_UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define DBG_UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define DBG_UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define DBG_UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define DBG_UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define DBG_UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define DBG_UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define DBG_UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define DBG_UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define DBG_UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define DBG_UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define DBG_UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define DBG_UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define DBG_UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define DBG_UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define DBG_UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define DBG_UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define DBG_UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define DBG_UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define DBG_UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define DBG_UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define DBG_UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define DBG_UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define DBG_UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define DBG_UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define DBG_UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define DBG_UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define DBG_UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define DBG_UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define DBG_UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define DBG_UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define DBG_UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define DBG_UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define DBG_UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define DBG_UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define DBG_UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define DBG_UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define DBG_UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define DBG_UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define DBG_UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define DBG_UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define DBG_UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define DBG_UART_SCB__SS0_POSISTION 0u
#define DBG_UART_SCB__SS1_POSISTION 1u
#define DBG_UART_SCB__SS2_POSISTION 2u
#define DBG_UART_SCB__SS3_POSISTION 3u
#define DBG_UART_SCB__STATUS CYREG_SCB0_STATUS
#define DBG_UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define DBG_UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define DBG_UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define DBG_UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define DBG_UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define DBG_UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define DBG_UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define DBG_UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define DBG_UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define DBG_UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define DBG_UART_SCBCLK__DIV_ID 0x00000042u
#define DBG_UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define DBG_UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define DBG_UART_tx__0__DR CYREG_GPIO_PRT4_DR
#define DBG_UART_tx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DBG_UART_tx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DBG_UART_tx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DBG_UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define DBG_UART_tx__0__HSIOM_GPIO 0u
#define DBG_UART_tx__0__HSIOM_I2C 14u
#define DBG_UART_tx__0__HSIOM_I2C_SDA 14u
#define DBG_UART_tx__0__HSIOM_MASK 0x000000F0u
#define DBG_UART_tx__0__HSIOM_SHIFT 4u
#define DBG_UART_tx__0__HSIOM_SPI 15u
#define DBG_UART_tx__0__HSIOM_SPI_MISO 15u
#define DBG_UART_tx__0__HSIOM_UART 9u
#define DBG_UART_tx__0__HSIOM_UART_TX 9u
#define DBG_UART_tx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_tx__0__INTR CYREG_GPIO_PRT4_INTR
#define DBG_UART_tx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_tx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define DBG_UART_tx__0__MASK 0x02u
#define DBG_UART_tx__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define DBG_UART_tx__0__OUT_SEL_SHIFT 2u
#define DBG_UART_tx__0__OUT_SEL_VAL -1u
#define DBG_UART_tx__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DBG_UART_tx__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DBG_UART_tx__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DBG_UART_tx__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DBG_UART_tx__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DBG_UART_tx__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DBG_UART_tx__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DBG_UART_tx__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DBG_UART_tx__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DBG_UART_tx__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DBG_UART_tx__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DBG_UART_tx__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DBG_UART_tx__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DBG_UART_tx__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DBG_UART_tx__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DBG_UART_tx__0__PC CYREG_GPIO_PRT4_PC
#define DBG_UART_tx__0__PC2 CYREG_GPIO_PRT4_PC2
#define DBG_UART_tx__0__PORT 4u
#define DBG_UART_tx__0__PS CYREG_GPIO_PRT4_PS
#define DBG_UART_tx__0__SHIFT 1u
#define DBG_UART_tx__DR CYREG_GPIO_PRT4_DR
#define DBG_UART_tx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DBG_UART_tx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DBG_UART_tx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DBG_UART_tx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_tx__INTR CYREG_GPIO_PRT4_INTR
#define DBG_UART_tx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DBG_UART_tx__INTSTAT CYREG_GPIO_PRT4_INTR
#define DBG_UART_tx__MASK 0x02u
#define DBG_UART_tx__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DBG_UART_tx__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DBG_UART_tx__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DBG_UART_tx__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DBG_UART_tx__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DBG_UART_tx__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DBG_UART_tx__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DBG_UART_tx__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DBG_UART_tx__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DBG_UART_tx__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DBG_UART_tx__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DBG_UART_tx__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DBG_UART_tx__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DBG_UART_tx__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DBG_UART_tx__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DBG_UART_tx__PC CYREG_GPIO_PRT4_PC
#define DBG_UART_tx__PC2 CYREG_GPIO_PRT4_PC2
#define DBG_UART_tx__PORT 4u
#define DBG_UART_tx__PS CYREG_GPIO_PRT4_PS
#define DBG_UART_tx__SHIFT 1u

/* Step_Pin */
#define Step_Pin__0__DR CYREG_GPIO_PRT1_DR
#define Step_Pin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Step_Pin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Step_Pin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Step_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Step_Pin__0__HSIOM_MASK 0xF0000000u
#define Step_Pin__0__HSIOM_SHIFT 28u
#define Step_Pin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Step_Pin__0__INTR CYREG_GPIO_PRT1_INTR
#define Step_Pin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Step_Pin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Step_Pin__0__MASK 0x80u
#define Step_Pin__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Step_Pin__0__OUT_SEL_SHIFT 14u
#define Step_Pin__0__OUT_SEL_VAL 3u
#define Step_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Step_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Step_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Step_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Step_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Step_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Step_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Step_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Step_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Step_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Step_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Step_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Step_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Step_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Step_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Step_Pin__0__PC CYREG_GPIO_PRT1_PC
#define Step_Pin__0__PC2 CYREG_GPIO_PRT1_PC2
#define Step_Pin__0__PORT 1u
#define Step_Pin__0__PS CYREG_GPIO_PRT1_PS
#define Step_Pin__0__SHIFT 7u
#define Step_Pin__DR CYREG_GPIO_PRT1_DR
#define Step_Pin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Step_Pin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Step_Pin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Step_Pin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Step_Pin__INTR CYREG_GPIO_PRT1_INTR
#define Step_Pin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Step_Pin__INTSTAT CYREG_GPIO_PRT1_INTR
#define Step_Pin__MASK 0x80u
#define Step_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Step_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Step_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Step_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Step_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Step_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Step_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Step_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Step_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Step_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Step_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Step_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Step_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Step_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Step_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Step_Pin__PC CYREG_GPIO_PRT1_PC
#define Step_Pin__PC2 CYREG_GPIO_PRT1_PC2
#define Step_Pin__PORT 1u
#define Step_Pin__PS CYREG_GPIO_PRT1_PS
#define Step_Pin__SHIFT 7u

/* isr_done */
#define isr_done__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_done__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_done__INTC_MASK 0x01u
#define isr_done__INTC_NUMBER 0u
#define isr_done__INTC_PRIOR_MASK 0xC0u
#define isr_done__INTC_PRIOR_NUM 3u
#define isr_done__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_done__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_done__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_step */
#define isr_step__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_step__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_step__INTC_MASK 0x10u
#define isr_step__INTC_NUMBER 4u
#define isr_step__INTC_PRIOR_MASK 0xC0u
#define isr_step__INTC_PRIOR_NUM 3u
#define isr_step__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_step__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_step__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Direction */
#define Direction_Pin__0__DR CYREG_GPIO_PRT1_DR
#define Direction_Pin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Direction_Pin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Direction_Pin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Direction_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Direction_Pin__0__HSIOM_MASK 0x0F000000u
#define Direction_Pin__0__HSIOM_SHIFT 24u
#define Direction_Pin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Direction_Pin__0__INTR CYREG_GPIO_PRT1_INTR
#define Direction_Pin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Direction_Pin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Direction_Pin__0__MASK 0x40u
#define Direction_Pin__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Direction_Pin__0__OUT_SEL_SHIFT 12u
#define Direction_Pin__0__OUT_SEL_VAL 1u
#define Direction_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Direction_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Direction_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Direction_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Direction_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Direction_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Direction_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Direction_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Direction_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Direction_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Direction_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Direction_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Direction_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Direction_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Direction_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Direction_Pin__0__PC CYREG_GPIO_PRT1_PC
#define Direction_Pin__0__PC2 CYREG_GPIO_PRT1_PC2
#define Direction_Pin__0__PORT 1u
#define Direction_Pin__0__PS CYREG_GPIO_PRT1_PS
#define Direction_Pin__0__SHIFT 6u
#define Direction_Pin__DR CYREG_GPIO_PRT1_DR
#define Direction_Pin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Direction_Pin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Direction_Pin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Direction_Pin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Direction_Pin__INTR CYREG_GPIO_PRT1_INTR
#define Direction_Pin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Direction_Pin__INTSTAT CYREG_GPIO_PRT1_INTR
#define Direction_Pin__MASK 0x40u
#define Direction_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Direction_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Direction_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Direction_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Direction_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Direction_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Direction_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Direction_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Direction_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Direction_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Direction_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Direction_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Direction_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Direction_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Direction_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Direction_Pin__PC CYREG_GPIO_PRT1_PC
#define Direction_Pin__PC2 CYREG_GPIO_PRT1_PC2
#define Direction_Pin__PORT 1u
#define Direction_Pin__PS CYREG_GPIO_PRT1_PS
#define Direction_Pin__SHIFT 6u
#define Direction_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Sync_ctrl_reg__0__POS 0
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define Direction_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define Direction_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL0
#define Direction_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL0
#define Direction_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK0
#define Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Direction_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define Direction_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Direction_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define Direction_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Direction_Sync_ctrl_reg__MASK 0x01u
#define Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Direction_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* isr_fault */
#define isr_fault__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_fault__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_fault__INTC_MASK 0x02u
#define isr_fault__INTC_NUMBER 1u
#define isr_fault__INTC_PRIOR_MASK 0xC000u
#define isr_fault__INTC_PRIOR_NUM 3u
#define isr_fault__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_fault__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_fault__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_lim_1 */
#define isr_lim_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_lim_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_lim_1__INTC_MASK 0x04u
#define isr_lim_1__INTC_NUMBER 2u
#define isr_lim_1__INTC_PRIOR_MASK 0xC00000u
#define isr_lim_1__INTC_PRIOR_NUM 3u
#define isr_lim_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_lim_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_lim_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_lim_2 */
#define isr_lim_2__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_lim_2__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_lim_2__INTC_MASK 0x08u
#define isr_lim_2__INTC_NUMBER 3u
#define isr_lim_2__INTC_PRIOR_MASK 0xC0000000u
#define isr_lim_2__INTC_PRIOR_NUM 3u
#define isr_lim_2__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_lim_2__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_lim_2__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Step_Timer */
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_UDB_W8_A04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_UDB_W8_A14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_UDB_W8_D04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_UDB_W8_D14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_UDB_W8_F04
#define Step_Timer_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_UDB_W8_F14
#define Step_Timer_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Step_Timer_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define Step_Timer_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define Step_Timer_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_UDB_W8_A05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_UDB_W8_A15
#define Step_Timer_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define Step_Timer_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_UDB_W8_D05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_UDB_W8_D15
#define Step_Timer_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define Step_Timer_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define Step_Timer_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_UDB_W8_F05
#define Step_Timer_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_UDB_W8_F15
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A16
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D16
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F16
#define Step_Timer_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A6
#define Step_Timer_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_UDB_W8_A06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_UDB_W8_A16
#define Step_Timer_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D6
#define Step_Timer_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_UDB_W8_D06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_UDB_W8_D16
#define Step_Timer_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define Step_Timer_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F6
#define Step_Timer_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_UDB_W8_F06
#define Step_Timer_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_UDB_W8_F16
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Step_Timer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK4
#define Step_Timer_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Step_Timer_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Step_Timer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define Step_Timer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST6
#define Step_Timer_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Step_Timer_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Step_Timer_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Step_Timer_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Step_Timer_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK6
#define Step_Timer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define Step_Timer_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST6

/* Step_Counter */
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_UDB_W8_A00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_UDB_W8_A10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_UDB_W8_D00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_UDB_W8_D10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_UDB_W8_F00
#define Step_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_UDB_W8_F10
#define Step_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Step_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A0_REG CYREG_UDB_W32_A01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A1_REG CYREG_UDB_W32_A11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D0_REG CYREG_UDB_W32_D01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D1_REG CYREG_UDB_W32_D11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F0_REG CYREG_UDB_W32_F01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F1_REG CYREG_UDB_W32_F11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_UDB_W8_A01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_UDB_W8_A11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_UDB_W8_D01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_UDB_W8_D11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_UDB_W8_F01
#define Step_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_UDB_W8_F11
#define Step_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Step_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A0_REG CYREG_UDB_W32_A02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A1_REG CYREG_UDB_W32_A12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D0_REG CYREG_UDB_W32_D02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D1_REG CYREG_UDB_W32_D12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F0_REG CYREG_UDB_W32_F02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F1_REG CYREG_UDB_W32_F12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_UDB_W8_A02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_UDB_W8_A12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_UDB_W8_D02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_UDB_W8_D12
#define Step_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F2
#define Step_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_UDB_W8_F02
#define Step_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_UDB_W8_F12
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_UDB_W16_A03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_UDB_W16_A13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_UDB_W16_D03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_UDB_W16_D13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_UDB_W16_F03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_UDB_W16_F13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A0_REG CYREG_UDB_W32_A03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A1_REG CYREG_UDB_W32_A13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D0_REG CYREG_UDB_W32_D03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D1_REG CYREG_UDB_W32_D13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F0_REG CYREG_UDB_W32_F03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F1_REG CYREG_UDB_W32_F13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_UDB_CAT16_A3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_UDB_W8_A03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_UDB_W8_A13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_UDB_CAT16_D3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_UDB_W8_D03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_UDB_W8_D13
#define Step_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_UDB_CAT16_F3
#define Step_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_UDB_W8_F03
#define Step_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_UDB_W8_F13
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Step_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define Step_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Step_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Step_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Step_Counter_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Step_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Step_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Step_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Step_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Step_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST3

/* Miscellaneous */
#define CY_PROJECT_NAME "StepperDriver"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
