.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__DM__MASK, 0x07
.set A__0__DM__SHIFT, 0
.set A__0__DR, CYREG_PRT0_DR
.set A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A__0__HSIOM_MASK, 0x0000000F
.set A__0__HSIOM_SHIFT, 0
.set A__0__INTCFG, CYREG_PRT0_INTCFG
.set A__0__INTSTAT, CYREG_PRT0_INTSTAT
.set A__0__MASK, 0x01
.set A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A__0__PC, CYREG_PRT0_PC
.set A__0__PC2, CYREG_PRT0_PC2
.set A__0__PORT, 0
.set A__0__PS, CYREG_PRT0_PS
.set A__0__SHIFT, 0
.set A__DR, CYREG_PRT0_DR
.set A__INTCFG, CYREG_PRT0_INTCFG
.set A__INTSTAT, CYREG_PRT0_INTSTAT
.set A__MASK, 0x01
.set A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A__PC, CYREG_PRT0_PC
.set A__PC2, CYREG_PRT0_PC2
.set A__PORT, 0
.set A__PS, CYREG_PRT0_PS
.set A__SHIFT, 0

/* B */
.set B__0__DM__MASK, 0x38
.set B__0__DM__SHIFT, 3
.set B__0__DR, CYREG_PRT0_DR
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B__0__HSIOM_MASK, 0x000000F0
.set B__0__HSIOM_SHIFT, 4
.set B__0__INTCFG, CYREG_PRT0_INTCFG
.set B__0__INTSTAT, CYREG_PRT0_INTSTAT
.set B__0__MASK, 0x02
.set B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B__0__PC, CYREG_PRT0_PC
.set B__0__PC2, CYREG_PRT0_PC2
.set B__0__PORT, 0
.set B__0__PS, CYREG_PRT0_PS
.set B__0__SHIFT, 1
.set B__DR, CYREG_PRT0_DR
.set B__INTCFG, CYREG_PRT0_INTCFG
.set B__INTSTAT, CYREG_PRT0_INTSTAT
.set B__MASK, 0x02
.set B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B__PC, CYREG_PRT0_PC
.set B__PC2, CYREG_PRT0_PC2
.set B__PORT, 0
.set B__PS, CYREG_PRT0_PS
.set B__SHIFT, 1

/* IU */
.set IU__0__DM__MASK, 0x1C0
.set IU__0__DM__SHIFT, 6
.set IU__0__DR, CYREG_PRT2_DR
.set IU__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set IU__0__HSIOM_MASK, 0x00000F00
.set IU__0__HSIOM_SHIFT, 8
.set IU__0__INTCFG, CYREG_PRT2_INTCFG
.set IU__0__INTSTAT, CYREG_PRT2_INTSTAT
.set IU__0__MASK, 0x04
.set IU__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IU__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IU__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IU__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IU__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IU__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IU__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IU__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IU__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IU__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IU__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IU__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IU__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IU__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IU__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IU__0__PC, CYREG_PRT2_PC
.set IU__0__PC2, CYREG_PRT2_PC2
.set IU__0__PORT, 2
.set IU__0__PS, CYREG_PRT2_PS
.set IU__0__SHIFT, 2
.set IU__DR, CYREG_PRT2_DR
.set IU__INTCFG, CYREG_PRT2_INTCFG
.set IU__INTSTAT, CYREG_PRT2_INTSTAT
.set IU__MASK, 0x04
.set IU__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IU__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IU__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IU__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IU__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IU__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IU__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IU__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IU__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IU__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IU__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IU__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IU__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IU__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IU__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IU__PC, CYREG_PRT2_PC
.set IU__PC2, CYREG_PRT2_PC2
.set IU__PORT, 2
.set IU__PS, CYREG_PRT2_PS
.set IU__SHIFT, 2

/* IV */
.set IV__0__DM__MASK, 0xE00
.set IV__0__DM__SHIFT, 9
.set IV__0__DR, CYREG_PRT2_DR
.set IV__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set IV__0__HSIOM_MASK, 0x0000F000
.set IV__0__HSIOM_SHIFT, 12
.set IV__0__INTCFG, CYREG_PRT2_INTCFG
.set IV__0__INTSTAT, CYREG_PRT2_INTSTAT
.set IV__0__MASK, 0x08
.set IV__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IV__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IV__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IV__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IV__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IV__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IV__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IV__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IV__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IV__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IV__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IV__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IV__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IV__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IV__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IV__0__PC, CYREG_PRT2_PC
.set IV__0__PC2, CYREG_PRT2_PC2
.set IV__0__PORT, 2
.set IV__0__PS, CYREG_PRT2_PS
.set IV__0__SHIFT, 3
.set IV__DR, CYREG_PRT2_DR
.set IV__INTCFG, CYREG_PRT2_INTCFG
.set IV__INTSTAT, CYREG_PRT2_INTSTAT
.set IV__MASK, 0x08
.set IV__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IV__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IV__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IV__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IV__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IV__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IV__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IV__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IV__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IV__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IV__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IV__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IV__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IV__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IV__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IV__PC, CYREG_PRT2_PC
.set IV__PC2, CYREG_PRT2_PC2
.set IV__PORT, 2
.set IV__PS, CYREG_PRT2_PS
.set IV__SHIFT, 3

/* XU */
.set XU__0__DM__MASK, 0x1C0
.set XU__0__DM__SHIFT, 6
.set XU__0__DR, CYREG_PRT0_DR
.set XU__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set XU__0__HSIOM_MASK, 0x00000F00
.set XU__0__HSIOM_SHIFT, 8
.set XU__0__INTCFG, CYREG_PRT0_INTCFG
.set XU__0__INTSTAT, CYREG_PRT0_INTSTAT
.set XU__0__MASK, 0x04
.set XU__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XU__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XU__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XU__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XU__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XU__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XU__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XU__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XU__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XU__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XU__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XU__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XU__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XU__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XU__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XU__0__PC, CYREG_PRT0_PC
.set XU__0__PC2, CYREG_PRT0_PC2
.set XU__0__PORT, 0
.set XU__0__PS, CYREG_PRT0_PS
.set XU__0__SHIFT, 2
.set XU__DR, CYREG_PRT0_DR
.set XU__INTCFG, CYREG_PRT0_INTCFG
.set XU__INTSTAT, CYREG_PRT0_INTSTAT
.set XU__MASK, 0x04
.set XU__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XU__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XU__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XU__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XU__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XU__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XU__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XU__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XU__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XU__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XU__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XU__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XU__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XU__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XU__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XU__PC, CYREG_PRT0_PC
.set XU__PC2, CYREG_PRT0_PC2
.set XU__PORT, 0
.set XU__PS, CYREG_PRT0_PS
.set XU__SHIFT, 2

/* XV */
.set XV__0__DM__MASK, 0xE00
.set XV__0__DM__SHIFT, 9
.set XV__0__DR, CYREG_PRT0_DR
.set XV__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set XV__0__HSIOM_MASK, 0x0000F000
.set XV__0__HSIOM_SHIFT, 12
.set XV__0__INTCFG, CYREG_PRT0_INTCFG
.set XV__0__INTSTAT, CYREG_PRT0_INTSTAT
.set XV__0__MASK, 0x08
.set XV__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XV__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XV__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XV__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XV__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XV__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XV__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XV__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XV__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XV__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XV__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XV__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XV__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XV__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XV__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XV__0__PC, CYREG_PRT0_PC
.set XV__0__PC2, CYREG_PRT0_PC2
.set XV__0__PORT, 0
.set XV__0__PS, CYREG_PRT0_PS
.set XV__0__SHIFT, 3
.set XV__DR, CYREG_PRT0_DR
.set XV__INTCFG, CYREG_PRT0_INTCFG
.set XV__INTSTAT, CYREG_PRT0_INTSTAT
.set XV__MASK, 0x08
.set XV__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XV__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XV__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XV__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XV__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XV__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XV__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XV__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XV__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XV__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XV__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XV__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XV__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XV__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XV__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XV__PC, CYREG_PRT0_PC
.set XV__PC2, CYREG_PRT0_PC2
.set XV__PORT, 0
.set XV__PS, CYREG_PRT0_PS
.set XV__SHIFT, 3

/* XW */
.set XW__0__DM__MASK, 0x1C0000
.set XW__0__DM__SHIFT, 18
.set XW__0__DR, CYREG_PRT0_DR
.set XW__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set XW__0__HSIOM_MASK, 0x0F000000
.set XW__0__HSIOM_SHIFT, 24
.set XW__0__INTCFG, CYREG_PRT0_INTCFG
.set XW__0__INTSTAT, CYREG_PRT0_INTSTAT
.set XW__0__MASK, 0x40
.set XW__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XW__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XW__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XW__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XW__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XW__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XW__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XW__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XW__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XW__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XW__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XW__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XW__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XW__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XW__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XW__0__PC, CYREG_PRT0_PC
.set XW__0__PC2, CYREG_PRT0_PC2
.set XW__0__PORT, 0
.set XW__0__PS, CYREG_PRT0_PS
.set XW__0__SHIFT, 6
.set XW__DR, CYREG_PRT0_DR
.set XW__INTCFG, CYREG_PRT0_INTCFG
.set XW__INTSTAT, CYREG_PRT0_INTSTAT
.set XW__MASK, 0x40
.set XW__PA__CFG0, CYREG_UDB_PA0_CFG0
.set XW__PA__CFG1, CYREG_UDB_PA0_CFG1
.set XW__PA__CFG10, CYREG_UDB_PA0_CFG10
.set XW__PA__CFG11, CYREG_UDB_PA0_CFG11
.set XW__PA__CFG12, CYREG_UDB_PA0_CFG12
.set XW__PA__CFG13, CYREG_UDB_PA0_CFG13
.set XW__PA__CFG14, CYREG_UDB_PA0_CFG14
.set XW__PA__CFG2, CYREG_UDB_PA0_CFG2
.set XW__PA__CFG3, CYREG_UDB_PA0_CFG3
.set XW__PA__CFG4, CYREG_UDB_PA0_CFG4
.set XW__PA__CFG5, CYREG_UDB_PA0_CFG5
.set XW__PA__CFG6, CYREG_UDB_PA0_CFG6
.set XW__PA__CFG7, CYREG_UDB_PA0_CFG7
.set XW__PA__CFG8, CYREG_UDB_PA0_CFG8
.set XW__PA__CFG9, CYREG_UDB_PA0_CFG9
.set XW__PC, CYREG_PRT0_PC
.set XW__PC2, CYREG_PRT0_PC2
.set XW__PORT, 0
.set XW__PS, CYREG_PRT0_PS
.set XW__SHIFT, 6

/* ADC_Bypass */
.set ADC_Bypass__0__DM__MASK, 0xE00000
.set ADC_Bypass__0__DM__SHIFT, 21
.set ADC_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_PRT1_DR
.set ADC_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_PRT1_PC
.set ADC_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_PRT1_PS
.set ADC_Bypass__SHIFT, 7

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG, 0

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* err */
.set err__0__DM__MASK, 0xE00
.set err__0__DM__SHIFT, 9
.set err__0__DR, CYREG_PRT3_DR
.set err__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set err__0__HSIOM_MASK, 0x0000F000
.set err__0__HSIOM_SHIFT, 12
.set err__0__INTCFG, CYREG_PRT3_INTCFG
.set err__0__INTSTAT, CYREG_PRT3_INTSTAT
.set err__0__MASK, 0x08
.set err__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set err__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set err__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set err__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set err__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set err__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set err__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set err__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set err__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set err__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set err__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set err__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set err__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set err__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set err__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set err__0__PC, CYREG_PRT3_PC
.set err__0__PC2, CYREG_PRT3_PC2
.set err__0__PORT, 3
.set err__0__PS, CYREG_PRT3_PS
.set err__0__SHIFT, 3
.set err__DR, CYREG_PRT3_DR
.set err__INTCFG, CYREG_PRT3_INTCFG
.set err__INTSTAT, CYREG_PRT3_INTSTAT
.set err__MASK, 0x08
.set err__PA__CFG0, CYREG_UDB_PA3_CFG0
.set err__PA__CFG1, CYREG_UDB_PA3_CFG1
.set err__PA__CFG10, CYREG_UDB_PA3_CFG10
.set err__PA__CFG11, CYREG_UDB_PA3_CFG11
.set err__PA__CFG12, CYREG_UDB_PA3_CFG12
.set err__PA__CFG13, CYREG_UDB_PA3_CFG13
.set err__PA__CFG14, CYREG_UDB_PA3_CFG14
.set err__PA__CFG2, CYREG_UDB_PA3_CFG2
.set err__PA__CFG3, CYREG_UDB_PA3_CFG3
.set err__PA__CFG4, CYREG_UDB_PA3_CFG4
.set err__PA__CFG5, CYREG_UDB_PA3_CFG5
.set err__PA__CFG6, CYREG_UDB_PA3_CFG6
.set err__PA__CFG7, CYREG_UDB_PA3_CFG7
.set err__PA__CFG8, CYREG_UDB_PA3_CFG8
.set err__PA__CFG9, CYREG_UDB_PA3_CFG9
.set err__PC, CYREG_PRT3_PC
.set err__PC2, CYREG_PRT3_PC2
.set err__PORT, 3
.set err__PS, CYREG_PRT3_PS
.set err__SHIFT, 3

/* vin */
.set vin__0__DM__MASK, 0x1C0
.set vin__0__DM__SHIFT, 6
.set vin__0__DR, CYREG_PRT3_DR
.set vin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set vin__0__HSIOM_MASK, 0x00000F00
.set vin__0__HSIOM_SHIFT, 8
.set vin__0__INTCFG, CYREG_PRT3_INTCFG
.set vin__0__INTSTAT, CYREG_PRT3_INTSTAT
.set vin__0__MASK, 0x04
.set vin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set vin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set vin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set vin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set vin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set vin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set vin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set vin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set vin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set vin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set vin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set vin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set vin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set vin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set vin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set vin__0__PC, CYREG_PRT3_PC
.set vin__0__PC2, CYREG_PRT3_PC2
.set vin__0__PORT, 3
.set vin__0__PS, CYREG_PRT3_PS
.set vin__0__SHIFT, 2
.set vin__DR, CYREG_PRT3_DR
.set vin__INTCFG, CYREG_PRT3_INTCFG
.set vin__INTSTAT, CYREG_PRT3_INTSTAT
.set vin__MASK, 0x04
.set vin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set vin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set vin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set vin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set vin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set vin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set vin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set vin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set vin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set vin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set vin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set vin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set vin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set vin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set vin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set vin__PC, CYREG_PRT3_PC
.set vin__PC2, CYREG_PRT3_PC2
.set vin__PORT, 3
.set vin__PS, CYREG_PRT3_PS
.set vin__SHIFT, 2

/* QDEC_bQuadDec */
.set QDEC_bQuadDec_Stsreg__0__MASK, 0x01
.set QDEC_bQuadDec_Stsreg__0__POS, 0
.set QDEC_bQuadDec_Stsreg__1__MASK, 0x02
.set QDEC_bQuadDec_Stsreg__1__POS, 1
.set QDEC_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set QDEC_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set QDEC_bQuadDec_Stsreg__2__MASK, 0x04
.set QDEC_bQuadDec_Stsreg__2__POS, 2
.set QDEC_bQuadDec_Stsreg__3__MASK, 0x08
.set QDEC_bQuadDec_Stsreg__3__POS, 3
.set QDEC_bQuadDec_Stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set QDEC_bQuadDec_Stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set QDEC_bQuadDec_Stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set QDEC_bQuadDec_Stsreg__MASK, 0x0F
.set QDEC_bQuadDec_Stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set QDEC_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set QDEC_bQuadDec_Stsreg__STATUS_REG, CYREG_UDB_W8_ST_00

/* QDEC_Cnt16_CounterUDB */
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST_02

/* QDEC_isr */
.set QDEC_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set QDEC_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set QDEC_isr__INTC_MASK, 0x01
.set QDEC_isr__INTC_NUMBER, 0
.set QDEC_isr__INTC_PRIOR_MASK, 0xC0
.set QDEC_isr__INTC_PRIOR_NUM, 3
.set QDEC_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set QDEC_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set QDEC_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT3_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_PRT3_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_rx__0__PC, CYREG_PRT3_PC
.set UART_rx__0__PC2, CYREG_PRT3_PC2
.set UART_rx__0__PORT, 3
.set UART_rx__0__PS, CYREG_PRT3_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT3_DR
.set UART_rx__INTCFG, CYREG_PRT3_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_rx__PC, CYREG_PRT3_PC
.set UART_rx__PC2, CYREG_PRT3_PC2
.set UART_rx__PORT, 3
.set UART_rx__PS, CYREG_PRT3_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A02
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A02

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT3_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_PRT3_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 2
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_tx__0__PC, CYREG_PRT3_PC
.set UART_tx__0__PC2, CYREG_PRT3_PC2
.set UART_tx__0__PORT, 3
.set UART_tx__0__PS, CYREG_PRT3_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT3_DR
.set UART_tx__INTCFG, CYREG_PRT3_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_tx__PC, CYREG_PRT3_PC
.set UART_tx__PC2, CYREG_PRT3_PC2
.set UART_tx__PORT, 3
.set UART_tx__PS, CYREG_PRT3_PS
.set UART_tx__SHIFT, 1

/* UPWM_cy_m0s8_tcpwm_1 */
.set UPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set UPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set UPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set UPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set UPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set UPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set UPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set UPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set UPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set UPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set UPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set UPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set UPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set UPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set UPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* VPWM_cy_m0s8_tcpwm_1 */
.set VPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set VPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set VPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set VPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set VPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set VPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set VPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set VPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set VPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set VPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set VPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* WPWM_cy_m0s8_tcpwm_1 */
.set WPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set WPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set WPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set WPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set WPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set WPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set WPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set WPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set WPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set WPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set WPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* step */
.set step__0__DM__MASK, 0x1C0
.set step__0__DM__SHIFT, 6
.set step__0__DR, CYREG_PRT4_DR
.set step__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set step__0__HSIOM_MASK, 0x00000F00
.set step__0__HSIOM_SHIFT, 8
.set step__0__INTCFG, CYREG_PRT4_INTCFG
.set step__0__INTSTAT, CYREG_PRT4_INTSTAT
.set step__0__MASK, 0x04
.set step__0__PC, CYREG_PRT4_PC
.set step__0__PC2, CYREG_PRT4_PC2
.set step__0__PORT, 4
.set step__0__PS, CYREG_PRT4_PS
.set step__0__SHIFT, 2
.set step__DR, CYREG_PRT4_DR
.set step__INTCFG, CYREG_PRT4_INTCFG
.set step__INTSTAT, CYREG_PRT4_INTSTAT
.set step__MASK, 0x04
.set step__PC, CYREG_PRT4_PC
.set step__PC2, CYREG_PRT4_PC2
.set step__PORT, 4
.set step__PS, CYREG_PRT4_PS
.set step__SHIFT, 2
.set step__SNAP, CYREG_PRT4_INTSTAT

/* ulow */
.set ulow__0__DM__MASK, 0xE00000
.set ulow__0__DM__SHIFT, 21
.set ulow__0__DR, CYREG_PRT2_DR
.set ulow__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ulow__0__HSIOM_MASK, 0xF0000000
.set ulow__0__HSIOM_SHIFT, 28
.set ulow__0__INTCFG, CYREG_PRT2_INTCFG
.set ulow__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ulow__0__MASK, 0x80
.set ulow__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set ulow__0__OUT_SEL_SHIFT, 14
.set ulow__0__OUT_SEL_VAL, 0
.set ulow__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ulow__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ulow__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ulow__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ulow__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ulow__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ulow__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ulow__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ulow__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ulow__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ulow__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ulow__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ulow__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ulow__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ulow__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ulow__0__PC, CYREG_PRT2_PC
.set ulow__0__PC2, CYREG_PRT2_PC2
.set ulow__0__PORT, 2
.set ulow__0__PS, CYREG_PRT2_PS
.set ulow__0__SHIFT, 7
.set ulow__DR, CYREG_PRT2_DR
.set ulow__INTCFG, CYREG_PRT2_INTCFG
.set ulow__INTSTAT, CYREG_PRT2_INTSTAT
.set ulow__MASK, 0x80
.set ulow__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ulow__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ulow__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ulow__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ulow__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ulow__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ulow__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ulow__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ulow__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ulow__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ulow__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ulow__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ulow__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ulow__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ulow__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ulow__PC, CYREG_PRT2_PC
.set ulow__PC2, CYREG_PRT2_PC2
.set ulow__PORT, 2
.set ulow__PS, CYREG_PRT2_PS
.set ulow__SHIFT, 7

/* vlow */
.set vlow__0__DM__MASK, 0x38000
.set vlow__0__DM__SHIFT, 15
.set vlow__0__DR, CYREG_PRT2_DR
.set vlow__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set vlow__0__HSIOM_MASK, 0x00F00000
.set vlow__0__HSIOM_SHIFT, 20
.set vlow__0__INTCFG, CYREG_PRT2_INTCFG
.set vlow__0__INTSTAT, CYREG_PRT2_INTSTAT
.set vlow__0__MASK, 0x20
.set vlow__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set vlow__0__OUT_SEL_SHIFT, 10
.set vlow__0__OUT_SEL_VAL, 3
.set vlow__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vlow__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vlow__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vlow__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vlow__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vlow__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vlow__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vlow__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vlow__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vlow__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vlow__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vlow__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vlow__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vlow__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vlow__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vlow__0__PC, CYREG_PRT2_PC
.set vlow__0__PC2, CYREG_PRT2_PC2
.set vlow__0__PORT, 2
.set vlow__0__PS, CYREG_PRT2_PS
.set vlow__0__SHIFT, 5
.set vlow__DR, CYREG_PRT2_DR
.set vlow__INTCFG, CYREG_PRT2_INTCFG
.set vlow__INTSTAT, CYREG_PRT2_INTSTAT
.set vlow__MASK, 0x20
.set vlow__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vlow__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vlow__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vlow__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vlow__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vlow__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vlow__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vlow__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vlow__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vlow__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vlow__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vlow__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vlow__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vlow__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vlow__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vlow__PC, CYREG_PRT2_PC
.set vlow__PC2, CYREG_PRT2_PC2
.set vlow__PORT, 2
.set vlow__PS, CYREG_PRT2_PS
.set vlow__SHIFT, 5

/* wlow */
.set wlow__0__DM__MASK, 0x38
.set wlow__0__DM__SHIFT, 3
.set wlow__0__DR, CYREG_PRT1_DR
.set wlow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set wlow__0__HSIOM_MASK, 0x000000F0
.set wlow__0__HSIOM_SHIFT, 4
.set wlow__0__INTCFG, CYREG_PRT1_INTCFG
.set wlow__0__INTSTAT, CYREG_PRT1_INTSTAT
.set wlow__0__MASK, 0x02
.set wlow__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set wlow__0__OUT_SEL_SHIFT, 2
.set wlow__0__OUT_SEL_VAL, 0
.set wlow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set wlow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set wlow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set wlow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set wlow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set wlow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set wlow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set wlow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set wlow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set wlow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set wlow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set wlow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set wlow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set wlow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set wlow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set wlow__0__PC, CYREG_PRT1_PC
.set wlow__0__PC2, CYREG_PRT1_PC2
.set wlow__0__PORT, 1
.set wlow__0__PS, CYREG_PRT1_PS
.set wlow__0__SHIFT, 1
.set wlow__DR, CYREG_PRT1_DR
.set wlow__INTCFG, CYREG_PRT1_INTCFG
.set wlow__INTSTAT, CYREG_PRT1_INTSTAT
.set wlow__MASK, 0x02
.set wlow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set wlow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set wlow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set wlow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set wlow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set wlow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set wlow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set wlow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set wlow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set wlow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set wlow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set wlow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set wlow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set wlow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set wlow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set wlow__PC, CYREG_PRT1_PC
.set wlow__PC2, CYREG_PRT1_PC2
.set wlow__PORT, 1
.set wlow__PS, CYREG_PRT1_PS
.set wlow__SHIFT, 1

/* error */
.set error__0__DM__MASK, 0x07
.set error__0__DM__SHIFT, 0
.set error__0__DR, CYREG_PRT4_DR
.set error__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set error__0__HSIOM_MASK, 0x0000000F
.set error__0__HSIOM_SHIFT, 0
.set error__0__INTCFG, CYREG_PRT4_INTCFG
.set error__0__INTSTAT, CYREG_PRT4_INTSTAT
.set error__0__MASK, 0x01
.set error__0__PC, CYREG_PRT4_PC
.set error__0__PC2, CYREG_PRT4_PC2
.set error__0__PORT, 4
.set error__0__PS, CYREG_PRT4_PS
.set error__0__SHIFT, 0
.set error__DR, CYREG_PRT4_DR
.set error__INTCFG, CYREG_PRT4_INTCFG
.set error__INTSTAT, CYREG_PRT4_INTSTAT
.set error__MASK, 0x01
.set error__PC, CYREG_PRT4_PC
.set error__PC2, CYREG_PRT4_PC2
.set error__PORT, 4
.set error__PS, CYREG_PRT4_PS
.set error__SHIFT, 0

/* reset */
.set reset__0__DM__MASK, 0x38
.set reset__0__DM__SHIFT, 3
.set reset__0__DR, CYREG_PRT4_DR
.set reset__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set reset__0__HSIOM_MASK, 0x000000F0
.set reset__0__HSIOM_SHIFT, 4
.set reset__0__INTCFG, CYREG_PRT4_INTCFG
.set reset__0__INTSTAT, CYREG_PRT4_INTSTAT
.set reset__0__MASK, 0x02
.set reset__0__PC, CYREG_PRT4_PC
.set reset__0__PC2, CYREG_PRT4_PC2
.set reset__0__PORT, 4
.set reset__0__PS, CYREG_PRT4_PS
.set reset__0__SHIFT, 1
.set reset__DR, CYREG_PRT4_DR
.set reset__INTCFG, CYREG_PRT4_INTCFG
.set reset__INTSTAT, CYREG_PRT4_INTSTAT
.set reset__MASK, 0x02
.set reset__PC, CYREG_PRT4_PC
.set reset__PC2, CYREG_PRT4_PC2
.set reset__PORT, 4
.set reset__PS, CYREG_PRT4_PS
.set reset__SHIFT, 1

/* rxISR */
.set rxISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set rxISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set rxISR__INTC_MASK, 0x800
.set rxISR__INTC_NUMBER, 11
.set rxISR__INTC_PRIOR_MASK, 0xC0000000
.set rxISR__INTC_PRIOR_NUM, 3
.set rxISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set rxISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set rxISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* txISR */
.set txISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set txISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set txISR__INTC_MASK, 0x04
.set txISR__INTC_NUMBER, 2
.set txISR__INTC_PRIOR_MASK, 0xC00000
.set txISR__INTC_PRIOR_NUM, 3
.set txISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set txISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set txISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* uhigh */
.set uhigh__0__DM__MASK, 0x1C0000
.set uhigh__0__DM__SHIFT, 18
.set uhigh__0__DR, CYREG_PRT2_DR
.set uhigh__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set uhigh__0__HSIOM_MASK, 0x0F000000
.set uhigh__0__HSIOM_SHIFT, 24
.set uhigh__0__INTCFG, CYREG_PRT2_INTCFG
.set uhigh__0__INTSTAT, CYREG_PRT2_INTSTAT
.set uhigh__0__MASK, 0x40
.set uhigh__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set uhigh__0__OUT_SEL_SHIFT, 12
.set uhigh__0__OUT_SEL_VAL, 1
.set uhigh__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set uhigh__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set uhigh__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set uhigh__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set uhigh__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set uhigh__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set uhigh__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set uhigh__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set uhigh__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set uhigh__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set uhigh__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set uhigh__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set uhigh__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set uhigh__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set uhigh__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set uhigh__0__PC, CYREG_PRT2_PC
.set uhigh__0__PC2, CYREG_PRT2_PC2
.set uhigh__0__PORT, 2
.set uhigh__0__PS, CYREG_PRT2_PS
.set uhigh__0__SHIFT, 6
.set uhigh__DR, CYREG_PRT2_DR
.set uhigh__INTCFG, CYREG_PRT2_INTCFG
.set uhigh__INTSTAT, CYREG_PRT2_INTSTAT
.set uhigh__MASK, 0x40
.set uhigh__PA__CFG0, CYREG_UDB_PA2_CFG0
.set uhigh__PA__CFG1, CYREG_UDB_PA2_CFG1
.set uhigh__PA__CFG10, CYREG_UDB_PA2_CFG10
.set uhigh__PA__CFG11, CYREG_UDB_PA2_CFG11
.set uhigh__PA__CFG12, CYREG_UDB_PA2_CFG12
.set uhigh__PA__CFG13, CYREG_UDB_PA2_CFG13
.set uhigh__PA__CFG14, CYREG_UDB_PA2_CFG14
.set uhigh__PA__CFG2, CYREG_UDB_PA2_CFG2
.set uhigh__PA__CFG3, CYREG_UDB_PA2_CFG3
.set uhigh__PA__CFG4, CYREG_UDB_PA2_CFG4
.set uhigh__PA__CFG5, CYREG_UDB_PA2_CFG5
.set uhigh__PA__CFG6, CYREG_UDB_PA2_CFG6
.set uhigh__PA__CFG7, CYREG_UDB_PA2_CFG7
.set uhigh__PA__CFG8, CYREG_UDB_PA2_CFG8
.set uhigh__PA__CFG9, CYREG_UDB_PA2_CFG9
.set uhigh__PC, CYREG_PRT2_PC
.set uhigh__PC2, CYREG_PRT2_PC2
.set uhigh__PORT, 2
.set uhigh__PS, CYREG_PRT2_PS
.set uhigh__SHIFT, 6

/* vhigh */
.set vhigh__0__DM__MASK, 0x7000
.set vhigh__0__DM__SHIFT, 12
.set vhigh__0__DR, CYREG_PRT2_DR
.set vhigh__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set vhigh__0__HSIOM_MASK, 0x000F0000
.set vhigh__0__HSIOM_SHIFT, 16
.set vhigh__0__INTCFG, CYREG_PRT2_INTCFG
.set vhigh__0__INTSTAT, CYREG_PRT2_INTSTAT
.set vhigh__0__MASK, 0x10
.set vhigh__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set vhigh__0__OUT_SEL_SHIFT, 8
.set vhigh__0__OUT_SEL_VAL, 2
.set vhigh__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vhigh__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vhigh__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vhigh__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vhigh__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vhigh__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vhigh__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vhigh__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vhigh__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vhigh__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vhigh__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vhigh__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vhigh__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vhigh__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vhigh__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vhigh__0__PC, CYREG_PRT2_PC
.set vhigh__0__PC2, CYREG_PRT2_PC2
.set vhigh__0__PORT, 2
.set vhigh__0__PS, CYREG_PRT2_PS
.set vhigh__0__SHIFT, 4
.set vhigh__DR, CYREG_PRT2_DR
.set vhigh__INTCFG, CYREG_PRT2_INTCFG
.set vhigh__INTSTAT, CYREG_PRT2_INTSTAT
.set vhigh__MASK, 0x10
.set vhigh__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vhigh__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vhigh__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vhigh__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vhigh__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vhigh__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vhigh__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vhigh__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vhigh__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vhigh__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vhigh__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vhigh__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vhigh__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vhigh__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vhigh__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vhigh__PC, CYREG_PRT2_PC
.set vhigh__PC2, CYREG_PRT2_PC2
.set vhigh__PORT, 2
.set vhigh__PS, CYREG_PRT2_PS
.set vhigh__SHIFT, 4

/* whigh */
.set whigh__0__DM__MASK, 0x07
.set whigh__0__DM__SHIFT, 0
.set whigh__0__DR, CYREG_PRT1_DR
.set whigh__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set whigh__0__HSIOM_MASK, 0x0000000F
.set whigh__0__HSIOM_SHIFT, 0
.set whigh__0__INTCFG, CYREG_PRT1_INTCFG
.set whigh__0__INTSTAT, CYREG_PRT1_INTSTAT
.set whigh__0__MASK, 0x01
.set whigh__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set whigh__0__OUT_SEL_SHIFT, 0
.set whigh__0__OUT_SEL_VAL, 2
.set whigh__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set whigh__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set whigh__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set whigh__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set whigh__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set whigh__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set whigh__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set whigh__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set whigh__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set whigh__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set whigh__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set whigh__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set whigh__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set whigh__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set whigh__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set whigh__0__PC, CYREG_PRT1_PC
.set whigh__0__PC2, CYREG_PRT1_PC2
.set whigh__0__PORT, 1
.set whigh__0__PS, CYREG_PRT1_PS
.set whigh__0__SHIFT, 0
.set whigh__DR, CYREG_PRT1_DR
.set whigh__INTCFG, CYREG_PRT1_INTCFG
.set whigh__INTSTAT, CYREG_PRT1_INTSTAT
.set whigh__MASK, 0x01
.set whigh__PA__CFG0, CYREG_UDB_PA1_CFG0
.set whigh__PA__CFG1, CYREG_UDB_PA1_CFG1
.set whigh__PA__CFG10, CYREG_UDB_PA1_CFG10
.set whigh__PA__CFG11, CYREG_UDB_PA1_CFG11
.set whigh__PA__CFG12, CYREG_UDB_PA1_CFG12
.set whigh__PA__CFG13, CYREG_UDB_PA1_CFG13
.set whigh__PA__CFG14, CYREG_UDB_PA1_CFG14
.set whigh__PA__CFG2, CYREG_UDB_PA1_CFG2
.set whigh__PA__CFG3, CYREG_UDB_PA1_CFG3
.set whigh__PA__CFG4, CYREG_UDB_PA1_CFG4
.set whigh__PA__CFG5, CYREG_UDB_PA1_CFG5
.set whigh__PA__CFG6, CYREG_UDB_PA1_CFG6
.set whigh__PA__CFG7, CYREG_UDB_PA1_CFG7
.set whigh__PA__CFG8, CYREG_UDB_PA1_CFG8
.set whigh__PA__CFG9, CYREG_UDB_PA1_CFG9
.set whigh__PC, CYREG_PRT1_PC
.set whigh__PC2, CYREG_PRT1_PC2
.set whigh__PORT, 1
.set whigh__PS, CYREG_PRT1_PS
.set whigh__SHIFT, 0

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A00

/* Clock_4 */
.set Clock_4__DIVIDER_MASK, 0x0000FFFF
.set Clock_4__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_4__ENABLE_MASK, 0x80000000
.set Clock_4__MASK, 0x80000000
.set Clock_4__REGISTER, CYREG_CLK_DIVIDER_B01

/* Clock_5 */
.set Clock_5__DIVIDER_MASK, 0x0000FFFF
.set Clock_5__ENABLE, CYREG_CLK_DIVIDER_C01
.set Clock_5__ENABLE_MASK, 0x80000000
.set Clock_5__MASK, 0x80000000
.set Clock_5__REGISTER, CYREG_CLK_DIVIDER_C01

/* TX_SEND_cy_m0s8_tcpwm_1 */
.set TX_SEND_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set TX_SEND_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set TX_SEND_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set TX_SEND_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set TX_SEND_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set TX_SEND_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set TX_SEND_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set TX_SEND_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set TX_SEND_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set TX_SEND_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set TX_SEND_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set TX_SEND_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* stepISR */
.set stepISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set stepISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set stepISR__INTC_MASK, 0x10
.set stepISR__INTC_NUMBER, 4
.set stepISR__INTC_PRIOR_MASK, 0xC0
.set stepISR__INTC_PRIOR_NUM, 3
.set stepISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set stepISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set stepISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* direction */
.set direction__0__DM__MASK, 0xE00
.set direction__0__DM__SHIFT, 9
.set direction__0__DR, CYREG_PRT4_DR
.set direction__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set direction__0__HSIOM_MASK, 0x0000F000
.set direction__0__HSIOM_SHIFT, 12
.set direction__0__INTCFG, CYREG_PRT4_INTCFG
.set direction__0__INTSTAT, CYREG_PRT4_INTSTAT
.set direction__0__MASK, 0x08
.set direction__0__PC, CYREG_PRT4_PC
.set direction__0__PC2, CYREG_PRT4_PC2
.set direction__0__PORT, 4
.set direction__0__PS, CYREG_PRT4_PS
.set direction__0__SHIFT, 3
.set direction__DR, CYREG_PRT4_DR
.set direction__INTCFG, CYREG_PRT4_INTCFG
.set direction__INTSTAT, CYREG_PRT4_INTSTAT
.set direction__MASK, 0x08
.set direction__PC, CYREG_PRT4_PC
.set direction__PC2, CYREG_PRT4_PC2
.set direction__PORT, 4
.set direction__PS, CYREG_PRT4_PS
.set direction__SHIFT, 3

/* fault_gate_driver */
.set fault_gate_driver__0__DM__MASK, 0xE00000
.set fault_gate_driver__0__DM__SHIFT, 21
.set fault_gate_driver__0__DR, CYREG_PRT0_DR
.set fault_gate_driver__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set fault_gate_driver__0__HSIOM_MASK, 0xF0000000
.set fault_gate_driver__0__HSIOM_SHIFT, 28
.set fault_gate_driver__0__INTCFG, CYREG_PRT0_INTCFG
.set fault_gate_driver__0__INTSTAT, CYREG_PRT0_INTSTAT
.set fault_gate_driver__0__MASK, 0x80
.set fault_gate_driver__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set fault_gate_driver__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set fault_gate_driver__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set fault_gate_driver__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set fault_gate_driver__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set fault_gate_driver__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set fault_gate_driver__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set fault_gate_driver__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set fault_gate_driver__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set fault_gate_driver__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set fault_gate_driver__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set fault_gate_driver__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set fault_gate_driver__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set fault_gate_driver__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set fault_gate_driver__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set fault_gate_driver__0__PC, CYREG_PRT0_PC
.set fault_gate_driver__0__PC2, CYREG_PRT0_PC2
.set fault_gate_driver__0__PORT, 0
.set fault_gate_driver__0__PS, CYREG_PRT0_PS
.set fault_gate_driver__0__SHIFT, 7
.set fault_gate_driver__DR, CYREG_PRT0_DR
.set fault_gate_driver__INTCFG, CYREG_PRT0_INTCFG
.set fault_gate_driver__INTSTAT, CYREG_PRT0_INTSTAT
.set fault_gate_driver__MASK, 0x80
.set fault_gate_driver__PA__CFG0, CYREG_UDB_PA0_CFG0
.set fault_gate_driver__PA__CFG1, CYREG_UDB_PA0_CFG1
.set fault_gate_driver__PA__CFG10, CYREG_UDB_PA0_CFG10
.set fault_gate_driver__PA__CFG11, CYREG_UDB_PA0_CFG11
.set fault_gate_driver__PA__CFG12, CYREG_UDB_PA0_CFG12
.set fault_gate_driver__PA__CFG13, CYREG_UDB_PA0_CFG13
.set fault_gate_driver__PA__CFG14, CYREG_UDB_PA0_CFG14
.set fault_gate_driver__PA__CFG2, CYREG_UDB_PA0_CFG2
.set fault_gate_driver__PA__CFG3, CYREG_UDB_PA0_CFG3
.set fault_gate_driver__PA__CFG4, CYREG_UDB_PA0_CFG4
.set fault_gate_driver__PA__CFG5, CYREG_UDB_PA0_CFG5
.set fault_gate_driver__PA__CFG6, CYREG_UDB_PA0_CFG6
.set fault_gate_driver__PA__CFG7, CYREG_UDB_PA0_CFG7
.set fault_gate_driver__PA__CFG8, CYREG_UDB_PA0_CFG8
.set fault_gate_driver__PA__CFG9, CYREG_UDB_PA0_CFG9
.set fault_gate_driver__PC, CYREG_PRT0_PC
.set fault_gate_driver__PC2, CYREG_PRT0_PC2
.set fault_gate_driver__PORT, 0
.set fault_gate_driver__PS, CYREG_PRT0_PS
.set fault_gate_driver__SHIFT, 7

/* enable_gate_driver */
.set enable_gate_driver__0__DM__MASK, 0x1C0
.set enable_gate_driver__0__DM__SHIFT, 6
.set enable_gate_driver__0__DR, CYREG_PRT1_DR
.set enable_gate_driver__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set enable_gate_driver__0__HSIOM_MASK, 0x00000F00
.set enable_gate_driver__0__HSIOM_SHIFT, 8
.set enable_gate_driver__0__INTCFG, CYREG_PRT1_INTCFG
.set enable_gate_driver__0__INTSTAT, CYREG_PRT1_INTSTAT
.set enable_gate_driver__0__MASK, 0x04
.set enable_gate_driver__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set enable_gate_driver__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set enable_gate_driver__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set enable_gate_driver__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set enable_gate_driver__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set enable_gate_driver__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set enable_gate_driver__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set enable_gate_driver__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set enable_gate_driver__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set enable_gate_driver__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set enable_gate_driver__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set enable_gate_driver__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set enable_gate_driver__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set enable_gate_driver__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set enable_gate_driver__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set enable_gate_driver__0__PC, CYREG_PRT1_PC
.set enable_gate_driver__0__PC2, CYREG_PRT1_PC2
.set enable_gate_driver__0__PORT, 1
.set enable_gate_driver__0__PS, CYREG_PRT1_PS
.set enable_gate_driver__0__SHIFT, 2
.set enable_gate_driver__DR, CYREG_PRT1_DR
.set enable_gate_driver__INTCFG, CYREG_PRT1_INTCFG
.set enable_gate_driver__INTSTAT, CYREG_PRT1_INTSTAT
.set enable_gate_driver__MASK, 0x04
.set enable_gate_driver__PA__CFG0, CYREG_UDB_PA1_CFG0
.set enable_gate_driver__PA__CFG1, CYREG_UDB_PA1_CFG1
.set enable_gate_driver__PA__CFG10, CYREG_UDB_PA1_CFG10
.set enable_gate_driver__PA__CFG11, CYREG_UDB_PA1_CFG11
.set enable_gate_driver__PA__CFG12, CYREG_UDB_PA1_CFG12
.set enable_gate_driver__PA__CFG13, CYREG_UDB_PA1_CFG13
.set enable_gate_driver__PA__CFG14, CYREG_UDB_PA1_CFG14
.set enable_gate_driver__PA__CFG2, CYREG_UDB_PA1_CFG2
.set enable_gate_driver__PA__CFG3, CYREG_UDB_PA1_CFG3
.set enable_gate_driver__PA__CFG4, CYREG_UDB_PA1_CFG4
.set enable_gate_driver__PA__CFG5, CYREG_UDB_PA1_CFG5
.set enable_gate_driver__PA__CFG6, CYREG_UDB_PA1_CFG6
.set enable_gate_driver__PA__CFG7, CYREG_UDB_PA1_CFG7
.set enable_gate_driver__PA__CFG8, CYREG_UDB_PA1_CFG8
.set enable_gate_driver__PA__CFG9, CYREG_UDB_PA1_CFG9
.set enable_gate_driver__PC, CYREG_PRT1_PC
.set enable_gate_driver__PC2, CYREG_PRT1_PC2
.set enable_gate_driver__PORT, 1
.set enable_gate_driver__PS, CYREG_PRT1_PS
.set enable_gate_driver__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04A61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x20
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0100
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD, 5
.set CYDEV_VDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
