Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "eda.work"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "eda.ngc"
Output Format                      : NGC
Target Device                      : xc6vlx75t-ff484-1

---- Source Options
Top Module Name                    : eda

---- Target Options
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd" into library work
Parsing package <std_logic_1164_tinyadditions>.
Parsing package body <std_logic_1164_tinyadditions>.
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd" into library work
Parsing package <operpack>.
Parsing package body <operpack>.
Parsing VHDL file "\hercules\tests\nac\eda\eda_cdt_pkg.vhd" into library work
Parsing package <eda_cdt_pkg>.
Parsing VHDL file "\hercules\tests\nac\eda\eda.vhd" into library work
Parsing entity <eda>.
Parsing architecture <fsmd> of entity <eda>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <eda> (architecture <fsmd>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <eda>.
    Related source file is "/hercules/tests/nac/eda/eda.vhd".
    Found 32-bit register for signal <t1_11_reg>.
    Found 32-bit register for signal <t2_11_reg>.
    Found 32-bit register for signal <t6_11_reg>.
    Found 32-bit register for signal <x_11_reg>.
    Found 32-bit register for signal <t7_11_reg>.
    Found 32-bit register for signal <y_11_reg>.
    Found 32-bit register for signal <t3_11_reg>.
    Found 32-bit register for signal <t4_11_reg>.
    Found 32-bit register for signal <t5_11_reg>.
    Found 32-bit register for signal <out1>.
    Found 4-bit register for signal <current_state>.
INFO:Xst:1799 - State s_001_002 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_003 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_004 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_005 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_006 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_007 is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_entry                                        |
    | Power Up State     | s_entry                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <in1[31]_GND_8_o_add_13_OUT> created at line 131.
    Found 32-bit adder for signal <in2[31]_GND_8_o_add_16_OUT> created at line 136.
    Found 32-bit adder for signal <t4_11_next[31]_t5_11_next[31]_add_23_OUT> created at line 153.
    Found 32-bit subtractor for signal <GND_8_o_GND_8_o_sub_23_OUT<31:0>> created at line 152.
    Found 32-bit comparator greater for signal <t2_11_next[31]_t1_11_next[31]_LessThan_19_o> created at line 140
    Found 32-bit comparator greater for signal <t1_11_next[31]_t2_11_next[31]_LessThan_21_o> created at line 145
    Found 32-bit comparator greater for signal <x_11_next[31]_t6_11_next[31]_LessThan_25_o> created at line 154
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 320 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <eda> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 10
 32-bit register                                       : 10
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 320
 Flip-Flops                                            : 320
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 s_entry   | 00
 s_exit    | 10
 s_001_001 | 01
 s_001_002 | unreached
 s_001_003 | unreached
 s_001_004 | unreached
 s_001_005 | unreached
 s_001_006 | unreached
 s_001_007 | unreached
-----------------------
WARNING:Xst:1710 - FF/Latch <t3_11_reg_29> (without init value) has a constant value of 0 in block <eda>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t3_11_reg_30> (without init value) has a constant value of 0 in block <eda>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t3_11_reg_31> (without init value) has a constant value of 0 in block <eda>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <t4_11_reg_31> (without init value) has a constant value of 0 in block <eda>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <y_11_reg_0> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_1> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_2> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_3> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_4> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_5> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_6> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_7> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_8> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_9> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_10> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_11> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_12> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_13> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_14> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_15> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_16> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_17> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_18> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_19> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_20> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_21> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_22> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_23> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_24> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_25> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_26> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_27> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_28> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_29> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_30> of sequential type is unconnected in block <eda>.
WARNING:Xst:2677 - Node <y_11_reg_31> of sequential type is unconnected in block <eda>.

Optimizing unit <eda> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block eda, actual ratio is 1.
FlipFlop current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop current_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : eda.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 945
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 2
#      LUT2                        : 14
#      LUT3                        : 63
#      LUT4                        : 196
#      LUT5                        : 121
#      LUT6                        : 185
#      MUXCY                       : 172
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 288
#      FDC                         : 256
#      FDCE                        : 32

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             288  out of  93120     0%  
 Number of Slice LUTs:                  643  out of  46560     1%  
    Number used as Logic:               643  out of  46560     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    729
   Number with an unused Flip Flop:     441  out of    729    60%  
   Number with an unused LUT:            86  out of    729    11%  
   Number of fully used LUT-FF pairs:   202  out of    729    27%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | NONE(x_11_reg_0)       | 288   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.984ns (Maximum Frequency: 125.247MHz)
   Minimum input arrival time before clock: 8.708ns
   Maximum output required time after clock: 1.143ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.984ns (frequency: 125.247MHz)
  Total number of paths / destination ports: 634881885 / 320
-------------------------------------------------------------------------
Delay:               7.984ns (Levels of Logic = 53)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       t7_11_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: current_state_FSM_FFd2 to t7_11_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            290   0.375   0.700  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT6:I4->O            5   0.068   0.608  Mmux_t1_11_next1381 (t2_11_next<6>)
     LUT4:I1->O            1   0.068   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_lut<3> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_lut<3>)
     MUXCY:S->O            1   0.290   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<3> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<4> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<5> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<6> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<7> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<8> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<9> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<10> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<11> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<12> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<13> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<14> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<14>)
     MUXCY:CI->O          92   0.220   0.583  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<15> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<15>)
     LUT6:I5->O            3   0.068   0.413  Mmux_t1_11_next11701 (x_11_next<0>)
     MUXCY:DI->O           1   0.223   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<0> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<1> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<2> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<3> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<4> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<5> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<6> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<7> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<8> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<9> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<10> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<11> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<12> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<13> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<14> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<15> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<16> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<17> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<18> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<19> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<20> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<21> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<22> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<23> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<24> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<25> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<26> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<27> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<28> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<28>)
     XORCY:CI->O           2   0.239   0.423  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_xor<29> (GND_8_o_GND_8_o_sub_23_OUT<29>)
     LUT5:I4->O            1   0.068   0.000  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_lut<29> (Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_lut<29>)
     MUXCY:S->O            1   0.290   0.000  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_cy<29> (Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_cy<29>)
     XORCY:CI->O           2   0.239   0.423  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_xor<30> (t4_11_next[31]_t5_11_next[31]_add_23_OUT<30>)
     LUT4:I3->O            3   0.068   0.652  Mmux_t1_11_next11291 (t6_11_next<30>)
     LUT4:I0->O            1   0.068   0.000  Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_lut<15> (Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_lut<15>)
     MUXCY:S->O           32   0.490   0.570  Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_cy<15> (Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_cy<15>)
     LUT6:I5->O            2   0.068   0.000  Mmux_t1_11_next11691 (t7_11_next<9>)
     FDC:D                     0.011          t7_11_reg_9
    ----------------------------------------
    Total                      7.984ns (3.613ns logic, 4.371ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3927817406 / 574
-------------------------------------------------------------------------
Offset:              8.708ns (Levels of Logic = 73)
  Source:            in1<0> (PAD)
  Destination:       t7_11_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: in1<0> to t7_11_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT1:I0->O            1   0.068   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<0>_rt (Madd_in1[31]_GND_8_o_add_13_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.290   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<0> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<1> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<2> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<3> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<4> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<5> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<6> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<7> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<8> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<9> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<10> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<11> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<12> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<13> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<14> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<15> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<16> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<17> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<18> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<19> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<20> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<21> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<22> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<23> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<24> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<25> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<26> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<27> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<28> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_in1[31]_GND_8_o_add_13_OUT_cy<29> (Madd_in1[31]_GND_8_o_add_13_OUT_cy<29>)
     XORCY:CI->O           4   0.239   0.795  Madd_in1[31]_GND_8_o_add_13_OUT_xor<30> (in1[31]_GND_8_o_add_13_OUT<30>)
     LUT6:I1->O            5   0.068   0.665  Mmux_t1_11_next241 (t1_11_next<30>)
     LUT4:I0->O            1   0.068   0.000  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_lut<15> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_lut<15>)
     MUXCY:S->O           92   0.490   0.583  Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<15> (Mcompar_t2_11_next[31]_t1_11_next[31]_LessThan_19_o_cy<15>)
     LUT6:I5->O            3   0.068   0.413  Mmux_t1_11_next11701 (x_11_next<0>)
     MUXCY:DI->O           1   0.223   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<0> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<1> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<2> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<3> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<4> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<5> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<6> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<7> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<8> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<9> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<10> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<11> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<12> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<13> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<14> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<15> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<16> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<17> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<18> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<19> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<20> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<21> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<22> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<23> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<24> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<25> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<26> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<27> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<28> (Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_cy<28>)
     XORCY:CI->O           2   0.239   0.423  Msub_GND_8_o_GND_8_o_sub_23_OUT<31:0>_xor<29> (GND_8_o_GND_8_o_sub_23_OUT<29>)
     LUT5:I4->O            1   0.068   0.000  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_lut<29> (Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_lut<29>)
     MUXCY:S->O            1   0.290   0.000  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_cy<29> (Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_cy<29>)
     XORCY:CI->O           2   0.239   0.423  Madd_t4_11_next[31]_t5_11_next[31]_add_23_OUT_xor<30> (t4_11_next[31]_t5_11_next[31]_add_23_OUT<30>)
     LUT4:I3->O            3   0.068   0.652  Mmux_t1_11_next11291 (t6_11_next<30>)
     LUT4:I0->O            1   0.068   0.000  Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_lut<15> (Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_lut<15>)
     MUXCY:S->O           32   0.490   0.570  Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_cy<15> (Mcompar_x_11_next[31]_t6_11_next[31]_LessThan_25_o_cy<15>)
     LUT6:I5->O            2   0.068   0.000  Mmux_t1_11_next11691 (t7_11_next<9>)
     FDC:D                     0.011          t7_11_reg_9
    ----------------------------------------
    Total                      8.708ns (4.184ns logic, 4.523ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 35 / 34
-------------------------------------------------------------------------
Offset:              1.143ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       ready (PAD)
  Source Clock:      clk rising

  Data Path: current_state_FSM_FFd2 to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            290   0.375   0.700  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT2:I0->O            0   0.068   0.000  current_state__n0167<0>1 (ready)
    ----------------------------------------
    Total                      1.143ns (0.443ns logic, 0.700ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.984|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.58 secs
 
--> 

Total memory usage is 152804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    7 (   0 filtered)

