<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALUAndRF.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALUAndRF.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUAndRF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUAndRF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALUAndRF.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALUAndRF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALUAndRF.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALUAndRF.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALUAndRF.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ALUAndRF.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALUAndRF.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUAndRF.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ALUAndRF.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALUAndRF.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUAndRF.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALUAndRF.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUAndRF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ALUAndRF.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ALUAndRF.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ALUAndRF.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ALUAndRF.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ALUAndRF.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUAndRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUAndRFTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUAndRFTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUAndRFTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUAndRFTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALUAndRF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUAndRF_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALUAndRF_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALUAndRF_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALUAndRF_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALUAndRF_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUAndRF_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUAndRF_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALUAndRF_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ALUAndRF_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUAndRF_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUAndRF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUAndRF_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALUAndRF_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALUAndRF_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUAndRF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aluandrf.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="aluandrf.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="aluandrf.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1423515038" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1423515038">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1423515554" xil_pn:in_ck="7248977463796408421" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1423515554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALUControl/ALUControl.v"/>
      <outfile xil_pn:name="../ALUWithControl/ALUWithControl.v"/>
      <outfile xil_pn:name="../FullALU/FullALU.v"/>
      <outfile xil_pn:name="../RF/RegisterFile.v"/>
      <outfile xil_pn:name="ALUAndRF.v"/>
      <outfile xil_pn:name="ALUAndRFTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1423520819" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7362510389965462108" xil_pn:start_ts="1423520819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520819" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3073180559977279770" xil_pn:start_ts="1423520819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423515038" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6337281583552647092" xil_pn:start_ts="1423515038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423515554" xil_pn:in_ck="7248977463796408421" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1423515554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALUControl/ALUControl.v"/>
      <outfile xil_pn:name="../ALUWithControl/ALUWithControl.v"/>
      <outfile xil_pn:name="../FullALU/FullALU.v"/>
      <outfile xil_pn:name="../RF/RegisterFile.v"/>
      <outfile xil_pn:name="ALUAndRF.v"/>
      <outfile xil_pn:name="ALUAndRFTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1423520823" xil_pn:in_ck="7248977463796408421" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1019846520809352553" xil_pn:start_ts="1423520819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUAndRFTest_beh.prj"/>
      <outfile xil_pn:name="ALUAndRFTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1423520823" xil_pn:in_ck="-5190748807986931656" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="51142163290297100" xil_pn:start_ts="1423520823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUAndRFTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7944896034911346522" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6337281583552647092" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5888098157281523356" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520548" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4394063468475822762" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520555" xil_pn:in_ck="-1158925380710270476" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="291154853281260627" xil_pn:start_ts="1423520548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="ALUAndRF.lso"/>
      <outfile xil_pn:name="ALUAndRF.ngc"/>
      <outfile xil_pn:name="ALUAndRF.ngr"/>
      <outfile xil_pn:name="ALUAndRF.prj"/>
      <outfile xil_pn:name="ALUAndRF.stx"/>
      <outfile xil_pn:name="ALUAndRF.syr"/>
      <outfile xil_pn:name="ALUAndRF.xst"/>
      <outfile xil_pn:name="ALUAndRFTest_stx_beh.prj"/>
      <outfile xil_pn:name="ALUAndRF_stx_beh.prj"/>
      <outfile xil_pn:name="ALUAndRF_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1423520562" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892012528315407" xil_pn:start_ts="1423520562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423520567" xil_pn:in_ck="3405678139476110355" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1168413364739455985" xil_pn:start_ts="1423520562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALUAndRF.bld"/>
      <outfile xil_pn:name="ALUAndRF.ngd"/>
      <outfile xil_pn:name="ALUAndRF_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1423520571" xil_pn:in_ck="3405678139476110356" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1423520567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUAndRF.pcf"/>
      <outfile xil_pn:name="ALUAndRF_map.map"/>
      <outfile xil_pn:name="ALUAndRF_map.mrp"/>
      <outfile xil_pn:name="ALUAndRF_map.ncd"/>
      <outfile xil_pn:name="ALUAndRF_map.ngm"/>
      <outfile xil_pn:name="ALUAndRF_map.xrpt"/>
      <outfile xil_pn:name="ALUAndRF_summary.xml"/>
      <outfile xil_pn:name="ALUAndRF_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1423520584" xil_pn:in_ck="5950141249865262381" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1423520571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALUAndRF.ncd"/>
      <outfile xil_pn:name="ALUAndRF.pad"/>
      <outfile xil_pn:name="ALUAndRF.par"/>
      <outfile xil_pn:name="ALUAndRF.ptwx"/>
      <outfile xil_pn:name="ALUAndRF.unroutes"/>
      <outfile xil_pn:name="ALUAndRF.xpi"/>
      <outfile xil_pn:name="ALUAndRF_pad.csv"/>
      <outfile xil_pn:name="ALUAndRF_pad.txt"/>
      <outfile xil_pn:name="ALUAndRF_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1423520604" xil_pn:in_ck="3405678139476110224" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1423520592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALUAndRF.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="aluandrf.bgn"/>
      <outfile xil_pn:name="aluandrf.bit"/>
      <outfile xil_pn:name="aluandrf.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1423520604" xil_pn:in_ck="5073566249310746138" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-1168413364739455985" xil_pn:start_ts="1423520604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1423520584" xil_pn:in_ck="3405678139476110224" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1423520581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALUAndRF.twr"/>
      <outfile xil_pn:name="ALUAndRF.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
