// Seed: 1614707752
module module_0;
  generate
    for (id_1 = -1 == id_1; 1; id_1 = id_1) begin : LABEL_0
      for (id_2 = -1'd0 == id_2; id_2; ++id_2) begin : LABEL_1
        assign id_2 = id_2 == 1'h0 < id_2;
      end : SymbolIdentifier
    end
  endgenerate
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_3 = 32'd18,
    parameter id_6 = 32'd45
) (
    output uwire id_0,
    output supply1 _id_1,
    output wand id_2,
    input tri0 _id_3,
    output logic id_4,
    input tri0 id_5,
    input supply0 _id_6,
    output wor id_7
);
  always_latch @(posedge id_6(1
  ))
  begin : LABEL_0
    if (-1) begin : LABEL_1
      id_4 = (id_6);
    end
  end
  tri0 id_9 = -1;
  logic [(  id_6  ==  id_1  -  id_3  ) : -1] id_10;
  assign id_0 = 1;
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
