// Seed: 2508234836
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    output supply1 id_6
);
  wire id_8;
  module_2();
  wand id_9 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    output uwire id_2
);
  always @(1 or negedge 1) begin
    id_1 <= 1 < 1;
  end
  module_0(
      id_0, id_2, id_2, id_0, id_2, id_2, id_2
  );
endmodule
module module_2;
  wire id_1;
  module_3();
endmodule
module module_3;
  wire  id_1;
  uwire id_2;
  id_3 :
  assert property (@(posedge 1) 1)
  else $display((~id_3 == id_2 < 1 ? id_2 : 1));
  wire id_4;
endmodule
