0.7
2020.2
Oct 13 2023
20:21:30
/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sim_1/new/tb_full_adder.sv,1712135729,systemVerilog,,,,tb_full_adder,,uvm,,,,,,
/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sources_1/new/full_adder.sv,1712135720,systemVerilog,/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sim_1/new/tb_full_adder.sv,/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sim_1/new/tb_full_adder.sv,,$unit_full_adder_sv_830155367;full_adder,,uvm,,,,,,
