{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:41:28 2014 " "Info: Processing started: Tue Mar 25 19:41:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g01_YMD_Counter EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g01_YMD_Counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "Critical Warning: No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[0\] " "Info: Pin led0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[0] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[1\] " "Info: Pin led0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[1] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[2\] " "Info: Pin led0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[2] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[3\] " "Info: Pin led0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[3] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[4\] " "Info: Pin led0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[4] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[5\] " "Info: Pin led0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[5] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[6\] " "Info: Pin led0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led0[6] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[0\] " "Info: Pin led1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[0] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[1\] " "Info: Pin led1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[1] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[2\] " "Info: Pin led1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[2] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[3\] " "Info: Pin led1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[3] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[4\] " "Info: Pin led1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[4] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[5\] " "Info: Pin led1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[5] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[6\] " "Info: Pin led1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led1[6] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[0\] " "Info: Pin led2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[0] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[1\] " "Info: Pin led2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[1] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[2\] " "Info: Pin led2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[2] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[3\] " "Info: Pin led2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[3] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[4\] " "Info: Pin led2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[4] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[5\] " "Info: Pin led2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[5] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2\[6\] " "Info: Pin led2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led2[6] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[0\] " "Info: Pin led3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[0] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[1\] " "Info: Pin led3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[1] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[2\] " "Info: Pin led3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[2] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[3\] " "Info: Pin led3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[3] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[4\] " "Info: Pin led3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[4] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[5\] " "Info: Pin led3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[5] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led3\[6\] " "Info: Pin led3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { led3[6] } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Info: Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { s1 } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0 " "Info: Pin s0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { s0 } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_en " "Info: Pin load_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { load_en } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { enable } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_YMD_Counter:ymd\|year_count_en " "Info: Destination node g01_YMD_Counter:ymd\|year_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|year_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_YMD_Counter:ymd\|month_count_en " "Info: Destination node g01_YMD_Counter:ymd\|month_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|month_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|sload " "Info: Destination node g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|sload" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 " "Info: Destination node g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 4 28 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 4 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.028 ns register register " "Info: Estimated most critical path is register to register delay of 24.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g01_YMD_Counter:ymd\|int_years\[7\] 1 REG LAB_X29_Y23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y23; Fanout = 15; REG Node = 'g01_YMD_Counter:ymd\|int_years\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LAB_X29_Y23 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.054 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LAB_X29_Y23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LAB_X29_Y23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LAB_X29_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LAB_X29_Y23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.832 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LAB_X29_Y23 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.832 ns; Loc. = LAB_X29_Y23; Fanout = 17; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 3.082 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[78\]~116 8 COMB LAB_X30_Y24 2 " "Info: 8: + IC(0.729 ns) + CELL(0.521 ns) = 3.082 ns; Loc. = LAB_X30_Y24; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[78\]~116'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.250 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[78]~116 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 4.649 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11 9 COMB LAB_X30_Y23 1 " "Info: 9: + IC(1.050 ns) + CELL(0.517 ns) = 4.649 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[78]~116 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.107 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12 10 COMB LAB_X30_Y23 20 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.107 ns; Loc. = LAB_X30_Y23; Fanout = 20; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.178 ns) 6.324 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[89\]~189 11 COMB LAB_X33_Y23 3 " "Info: 11: + IC(1.039 ns) + CELL(0.178 ns) = 6.324 ns; Loc. = LAB_X33_Y23; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[89\]~189'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.217 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[89]~189 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.517 ns) 7.856 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[6\]~9 12 COMB LAB_X31_Y23 2 " "Info: 12: + IC(1.015 ns) + CELL(0.517 ns) = 7.856 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.532 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[89]~189 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.936 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11 13 COMB LAB_X31_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.936 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.016 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13 14 COMB LAB_X31_Y23 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.016 ns; Loc. = LAB_X31_Y23; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.474 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14 15 COMB LAB_X31_Y23 23 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 8.474 ns; Loc. = LAB_X31_Y23; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.177 ns) 9.735 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[98\]~143 16 COMB LAB_X31_Y25 2 " "Info: 16: + IC(1.084 ns) + CELL(0.177 ns) = 9.735 ns; Loc. = LAB_X31_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[98\]~143'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[98]~143 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.495 ns) 11.314 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[3\]~3 17 COMB LAB_X32_Y23 2 " "Info: 17: + IC(1.084 ns) + CELL(0.495 ns) = 11.314 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.579 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[98]~143 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.394 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5 18 COMB LAB_X32_Y23 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 11.394 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.474 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7 19 COMB LAB_X32_Y23 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.474 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.554 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9 20 COMB LAB_X32_Y23 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.554 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.634 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11 21 COMB LAB_X32_Y23 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.634 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.714 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13 22 COMB LAB_X32_Y23 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.714 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.794 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15 23 COMB LAB_X32_Y23 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.794 ns; Loc. = LAB_X32_Y23; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.252 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16 24 COMB LAB_X32_Y23 28 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 12.252 ns; Loc. = LAB_X32_Y23; Fanout = 28; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.177 ns) 13.502 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~153 25 COMB LAB_X33_Y24 2 " "Info: 25: + IC(1.073 ns) + CELL(0.177 ns) = 13.502 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~153'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.250 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.495 ns) 15.070 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3 26 COMB LAB_X32_Y25 2 " "Info: 26: + IC(1.073 ns) + CELL(0.495 ns) = 15.070 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.150 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5 27 COMB LAB_X32_Y25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 15.150 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.230 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7 28 COMB LAB_X32_Y25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 15.230 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.310 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9 29 COMB LAB_X32_Y25 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.310 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.390 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11 30 COMB LAB_X32_Y25 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.390 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.470 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13 31 COMB LAB_X32_Y25 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.470 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.550 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15 32 COMB LAB_X32_Y25 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.550 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.630 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17 33 COMB LAB_X32_Y25 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 15.630 ns; Loc. = LAB_X32_Y25; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.088 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18 34 COMB LAB_X32_Y25 23 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 16.088 ns; Loc. = LAB_X32_Y25; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 16.763 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[121\]~168 35 COMB LAB_X32_Y25 2 " "Info: 35: + IC(0.498 ns) + CELL(0.177 ns) = 16.763 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[121\]~168'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.495 ns) 18.296 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[2\]~1 36 COMB LAB_X30_Y25 2 " "Info: 36: + IC(1.038 ns) + CELL(0.495 ns) = 18.296 ns; Loc. = LAB_X30_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.533 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.376 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[3\]~3 37 COMB LAB_X30_Y25 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 18.376 ns; Loc. = LAB_X30_Y25; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.834 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4 38 COMB LAB_X30_Y25 1 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 18.834 ns; Loc. = LAB_X30_Y25; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.545 ns) 19.744 ns g01_YMD_Counter:ymd\|leap_year~10 39 COMB LAB_X29_Y25 1 " "Info: 39: + IC(0.365 ns) + CELL(0.545 ns) = 19.744 ns; Loc. = LAB_X29_Y25; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 20.654 ns g01_YMD_Counter:ymd\|leap_year~11 40 COMB LAB_X30_Y25 1 " "Info: 40: + IC(0.732 ns) + CELL(0.178 ns) = 20.654 ns; Loc. = LAB_X30_Y25; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 21.330 ns g01_YMD_Counter:ymd\|leap_year~12 41 COMB LAB_X30_Y25 1 " "Info: 41: + IC(0.354 ns) + CELL(0.322 ns) = 21.330 ns; Loc. = LAB_X30_Y25; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 22.006 ns g01_YMD_Counter:ymd\|leap_year~13 42 COMB LAB_X30_Y25 3 " "Info: 42: + IC(0.498 ns) + CELL(0.178 ns) = 22.006 ns; Loc. = LAB_X30_Y25; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 23.257 ns g01_YMD_Counter:ymd\|last_day_of_month 43 COMB LAB_X29_Y24 5 " "Info: 43: + IC(0.929 ns) + CELL(0.322 ns) = 23.257 ns; Loc. = LAB_X29_Y24; Fanout = 5; COMB Node = 'g01_YMD_Counter:ymd\|last_day_of_month'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 23.932 ns g01_YMD_Counter:ymd\|int_days~0 44 COMB LAB_X29_Y24 1 " "Info: 44: + IC(0.498 ns) + CELL(0.177 ns) = 23.932 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|int_days~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { g01_YMD_Counter:ymd|last_day_of_month g01_YMD_Counter:ymd|int_days~0 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 24.028 ns g01_YMD_Counter:ymd\|int_days\[0\] 45 REG LAB_X29_Y24 8 " "Info: 45: + IC(0.000 ns) + CELL(0.096 ns) = 24.028 ns; Loc. = LAB_X29_Y24; Fanout = 8; REG Node = 'g01_YMD_Counter:ymd\|int_days\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g01_YMD_Counter:ymd|int_days~0 g01_YMD_Counter:ymd|int_days[0] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.432 ns ( 43.42 % ) " "Info: Total cell delay = 10.432 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.596 ns ( 56.58 % ) " "Info: Total interconnect delay = 13.596 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "24.028 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[78]~116 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[89]~189 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[98]~143 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month g01_YMD_Counter:ymd|int_days~0 g01_YMD_Counter:ymd|int_days[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[0\] 0 " "Info: Pin \"led0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[1\] 0 " "Info: Pin \"led0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[2\] 0 " "Info: Pin \"led0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[3\] 0 " "Info: Pin \"led0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[4\] 0 " "Info: Pin \"led0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[5\] 0 " "Info: Pin \"led0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[6\] 0 " "Info: Pin \"led0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Info: Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Info: Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Info: Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Info: Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[4\] 0 " "Info: Pin \"led1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[5\] 0 " "Info: Pin \"led1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[6\] 0 " "Info: Pin \"led1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[0\] 0 " "Info: Pin \"led2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[1\] 0 " "Info: Pin \"led2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[2\] 0 " "Info: Pin \"led2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[3\] 0 " "Info: Pin \"led2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[4\] 0 " "Info: Pin \"led2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[5\] 0 " "Info: Pin \"led2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[6\] 0 " "Info: Pin \"led2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[0\] 0 " "Info: Pin \"led3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[1\] 0 " "Info: Pin \"led3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[2\] 0 " "Info: Pin \"led3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[3\] 0 " "Info: Pin \"led3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[4\] 0 " "Info: Pin \"led3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[5\] 0 " "Info: Pin \"led3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[6\] 0 " "Info: Pin \"led3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg " "Info: Generated suppressed messages file P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:41:33 2014 " "Info: Processing ended: Tue Mar 25 19:41:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
