#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x598b7bb3eb00 .scope module, "tb_adc_controller" "tb_adc_controller" 2 3;
 .timescale -9 -12;
P_0x598b7bb11830 .param/l "AVG_SHIFT" 1 2 25, +C4<00000000000000000000000000000100>;
P_0x598b7bb11870 .param/l "HALF_DIVISOR" 1 2 27, +C4<00000000000000000000000000000001000>;
P_0x598b7bb118b0 .param/l "NUM_SAMPLES" 1 2 24, +C4<00000000000000000000000000010000>;
P_0x598b7bb118f0 .param/l "OVERSAMPLE_BITS" 1 2 23, +C4<00000000000000000000000000000010>;
P_0x598b7bb11930 .param/l "WIDTH" 1 2 6, +C4<00000000000000000000000000001100>;
v0x598b7bb76800_0 .var "accumulator", 15 0;
v0x598b7bb76900_0 .net "ack", 0 0, L_0x598b7bb77820;  1 drivers
v0x598b7bb769c0_0 .var "analog_input_equivalent", 11 0;
v0x598b7bb76a90_0 .var "averaged_result_round", 11 0;
v0x598b7bb76b50_0 .var "averaged_result_trunc", 11 0;
v0x598b7bb76c30_0 .var "clk", 0 0;
v0x598b7bb76cd0_0 .net "comparator", 0 0, L_0x598b7bb88350;  1 drivers
v0x598b7bb76da0_0 .net "dac", 11 0, L_0x598b7bb880d0;  1 drivers
v0x598b7bb76e70_0 .net "dac_en", 0 0, L_0x598b7bb4f140;  1 drivers
v0x598b7bb76f40_0 .net "data", 11 0, L_0x598b7bb52000;  1 drivers
v0x598b7bb77010_0 .var "en_", 0 0;
v0x598b7bb770e0_0 .var "first_result", 11 0;
v0x598b7bb77180_0 .var/s "noise", 2 0;
v0x598b7bb77220_0 .var "noisy_sample", 11 0;
v0x598b7bb77300_0 .var "oversampled_result", 13 0;
v0x598b7bb773e0_0 .var "reset_", 0 0;
v0x598b7bb774b0_0 .net "sample_and_hold", 0 0, L_0x598b7bb77730;  1 drivers
v0x598b7bb77580_0 .var/i "seed", 31 0;
v0x598b7bb77620_0 .var "true_oversampled_value", 13 0;
L_0x598b7bb88350 .cmp/ge 12, v0x598b7bb769c0_0, L_0x598b7bb880d0;
S_0x598b7bb54490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 89, 2 89 0, S_0x598b7bb3eb00;
 .timescale -9 -12;
v0x598b7bb4f250_0 .var/i "i", 31 0;
E_0x598b7bb30990 .event posedge, v0x598b7bb759e0_0;
E_0x598b7bb322c0 .event posedge, v0x598b7bb75aa0_0;
S_0x598b7bb74620 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 134, 2 134 0, S_0x598b7bb3eb00;
 .timescale -9 -12;
v0x598b7bb52110_0 .var/i "i", 31 0;
S_0x598b7bb74860 .scope autotask, "get_random" "get_random" 2 40, 2 40 0, S_0x598b7bb3eb00;
 .timescale -9 -12;
v0x598b7bb52a40_0 .var/i "max", 31 0;
v0x598b7bb533a0_0 .var/i "min", 31 0;
v0x598b7bb0e1c0_0 .var "result", 31 0;
TD_tb_adc_controller.get_random ;
    %load/vec4 v0x598b7bb77580_0;
    %muli 1664525, 0, 32;
    %addi 1013904223, 0, 32;
    %store/vec4 v0x598b7bb77580_0, 0, 32;
    %load/vec4 v0x598b7bb533a0_0;
    %load/vec4 v0x598b7bb77580_0;
    %load/vec4 v0x598b7bb52a40_0;
    %load/vec4 v0x598b7bb533a0_0;
    %sub;
    %addi 1, 0, 32;
    %mod/s;
    %add;
    %store/vec4 v0x598b7bb0e1c0_0, 0, 32;
    %end;
S_0x598b7bb74b40 .scope module, "u_dut" "adc_controller" 2 50, 3 18 0, S_0x598b7bb3eb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "en_";
    .port_info 3 /INPUT 1 "comparator";
    .port_info 4 /OUTPUT 1 "sample_and_hold";
    .port_info 5 /OUTPUT 1 "dac_en";
    .port_info 6 /OUTPUT 1 "ack";
    .port_info 7 /OUTPUT 12 "dac";
    .port_info 8 /OUTPUT 12 "data";
P_0x598b7bb74d20 .param/l "S_CONVERT" 1 3 40, C4<10>;
P_0x598b7bb74d60 .param/l "S_FINISH" 1 3 41, C4<11>;
P_0x598b7bb74da0 .param/l "S_IDLE" 1 3 38, C4<00>;
P_0x598b7bb74de0 .param/l "S_INIT" 1 3 39, C4<01>;
P_0x598b7bb74e20 .param/l "WIDTH" 0 3 19, +C4<00000000000000000000000000001100>;
L_0x598b7bb4f140 .functor OR 1, L_0x598b7bb779b0, L_0x598b7bb77aa0, C4<0>, C4<0>;
L_0x598b7bb4f650 .functor OR 12, v0x598b7bb75ea0_0, v0x598b7bb75c20_0, C4<000000000000>, C4<000000000000>;
L_0x598b7bb52000 .functor BUFZ 12, v0x598b7bb76060_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x7fab96a87018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x598b7bb0e2c0_0 .net/2u *"_ivl_0", 1 0, L_0x7fab96a87018;  1 drivers
v0x598b7bb47310_0 .net *"_ivl_10", 0 0, L_0x598b7bb779b0;  1 drivers
L_0x7fab96a870f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x598b7bb751e0_0 .net/2u *"_ivl_12", 1 0, L_0x7fab96a870f0;  1 drivers
v0x598b7bb752d0_0 .net *"_ivl_14", 0 0, L_0x598b7bb77aa0;  1 drivers
v0x598b7bb75390_0 .net *"_ivl_20", 31 0, L_0x598b7bb77c90;  1 drivers
L_0x7fab96a87138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x598b7bb754c0_0 .net *"_ivl_23", 19 0, L_0x7fab96a87138;  1 drivers
L_0x7fab96a87180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x598b7bb755a0_0 .net/2u *"_ivl_24", 31 0, L_0x7fab96a87180;  1 drivers
L_0x7fab96a871c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x598b7bb75680_0 .net/2u *"_ivl_28", 1 0, L_0x7fab96a871c8;  1 drivers
v0x598b7bb75760_0 .net *"_ivl_30", 0 0, L_0x598b7bb87fe0;  1 drivers
L_0x7fab96a87060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x598b7bb75820_0 .net/2u *"_ivl_4", 1 0, L_0x7fab96a87060;  1 drivers
L_0x7fab96a870a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x598b7bb75900_0 .net/2u *"_ivl_8", 1 0, L_0x7fab96a870a8;  1 drivers
v0x598b7bb759e0_0 .net "ack", 0 0, L_0x598b7bb77820;  alias, 1 drivers
v0x598b7bb75aa0_0 .net "clk", 0 0, v0x598b7bb76c30_0;  1 drivers
v0x598b7bb75b60_0 .net "comparator", 0 0, L_0x598b7bb88350;  alias, 1 drivers
v0x598b7bb75c20_0 .var "counter_reg", 11 0;
v0x598b7bb75d00_0 .net "dac", 11 0, L_0x598b7bb880d0;  alias, 1 drivers
v0x598b7bb75de0_0 .net "dac_en", 0 0, L_0x598b7bb4f140;  alias, 1 drivers
v0x598b7bb75ea0_0 .var "dac_reg", 11 0;
v0x598b7bb75f80_0 .net "data", 11 0, L_0x598b7bb52000;  alias, 1 drivers
v0x598b7bb76060_0 .var "data_out_reg", 11 0;
v0x598b7bb76140_0 .net "en_", 0 0, v0x598b7bb77010_0;  1 drivers
v0x598b7bb76200_0 .net "is_final_bit", 0 0, L_0x598b7bb87e60;  1 drivers
v0x598b7bb762c0_0 .var "next_state", 1 0;
v0x598b7bb763a0_0 .net "reset_", 0 0, v0x598b7bb773e0_0;  1 drivers
v0x598b7bb76460_0 .net "sample_and_hold", 0 0, L_0x598b7bb77730;  alias, 1 drivers
v0x598b7bb76520_0 .var "state", 1 0;
v0x598b7bb76600_0 .net "test_value", 11 0, L_0x598b7bb4f650;  1 drivers
E_0x598b7bb334b0/0 .event negedge, v0x598b7bb763a0_0;
E_0x598b7bb334b0/1 .event posedge, v0x598b7bb75aa0_0;
E_0x598b7bb334b0 .event/or E_0x598b7bb334b0/0, E_0x598b7bb334b0/1;
E_0x598b7bb01220 .event anyedge, v0x598b7bb76520_0, v0x598b7bb76140_0, v0x598b7bb76200_0;
L_0x598b7bb77730 .cmp/eq 2, v0x598b7bb76520_0, L_0x7fab96a87018;
L_0x598b7bb77820 .cmp/eq 2, v0x598b7bb76520_0, L_0x7fab96a87060;
L_0x598b7bb779b0 .cmp/eq 2, v0x598b7bb76520_0, L_0x7fab96a870a8;
L_0x598b7bb77aa0 .cmp/eq 2, v0x598b7bb76520_0, L_0x7fab96a870f0;
L_0x598b7bb77c90 .concat [ 12 20 0 0], v0x598b7bb75c20_0, L_0x7fab96a87138;
L_0x598b7bb87e60 .cmp/eq 32, L_0x598b7bb77c90, L_0x7fab96a87180;
L_0x598b7bb87fe0 .cmp/eq 2, v0x598b7bb76520_0, L_0x7fab96a871c8;
L_0x598b7bb880d0 .functor MUXZ 12, v0x598b7bb75ea0_0, L_0x598b7bb4f650, L_0x598b7bb87fe0, C4<>;
    .scope S_0x598b7bb74b40;
T_1 ;
    %wait E_0x598b7bb334b0;
    %load/vec4 v0x598b7bb763a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x598b7bb76520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x598b7bb762c0_0;
    %assign/vec4 v0x598b7bb76520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x598b7bb74b40;
T_2 ;
    %wait E_0x598b7bb01220;
    %load/vec4 v0x598b7bb76520_0;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
    %load/vec4 v0x598b7bb76520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x598b7bb76140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x598b7bb76140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x598b7bb76200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
T_2.10 ;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x598b7bb76140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x598b7bb762c0_0, 0, 2;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x598b7bb74b40;
T_3 ;
    %wait E_0x598b7bb334b0;
    %load/vec4 v0x598b7bb763a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x598b7bb75ea0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x598b7bb75c20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x598b7bb76060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x598b7bb76520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x598b7bb75ea0_0;
    %assign/vec4 v0x598b7bb75ea0_0, 0;
    %load/vec4 v0x598b7bb75c20_0;
    %assign/vec4 v0x598b7bb75c20_0, 0;
    %load/vec4 v0x598b7bb76060_0;
    %assign/vec4 v0x598b7bb76060_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x598b7bb75ea0_0, 0;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x598b7bb75c20_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x598b7bb75b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x598b7bb76600_0;
    %assign/vec4 v0x598b7bb75ea0_0, 0;
T_3.6 ;
    %load/vec4 v0x598b7bb75c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x598b7bb75c20_0, 0;
    %load/vec4 v0x598b7bb76200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x598b7bb75b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x598b7bb76600_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x598b7bb75ea0_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x598b7bb76060_0, 0;
T_3.8 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x598b7bb3eb00;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x598b7bb76c30_0;
    %inv;
    %store/vec4 v0x598b7bb76c30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x598b7bb3eb00;
T_5 ;
    %vpi_func 2 70 "$value$plusargs" 32, "SEED=%d", v0x598b7bb77580_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x598b7bb77580_0, 0, 32;
T_5.0 ;
    %vpi_call 2 73 "$display", "Simulation running with seed: %d", v0x598b7bb77580_0 {0 0 0};
    %vpi_call 2 75 "$dumpfile", "iverilog/wave_files/tb_adc_controller.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x598b7bb3eb00 {0 0 0};
    %vpi_call 2 79 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 80 "$display", "Simulation Start: Applying Reset" {0 0 0};
    %vpi_call 2 81 "$display", "--------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb76c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb773e0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "\012--- SCENARIO 1: SINGLE CONVERSIONS (WIDTH=%0d) ---", P_0x598b7bb11930 {0 0 0};
    %fork t_1, S_0x598b7bb54490;
    %jmp t_0;
    .scope S_0x598b7bb54490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb4f250_0, 0, 32;
T_5.2 ; Top of for-loop
    %load/vec4 v0x598b7bb4f250_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_5.3, 5;
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 91 "$display", "\012Test 1.%0d: Starting single conversion for value %4d (0x%h)", v0x598b7bb4f250_0, v0x598b7bb769c0_0, v0x598b7bb769c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %wait E_0x598b7bb322c0;
    %vpi_call 2 94 "$display", "Waiting for ACK..." {0 0 0};
    %wait E_0x598b7bb30990;
    %vpi_call 2 96 "$display", "ACK received! Conversion complete." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %vpi_call 2 98 "$display", "Expected: %4d (0x%h), Received: %4d (0x%h)", v0x598b7bb769c0_0, v0x598b7bb769c0_0, v0x598b7bb76f40_0, v0x598b7bb76f40_0 {0 0 0};
    %load/vec4 v0x598b7bb76f40_0;
    %load/vec4 v0x598b7bb769c0_0;
    %cmp/e;
    %jmp/0xz  T_5.5, 4;
    %vpi_call 2 99 "$display", "Result: PASS" {0 0 0};
    %jmp T_5.6;
T_5.5 ;
    %vpi_call 2 99 "$display", "Result: FAIL" {0 0 0};
T_5.6 ;
    %delay 50000, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x598b7bb4f250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x598b7bb4f250_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x598b7bb3eb00;
t_0 %join;
    %vpi_call 2 104 "$display", "\012--- SCENARIO 2: CONTINUOUS CONVERSION ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 108 "$display", "\012Test 2.0: Continuous conversion 1 for value %4d (0x%h)", v0x598b7bb769c0_0, v0x598b7bb769c0_0 {0 0 0};
    %wait E_0x598b7bb30990;
    %vpi_call 2 110 "$display", "ACK 1 received." {0 0 0};
    %load/vec4 v0x598b7bb76f40_0;
    %load/vec4 v0x598b7bb769c0_0;
    %cmp/e;
    %jmp/0xz  T_5.7, 4;
    %vpi_call 2 111 "$display", "Result 1: PASS" {0 0 0};
    %jmp T_5.8;
T_5.7 ;
    %vpi_call 2 111 "$display", "Result 1: FAIL" {0 0 0};
T_5.8 ;
    %load/vec4 v0x598b7bb76f40_0;
    %store/vec4 v0x598b7bb770e0_0, 0, 12;
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 115 "$display", "\012Test 2.1: Continuous conversion 2 for value %4d (0x%h)", v0x598b7bb769c0_0, v0x598b7bb769c0_0 {0 0 0};
    %vpi_call 2 116 "$display", "Verifying previous data is stable..." {0 0 0};
    %load/vec4 v0x598b7bb76f40_0;
    %load/vec4 v0x598b7bb770e0_0;
    %cmp/e;
    %jmp/0xz  T_5.9, 4;
    %vpi_call 2 117 "$display", "Previous data is STABLE. PASS." {0 0 0};
    %jmp T_5.10;
T_5.9 ;
    %vpi_call 2 117 "$display", "Previous data CHANGED. FAIL." {0 0 0};
T_5.10 ;
    %wait E_0x598b7bb30990;
    %vpi_call 2 119 "$display", "ACK 2 received." {0 0 0};
    %load/vec4 v0x598b7bb76f40_0;
    %load/vec4 v0x598b7bb769c0_0;
    %cmp/e;
    %jmp/0xz  T_5.11, 4;
    %vpi_call 2 120 "$display", "Result 2: PASS" {0 0 0};
    %jmp T_5.12;
T_5.11 ;
    %vpi_call 2 120 "$display", "Result 2: FAIL" {0 0 0};
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %delay 50000, 0;
    %vpi_call 2 126 "$display", "\012--- SCENARIO 3: OVERSAMPLING & AVERAGING ---" {0 0 0};
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 16383, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 14;
    %store/vec4 v0x598b7bb77620_0, 0, 14;
    %free S_0x598b7bb74860;
    %vpi_call 2 129 "$display", "Goal: Measure %0d-bit value %d (0x%h) by oversampling.", 32'sb00000000000000000000000000001110, v0x598b7bb77620_0, v0x598b7bb77620_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x598b7bb76800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %fork t_3, S_0x598b7bb74620;
    %jmp t_2;
    .scope S_0x598b7bb74620;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb52110_0, 0, 32;
T_5.13 ; Top of for-loop
    %load/vec4 v0x598b7bb52110_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_5.14, 5;
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 3;
    %store/vec4 v0x598b7bb77180_0, 0, 3;
    %free S_0x598b7bb74860;
    %load/vec4 v0x598b7bb77180_0;
    %subi 2, 0, 3;
    %store/vec4 v0x598b7bb77180_0, 0, 3;
    %load/vec4 v0x598b7bb77620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x598b7bb77180_0;
    %pad/u 14;
    %add;
    %pad/u 12;
    %store/vec4 v0x598b7bb77220_0, 0, 12;
    %load/vec4 v0x598b7bb77220_0;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %wait E_0x598b7bb30990;
    %load/vec4 v0x598b7bb76800_0;
    %load/vec4 v0x598b7bb76f40_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x598b7bb76800_0, 0, 16;
T_5.15 ; for-loop step statement
    %load/vec4 v0x598b7bb52110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x598b7bb52110_0, 0, 32;
    %jmp T_5.13;
T_5.14 ; for-loop exit label
    %end;
    .scope S_0x598b7bb3eb00;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %load/vec4 v0x598b7bb76800_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 14;
    %store/vec4 v0x598b7bb77300_0, 0, 14;
    %load/vec4 v0x598b7bb76800_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 12;
    %store/vec4 v0x598b7bb76b50_0, 0, 12;
    %load/vec4 v0x598b7bb76800_0;
    %pad/u 35;
    %addi 8, 0, 35;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 12;
    %store/vec4 v0x598b7bb76a90_0, 0, 12;
    %vpi_call 2 150 "$display", "\012Oversampling Result (%0d-bit):", 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 151 "$display", "True Value : %d (0x%h)", v0x598b7bb77620_0, v0x598b7bb77620_0 {0 0 0};
    %vpi_call 2 152 "$display", "Result     : %d (0x%h)", v0x598b7bb77300_0, v0x598b7bb77300_0 {0 0 0};
    %vpi_call 2 154 "$display", "\012Averaging Result (%0d-bit):", P_0x598b7bb11930 {0 0 0};
    %load/vec4 v0x598b7bb77620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x598b7bb77620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call 2 155 "$display", "True Value (%0d MSBs) : %d (0x%h)", P_0x598b7bb11930, S<1,vec4,u14>, S<0,vec4,u14> {2 0 0};
    %vpi_call 2 156 "$display", "Truncated Result      : %d (0x%h)", v0x598b7bb76b50_0, v0x598b7bb76b50_0 {0 0 0};
    %vpi_call 2 157 "$display", "Rounded Result        : %d (0x%h)", v0x598b7bb76a90_0, v0x598b7bb76a90_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 164 "$display", "\012--- SCENARIO 4: MID-CONVERSION RESET TEST ---" {0 0 0};
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 166 "$display", "\012Test 4.0: Starting conversion for value %d...", v0x598b7bb769c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %wait E_0x598b7bb322c0;
    %vpi_call 2 173 "$display", "Letting conversion run for 5 cycles..." {0 0 0};
    %pushi/vec4 5, 0, 32;
T_5.16 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_5.17, 5;
    %jmp/1 T_5.17, 4;
    %subi 1, 0, 32;
    %wait E_0x598b7bb322c0;
    %jmp T_5.16;
T_5.17 ;
    %pop/vec4 1;
    %vpi_call 2 176 "$display", "Asserting reset_ during conversion..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb773e0_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x598b7bb76520_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.18, 4;
    %vpi_call 2 179 "$display", "STATE CHECK: FSM correctly returned to IDLE. PASS." {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 2 180 "$display", "STATE CHECK: FSM did NOT return to IDLE. FAIL." {0 0 0};
T_5.19 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb773e0_0, 0;
    %wait E_0x598b7bb322c0;
    %vpi_call 2 186 "$display", "\012Test 4.1: Verifying controller can run a new conversion after reset." {0 0 0};
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 188 "$display", "Starting new conversion for value %d...", v0x598b7bb769c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %wait E_0x598b7bb322c0;
    %vpi_call 2 191 "$display", "Waiting for ACK..." {0 0 0};
    %wait E_0x598b7bb30990;
    %vpi_call 2 193 "$display", "ACK received! Conversion complete." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %load/vec4 v0x598b7bb76f40_0;
    %load/vec4 v0x598b7bb769c0_0;
    %cmp/e;
    %jmp/0xz  T_5.20, 4;
    %vpi_call 2 195 "$display", "Result: PASS" {0 0 0};
    %jmp T_5.21;
T_5.20 ;
    %vpi_call 2 195 "$display", "Result: FAIL" {0 0 0};
T_5.21 ;
    %delay 50000, 0;
    %vpi_call 2 204 "$display", "\012--- SCENARIO 5: MID-CONVERSION ABORT TEST ---" {0 0 0};
    %alloc S_0x598b7bb74860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x598b7bb533a0_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x598b7bb52a40_0, 0, 32;
    %fork TD_tb_adc_controller.get_random, S_0x598b7bb74860;
    %join;
    %load/vec4 v0x598b7bb0e1c0_0;
    %pad/u 12;
    %store/vec4 v0x598b7bb769c0_0, 0, 12;
    %free S_0x598b7bb74860;
    %vpi_call 2 206 "$display", "\012Test 5.0: Starting conversion for value %d...", v0x598b7bb769c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %wait E_0x598b7bb322c0;
    %vpi_call 2 211 "$display", "Letting conversion run for 5 cycles..." {0 0 0};
    %pushi/vec4 5, 0, 32;
T_5.22 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_5.23, 5;
    %jmp/1 T_5.23, 4;
    %subi 1, 0, 32;
    %wait E_0x598b7bb322c0;
    %jmp T_5.22;
T_5.23 ;
    %pop/vec4 1;
    %vpi_call 2 214 "$display", "De-asserting en_ during conversion to signal abort..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598b7bb77010_0, 0;
    %wait E_0x598b7bb322c0;
    %delay 1000, 0;
    %load/vec4 v0x598b7bb76520_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.24, 4;
    %vpi_call 2 223 "$display", "STATE CHECK: FSM correctly aborted and returned to IDLE. PASS." {0 0 0};
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 2 225 "$display", "STATE CHECK: FSM did NOT return to IDLE. FAIL. (State is %b)", v0x598b7bb76520_0 {0 0 0};
T_5.25 ;
    %delay 50000, 0;
    %vpi_call 2 231 "$display", "\012--------------------------------------------------" {0 0 0};
    %vpi_call 2 232 "$display", "All tests complete. Ending simulation." {0 0 0};
    %vpi_call 2 233 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iverilog/testbench/tb_adc_controller.v";
    "verilog/adc_controller.v";
