Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,27
design__inferred_latch__count,0
design__instance__count,73816
design__instance__area,449223
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,163
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2389
design__max_cap_violation__count__corner:nom_tt_025C_1v80,73
power__internal__total,0.002848592819646001
power__switching__total,0.0010791170643642545
power__leakage__total,4.620760876150598e-07
power__total,0.0039281719364225864
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.233785
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.233785
timing__hold__ws__corner:nom_tt_025C_1v80,0.307605
timing__setup__ws__corner:nom_tt_025C_1v80,56.940147
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.307605
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,88.24147
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1495
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2389
design__max_cap_violation__count__corner:nom_ss_100C_1v60,79
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.425985
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.425985
timing__hold__ws__corner:nom_ss_100C_1v60,0.865132
timing__setup__ws__corner:nom_ss_100C_1v60,53.643391
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.865132
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,76.872734
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2389
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,72
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.153967
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.153967
timing__hold__ws__corner:nom_ff_n40C_1v95,0.099315
timing__setup__ws__corner:nom_ff_n40C_1v95,58.03672
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.099315
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,92.624756
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1710
design__max_fanout_violation__count,2389
design__max_cap_violation__count,107
clock__skew__worst_hold,-0.152293
clock__skew__worst_setup,-0.437348
timing__hold__ws,0.092055
timing__setup__ws,53.591309
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.092055
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,76.472237
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 899.0
design__core__bbox,5.52 10.88 794.42 886.72
flow__warnings__count,1
flow__errors__count,0
design__io,609
design__die__area,719200
design__core__area,690950
design__instance__count__stdcell,73816
design__instance__area__stdcell,449223
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.650153
design__instance__utilization__stdcell,0.650153
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,607
design__io__hpwl,43298802
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.54464E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2422
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,40087
route__net__special,2
route__drc_errors__iter:1,42472
route__wirelength__iter:1,1872951
route__drc_errors__iter:2,20072
route__wirelength__iter:2,1857963
route__drc_errors__iter:3,18374
route__wirelength__iter:3,1852159
route__drc_errors__iter:4,3762
route__wirelength__iter:4,1849535
route__drc_errors__iter:5,472
route__wirelength__iter:5,1849430
route__drc_errors__iter:6,29
route__wirelength__iter:6,1849308
route__drc_errors__iter:7,1
route__wirelength__iter:7,1849305
route__drc_errors__iter:8,1
route__wirelength__iter:8,1849305
route__drc_errors__iter:9,1
route__wirelength__iter:9,1849307
route__drc_errors__iter:10,1
route__wirelength__iter:10,1849306
route__drc_errors__iter:11,1
route__wirelength__iter:11,1849305
route__drc_errors__iter:12,1
route__wirelength__iter:12,1849306
route__drc_errors__iter:13,1
route__wirelength__iter:13,1849305
route__drc_errors__iter:14,1
route__wirelength__iter:14,1849305
route__drc_errors__iter:15,1
route__wirelength__iter:15,1849305
route__drc_errors__iter:16,1
route__wirelength__iter:16,1849305
route__drc_errors__iter:17,1
route__wirelength__iter:17,1849307
route__drc_errors__iter:18,1
route__wirelength__iter:18,1849307
route__drc_errors__iter:19,1
route__wirelength__iter:19,1849305
route__drc_errors__iter:20,1
route__wirelength__iter:20,1849306
route__drc_errors__iter:21,1
route__wirelength__iter:21,1849305
route__drc_errors__iter:22,1
route__wirelength__iter:22,1849305
route__drc_errors__iter:23,1
route__wirelength__iter:23,1849305
route__drc_errors__iter:24,0
route__wirelength__iter:24,1849305
route__drc_errors,0
route__wirelength,1849305
route__vias,359715
route__vias__singlecut,359715
route__vias__multicut,0
design__disconnected_pin__count,326
design__critical_disconnected_pin__count,0
route__wirelength__max,1765.2
timing__unannotated_net__count__corner:nom_tt_025C_1v80,525
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,525
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,525
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,50
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2389
design__max_cap_violation__count__corner:min_tt_025C_1v80,53
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.228864
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.228864
timing__hold__ws__corner:min_tt_025C_1v80,0.308562
timing__setup__ws__corner:min_tt_025C_1v80,56.982262
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308562
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,88.47168
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,525
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1198
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2389
design__max_cap_violation__count__corner:min_ss_100C_1v60,56
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.416102
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.416102
timing__hold__ws__corner:min_ss_100C_1v60,0.859572
timing__setup__ws__corner:min_ss_100C_1v60,53.723129
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.859572
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,77.281715
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,525
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2389
design__max_cap_violation__count__corner:min_ff_n40C_1v95,53
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.152293
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.152293
timing__hold__ws__corner:min_ff_n40C_1v95,0.101612
timing__setup__ws__corner:min_ff_n40C_1v95,58.063591
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101612
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.783859
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,525
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,228
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2389
design__max_cap_violation__count__corner:max_tt_025C_1v80,99
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.240362
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.240362
timing__hold__ws__corner:max_tt_025C_1v80,0.30805
timing__setup__ws__corner:max_tt_025C_1v80,56.913429
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.30805
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,88.027634
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,525
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1710
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2389
design__max_cap_violation__count__corner:max_ss_100C_1v60,107
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.437348
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.437348
timing__hold__ws__corner:max_ss_100C_1v60,0.870051
timing__setup__ws__corner:max_ss_100C_1v60,53.591309
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.870051
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,76.472237
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,525
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2389
design__max_cap_violation__count__corner:max_ff_n40C_1v95,98
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.158835
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.158835
timing__hold__ws__corner:max_ff_n40C_1v95,0.092055
timing__setup__ws__corner:max_ff_n40C_1v95,58.019112
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.092055
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,92.47493
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,525
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,525
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000863027
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000848578
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000115995
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000848578
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000113999999999999992723702380015282642489182762801647186279296875
ir__drop__worst,0.000086299999999999997047674116235072006020345725119113922119140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
