<!DOCTYPE HTML>
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

  <title>Chiranjivan K N</title>
  
  <meta name="author" content="Chiranjivan K N">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <link rel="icon" type="image/png" href="images/copyright.ico">
</head>

<body>
  <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
    <tr style="padding:0px">
      <td style="padding:0px">
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr style="padding:0px">
            <td style="padding:2.5%;width:63%;vertical-align:middle">
              <p style="text-align:center">
                <name>Chiranjivan K N</name>
              </p>
              <p>üöÄ Welcome! I'm a versatile computer engineer with a Master's from <a href="https://www.gmu.edu/">George Mason University</a>. 
			  <br><br>
			  üéì My academic journey has equipped me with a diverse skill set, ranging from programming languages such as C, C++, C#, and Python to expertise in technologies like CUDA, VHDL, Verilog, RTL Design, Embedded Design, Azure, AWS, and Hyper-V.

              </p>
              <p>
				 üíº I finished my undergraduate studies from <a href="https://sairam.edu.in/">Sri Sairam Engg College, </a> Chennai.
				 After my undergrad I worked as software engineer at <a href="https://www.vembu.com/">Vembu Technologies</a>. At Vembu, I contributed to projects involving Hyper-V, Microsoft Azure, and Tape storage. 
				 <br><br>
				 üõ†Ô∏è My diverse experiences include FPGA-based projects, Quantum ML research, ML-based Android apps for skincare, and certifications in IBM Qiskit and NVIDIA CUDA. I have a keen interest in exploring the realms of CUDA, GPU and FPGA.
				 <br><br>
				 Explore my portfolio for a snapshot of my dynamic journey in computer engineering! üíª‚ú®
              </p>
              <p style="text-align:center">
                <a href="mailto:chiranjivan@gmail.com">Email</a> &nbsp/&nbsp
                <a href="data/chiranjivan-CV.pdf">CV</a> &nbsp/&nbsp
                <a href="https://github.com/chiranjivan-kn">Github</a>
              </p>
            </td>
            <td style="padding:2.5%;width:40%;max-width:40%">
              <a href="images/chiranjivan.jpeg"><img style="width:100%;max-width:100%" alt="profile photo" src="images/chiranjivan-modified.png" class="hoverZoomLink"></a>
            </td>
          </tr>
        </tbody></table>

        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
          <tbody>
            <tr>
              <td style="padding:20px;width:100%;vertical-align:middle">
                <heading>Sections</heading>
                <ul class="big"style="list-style-type:none;">
                  <li><a href='#research-tag'>Research</a></li>
                  <li><a href='#projects-tag'>Projects</a></li>
                  <li><a href='#course-tag'>Course Projects</a></li-->
                  <!--li><a href='#teaching-tag'>Teaching</a></li-->
               </ul>
             </td>
            </tr>
          </tbody>
        </table>

        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
          <tr id='research-tag'>
            <td>
            <heading>Research</heading>
            <!--p>
              I'm interested in computer vision, machine learning, optimization, and image processing.
              Representative projects are <span class="highlight">highlighted</span>.
            </p-->
            </td>
          </tr>
          </table>
          <table width="100%" align="center" border="0" cellpadding="20">
          <tr>
            <td width="25%"><img src="./images/ahl.png" alt="AHL" width="160"></td>
            <td width="75%" valign="center">
            <p>
              <a href="http://www.jetir.org/papers/JETIRDF06008.pdf">
              <papertitle>Reliable Multiplier Design Implementation on FPGA with Adaptive Hold Logic</papertitle>
            </a>
              <p>It addressed the delay problems due to the aging effects of a transistor to increase the system performance. We used an Adaptive Hold Logic (AHL) circuit for the proper selection of cycle period and an Error Detection Correction Pulsed Latch (ECPL) for the detection of timing errors. We compared the delays of various error tolerance circuits by generating simulations among which EPCL was the lowest. In addition to it, we chose a radix-4 booth multiplier of reduced area and fanout to further improve performance. We tested our proposed architecture in Xilinx Spartan6 FPGA, and validated our implementation. </p>
              <br><br>
              <br>
            </p>
            </td>
          </tr>
          
          </table>


          <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
          <tr id='projects-tag'>
            <td>
            <heading>Projects</heading>
            </td>
          </tr>
          </table>
          <table width="100%" align="center" border="0" cellpadding="20">
		  
		   <tr>
            <td width="25%"><img src="./images/sem_ic.jpg" alt="Flood" width="160" height="160"></td>
            <td width="75%" valign="top">
            <p>
              
              <papertitle>Combating Against SEM IC Reverse Engineering through Adversarial Perturbations</papertitle>
              
              <br>
              <strong>Chiranjivan</strong>, 2023
            <p><br>
               Developed a defense mechanism against SEM-based IC reverse engineering by introducing localized adversarial patches into logic gate GDSII. This strategy effectively fools CNNs, strengthening intellectual property protection and information security.
            </p>
            </p>
            </td>
          </tr>
		  
          <tr>
            <td width="25%"><img src="./images/adv_ml.jpg" alt="AHL" width="160" height="160"></td>
            <td width="75%" valign="top">
            <p>
              <papertitle>Adversarial Attack Evaluation using ART (adversarial-robustness-toolbox) </papertitle>
              <br>
              <strong>Chiranjivan</strong>, 2023
            <p><br>
              Evaluation of adversarial machine learning attacks on MNIST using the ART library, identifying the hyperparameters that leads to vulnerabilities, which in turn help to create strategies to enhance model robustness and security. 
            </p>
            </p>
            </td>
          </tr>
          <tr>
            <td width="25%"><img src="./images/diss.jpg" alt="Flood" width="160" height="160"></td>
            <td width="75%" valign="top">
            <p>
              
              <papertitle>Dynamic Instruction Scheduling Simulator</papertitle>
              
              <br>
              <strong>Chiranjivan</strong>, 2023
            <p><br>
               Simulated a dynamic instruction scheduling for out-of-order processor, implementing the Tomasulo algorithm with a Reorder Buffer to optimize execution performance.
            </p>
            </p>
            </td>
          </tr>
		  <tr>
            <td width="25%"><img src="./images/cache.jpg" alt="Flood" width="160" height="160"></td>
            <td width="75%" valign="top">
            <p>
              
              <papertitle>Cache Simulator</papertitle>
              
              <br>
              <strong>Chiranjivan</strong>, 2023
            <p><br>
               Designed and implemented a C++ cache simulator that emulates Level 1 (L1) and Level 2 (L2)cache behavior, analyzes performance metrics (miss rate, memory access time), and employs LRU eviction for various cache configurations and write policies, including tracking Valid, Dirty bits, and Tag fields.
            </p>
            </p>
            </td>
          </tr>
          
          </table>




        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
        <tr id='course-tag'>
          <td>
          <heading>Course Projects</heading>
          </td>
        </tr>
        </table>
        <table width="100%" align="center" border="0" cellpadding="20">
        <tr>
          <td width="25%"><img src="./images/ahl.png" alt="AHL" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            <a href="http://www.jetir.org/papers/JETIRDF06008.pdf">
            <papertitle>Reliable Multiplier Design Implementation on FPGA with Adaptive Hold Logic</papertitle>
            </a>
            <br>
            <strong>Chiranjivan</strong>, Pradeepkumar, PremKumar, 2019
          <p><br>
            It addressed the delay problems due to the aging effects of a transistor to increase the system performance. We used an Adaptive Hold Logic (AHL) circuit for the proper selection of cycle period and an Error Detection Correction Pulsed Latch (ECPL) for the detection of timing errors. We compared the delays of various error tolerance circuits by generating simulations among which EPCL was the lowest. In addition to it, we chose a radix-4 booth multiplier of reduced area and fanout to further improve performance. We tested our proposed architecture in Xilinx Spartan6 FPGA, and validated our implementation. 
          </p>
          </p>
          </td>
        </tr>
        <tr>
          <td width="25%"><img src="./images/Flood.jpg" alt="Flood" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            
            <papertitle>Flood Monitoring System</papertitle>
            
            <br>
            <strong>Chiranjivan</strong>, Pradeepkumar, 2018
          <p><br>Designed a system which was low cost, easy to install and highly reliable so that people living in flood prone area i.e., river/dam can be given an early warning. The flood parameters like water pressure, water level, flow, temperature are measured by the sensors and given to the ADC, which are then sent to a Raspberry Pi. Email alerts are sent the concerned authorities if the parameters of flooding are detected. 

          </p>
          </p>
          </td>
        </tr>

        <tr>
          <td width="25%"><img src="./images/fruits.png" alt="Flood" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            
            <papertitle>Fruit Classification Using CNN</papertitle>
            
            <br>
            <strong>Chiranjivan</strong>, 2022
          <p><br>In this project, utilized Convolutional Neural Networks (CNN) to classify fruits based on their images. The CNN model was trained and evaluated using a dataset of labeled fruit images. Additionally, I explored pruning techniques to reduce the model size for deployment on edge devices like Raspberry Pi (RPi). This project enhanced my understanding of image classification and deep learning frameworks. 

          </p>
          </p>
          </td>
        </tr>

        <tr>
          <td width="25%"><img src="./images/SNN.png" alt="Flood" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            
            <papertitle>Learning in SNNs, Quasi Back Propagation-Based</papertitle>
            
            <br>
            <strong>Chiranjivan</strong>, 2022
          <p><br>Focused on the challenges associated with training Spiking Neural Networks (SNNs) and explored two algorithms: Temporal Spike Sequence Learning Via Backpropagation and Spike layer Error reassignment in Time (SLAYER). These algorithms aim to overcome the limitations of traditional backpropagation methods when dealing with the non-differentiability of discrete spike events in SNNs. By comparing the accuracy results on standard datasets, analyzed the performance of these algorithms and their effectiveness in learning temporal spike sequences. This project provided valuable insights into the complexities of SNN training and contributed to ongoing research in neural networks.

          </p>
          </p>
          </td>
        </tr>

        <tr>
          <td width="25%"><img src="./images/HDC.png" alt="Flood" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            
            <papertitle>Designing Hyperdimensional Computing Systems with FPGA Technology</papertitle>
            
            <br>
            <strong>Chiranjivan</strong>, 2023
          <p><br>Implemented Hyperdimensional Computing (HDC) on Field-Programmable Gate Arrays (FPGAs). HDC is a promising computing paradigm inspired by the brain's information processing abilities. By representing data as high-dimensional vectors, HDC offers state-of-the-art solutions in tasks like image classification and natural language processing. Designed an HDC inferencing framework specifically for the FPGA platform, analyzed resource utilization and accuracy metrics. This project demonstrates the feasibility and potential of implementing HDC on FPGA platforms.

          </p>
          </p>
          </td>
        </tr>
   
         <tr>
          <td width="25%"><img src="./images/anime.png" alt="Flood" width="160" height="160"></td>
          <td width="75%" valign="top">
          <p>
            <a href="./data/anime.pdf">
            <papertitle>Big Data Analysis of Anime</papertitle>
            </a>
            <br>
            <strong>Chiranjivan</strong>, 2023
          <p><br>Conducted a study on big data analysis of anime using data from topAnime.org. Utilized Spark libraries for Python to process and analyze a large dataset comprising over a million user reviews and ratings of anime series. The study uncovered valuable insights into anime viewer preferences, popular genres, highly rated series, and the correlation between user reviews and ratings. These findings highlight the utility of Spark libraries in big data analysis for understanding audience preferences and tailoring content. The techniques employed in this project have broader applications in analyzing user behavior and preferences across various media forms.

          </p>
          </p>
          </td>
        </tr>

        </tbody></table>

        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
          <tr>
            <td>
              <heading>Service</heading>
            </td>
          </tr>
        </tbody></table>
        <table width="100%" align="center" border="0" cellpadding="20"><tbody>
          <tr>
            <td style="padding:20px;width:25%;vertical-align:middle"><img src="images/help.png" width="160" height="160"></td>
            <td width="75%" valign="center">
			  Volunteer, PatriotHacks 2023
			  <br><br>
              Multimedia Team , IC3IoT 2018
              <br><br>
              Organizer , Zenista 2018
            </td>
          </tr>
         
        </tbody></table>
		
		<table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
          <tr>
            <td>
              <heading>Certifications</heading>
            </td>
          </tr>
        </tbody></table>
        <table width="100%" align="center" border="0" cellpadding="20"><tbody>
          <tr>
            <td style="padding:20px;width:25%;vertical-align:middle"><img src="images/certificate.png" width="160" height="160"></td>
            <td width="75%" valign="center">
			  <a href="./data/certificate_1.pdf">
			  Scaling Workloads Across Multiple GPUs with CUDA C++, NVIDIA
			  <br><br>
			  <a href="./data/certificate_2.pdf">
              Fundamentals of Accelerated Computing with CUDA C/C++, NVIDIA
              <br><br>
			  <a href="./data/certificate_3.pdf">
              Building Transformer-Based Natural Language Processing Applications, NVIDIA
			  <br><br>
			  <a href="./data/certificate_4.pdf">
			  Getting Started with AI on Jetson Nano, NVIDIA
			  <br><br>
			  <a href="./data/certificate_5.pdf">
			  Introduction to FPGA Design for Embedded Systems, CU Boulder
			  <br><br>
			  <a href="./data/certificate_6.pdf">
			  Hardware Description Languages for FPGA Design, CU Boulder
			  <br><br>
			  <a href="./data/certificate_7.pdf">
			  Qiskit Global Summer School 2023 - Quantum Excellence, IBM
            </td>
          </tr>
         
        </tbody></table>
		
		
		
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr>
            <td style="padding:0px">
              <br>
      
            </td>
          </tr>
        </tbody></table>
      </td>
    </tr>
  </table>
</body>

</html>
