<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3763" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3763{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3763{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3763{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3763{left:70px;bottom:622px;letter-spacing:-0.09px;}
#t5_3763{left:156px;bottom:622px;letter-spacing:-0.1px;}
#t6_3763{left:70px;bottom:598px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3763{left:418px;bottom:605px;}
#t8_3763{left:433px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3763{left:70px;bottom:581px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3763{left:70px;bottom:564px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_3763{left:70px;bottom:540px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#tc_3763{left:70px;bottom:523px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_3763{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#te_3763{left:70px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3763{left:70px;bottom:457px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tg_3763{left:70px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3763{left:70px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3763{left:606px;bottom:228px;letter-spacing:-0.14px;}
#tj_3763{left:845px;bottom:228px;}
#tk_3763{left:70px;bottom:178px;letter-spacing:-0.09px;}
#tl_3763{left:156px;bottom:178px;letter-spacing:-0.1px;}
#tm_3763{left:70px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tn_3763{left:838px;bottom:161px;}
#to_3763{left:70px;bottom:137px;letter-spacing:-0.31px;}
#tp_3763{left:105px;bottom:144px;}
#tq_3763{left:120px;bottom:137px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tr_3763{left:70px;bottom:121px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ts_3763{left:284px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#tt_3763{left:380px;bottom:1068px;letter-spacing:0.12px;}
#tu_3763{left:78px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tv_3763{left:236px;bottom:1045px;letter-spacing:-0.13px;}
#tw_3763{left:289px;bottom:1045px;letter-spacing:-0.12px;}
#tx_3763{left:78px;bottom:1020px;letter-spacing:-0.14px;}
#ty_3763{left:236px;bottom:1020px;letter-spacing:-0.13px;}
#tz_3763{left:289px;bottom:1020px;letter-spacing:-0.11px;}
#t10_3763{left:289px;bottom:1004px;letter-spacing:-0.12px;}
#t11_3763{left:78px;bottom:979px;letter-spacing:-0.14px;}
#t12_3763{left:236px;bottom:979px;letter-spacing:-0.21px;}
#t13_3763{left:289px;bottom:979px;letter-spacing:-0.11px;}
#t14_3763{left:78px;bottom:955px;letter-spacing:-0.14px;}
#t15_3763{left:236px;bottom:955px;letter-spacing:-0.21px;}
#t16_3763{left:289px;bottom:955px;letter-spacing:-0.12px;}
#t17_3763{left:78px;bottom:930px;letter-spacing:-0.12px;}
#t18_3763{left:236px;bottom:930px;letter-spacing:-0.21px;}
#t19_3763{left:289px;bottom:930px;letter-spacing:-0.11px;}
#t1a_3763{left:289px;bottom:914px;letter-spacing:-0.11px;}
#t1b_3763{left:78px;bottom:889px;letter-spacing:-0.13px;}
#t1c_3763{left:236px;bottom:889px;letter-spacing:-0.21px;}
#t1d_3763{left:289px;bottom:889px;letter-spacing:-0.11px;}
#t1e_3763{left:289px;bottom:872px;letter-spacing:-0.11px;}
#t1f_3763{left:78px;bottom:848px;letter-spacing:-0.13px;}
#t1g_3763{left:236px;bottom:848px;letter-spacing:-0.21px;}
#t1h_3763{left:289px;bottom:848px;letter-spacing:-0.11px;}
#t1i_3763{left:78px;bottom:823px;letter-spacing:-0.11px;}
#t1j_3763{left:236px;bottom:823px;letter-spacing:-0.21px;}
#t1k_3763{left:289px;bottom:823px;letter-spacing:-0.11px;}
#t1l_3763{left:289px;bottom:807px;letter-spacing:-0.11px;}
#t1m_3763{left:78px;bottom:782px;letter-spacing:-0.12px;}
#t1n_3763{left:236px;bottom:782px;letter-spacing:-0.16px;}
#t1o_3763{left:289px;bottom:782px;letter-spacing:-0.11px;}
#t1p_3763{left:78px;bottom:758px;letter-spacing:-0.12px;}
#t1q_3763{left:236px;bottom:758px;letter-spacing:-0.21px;}
#t1r_3763{left:289px;bottom:758px;letter-spacing:-0.11px;}
#t1s_3763{left:78px;bottom:733px;letter-spacing:-0.13px;}
#t1t_3763{left:236px;bottom:733px;letter-spacing:-0.21px;}
#t1u_3763{left:289px;bottom:733px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1v_3763{left:289px;bottom:716px;letter-spacing:-0.11px;}
#t1w_3763{left:289px;bottom:700px;letter-spacing:-0.12px;}
#t1x_3763{left:78px;bottom:675px;letter-spacing:-0.14px;}
#t1y_3763{left:236px;bottom:675px;letter-spacing:-0.14px;}
#t1z_3763{left:289px;bottom:675px;letter-spacing:-0.13px;}
#t20_3763{left:319px;bottom:396px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_3763{left:414px;bottom:396px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t22_3763{left:76px;bottom:357px;letter-spacing:-0.15px;}
#t23_3763{left:181px;bottom:357px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_3763{left:295px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#t25_3763{left:295px;bottom:357px;letter-spacing:-0.14px;}
#t26_3763{left:389px;bottom:373px;letter-spacing:-0.11px;}
#t27_3763{left:389px;bottom:357px;letter-spacing:-0.13px;}
#t28_3763{left:472px;bottom:373px;letter-spacing:-0.12px;}
#t29_3763{left:472px;bottom:357px;letter-spacing:-0.15px;}
#t2a_3763{left:564px;bottom:373px;letter-spacing:-0.11px;}
#t2b_3763{left:564px;bottom:357px;letter-spacing:-0.12px;}
#t2c_3763{left:656px;bottom:357px;letter-spacing:-0.16px;}
#t2d_3763{left:76px;bottom:332px;letter-spacing:-0.13px;}
#t2e_3763{left:181px;bottom:332px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_3763{left:295px;bottom:332px;}
#t2g_3763{left:389px;bottom:332px;letter-spacing:-0.12px;}
#t2h_3763{left:472px;bottom:332px;letter-spacing:-0.17px;}
#t2i_3763{left:564px;bottom:332px;letter-spacing:-0.11px;}
#t2j_3763{left:656px;bottom:332px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2k_3763{left:656px;bottom:315px;letter-spacing:-0.15px;}
#t2l_3763{left:76px;bottom:291px;letter-spacing:-0.16px;}
#t2m_3763{left:181px;bottom:291px;}
#t2n_3763{left:295px;bottom:291px;}
#t2o_3763{left:389px;bottom:291px;letter-spacing:-0.12px;}
#t2p_3763{left:472px;bottom:291px;letter-spacing:-0.18px;}
#t2q_3763{left:564px;bottom:291px;letter-spacing:-0.11px;}
#t2r_3763{left:76px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_3763{left:181px;bottom:267px;letter-spacing:-0.09px;}
#t2t_3763{left:295px;bottom:267px;letter-spacing:-0.11px;}
#t2u_3763{left:389px;bottom:267px;letter-spacing:-0.13px;}
#t2v_3763{left:472px;bottom:267px;letter-spacing:-0.13px;}
#t2w_3763{left:564px;bottom:267px;letter-spacing:-0.13px;}

.s1_3763{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3763{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3763{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3763{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3763{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3763{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s7_3763{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3763{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3763{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3763" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3763Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3763" style="-webkit-user-select: none;"><object width="935" height="1210" data="3763/3763.svg" type="image/svg+xml" id="pdf3763" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3763" class="t s1_3763">Vol. 3B </span><span id="t2_3763" class="t s1_3763">20-55 </span>
<span id="t3_3763" class="t s2_3763">PERFORMANCE MONITORING </span>
<span id="t4_3763" class="t s3_3763">20.3.6.6 </span><span id="t5_3763" class="t s3_3763">Uncore Performance Monitoring Facilities in the 4th Generation Intel® Core™ Processors </span>
<span id="t6_3763" class="t s4_3763">The uncore sub-system in the 4th Generation Intel </span>
<span id="t7_3763" class="t s5_3763">® </span>
<span id="t8_3763" class="t s4_3763">Core™ processors provides its own performance monitoring </span>
<span id="t9_3763" class="t s4_3763">facility. The uncore PMU facility provides dedicated MSRs to select uncore performance monitoring events in a </span>
<span id="ta_3763" class="t s4_3763">similar manner as those described in Section 20.3.4.6. </span>
<span id="tb_3763" class="t s4_3763">The ARB unit and each C-Box provide local pairs of event select MSR and counter register. The layout of the event </span>
<span id="tc_3763" class="t s4_3763">select MSRs in the C-Boxes are identical as shown in Figure 20-32. </span>
<span id="td_3763" class="t s4_3763">At the uncore domain level, there is a master set of control MSRs that centrally manages all the performance moni- </span>
<span id="te_3763" class="t s4_3763">toring facility of uncore units. Figure 20-33 shows the layout of the uncore domain global control. </span>
<span id="tf_3763" class="t s4_3763">Additionally, there is also a fixed counter, counting uncore clockticks, for the uncore domain. Table 20-19 summa- </span>
<span id="tg_3763" class="t s4_3763">rizes the number MSRs for uncore PMU for each box. </span>
<span id="th_3763" class="t s4_3763">The uncore performance events for the C-Box and ARB units can be found at: </span><span id="ti_3763" class="t s6_3763">https://perfmon-events.intel.com/ </span><span id="tj_3763" class="t s4_3763">. </span>
<span id="tk_3763" class="t s3_3763">20.3.6.7 </span><span id="tl_3763" class="t s3_3763">Intel® Xeon® Processor E5 v3 Family Uncore Performance Monitoring Facility </span>
<span id="tm_3763" class="t s4_3763">Details of the uncore performance monitoring facility of Intel Xeon Processor E5 v3 families are available in “Intel </span>
<span id="tn_3763" class="t s5_3763">® </span>
<span id="to_3763" class="t s4_3763">Xeon </span>
<span id="tp_3763" class="t s5_3763">® </span>
<span id="tq_3763" class="t s4_3763">Processor E5 v3 Uncore Performance Monitoring Programming Reference Manual”. The MSR-based uncore </span>
<span id="tr_3763" class="t s4_3763">PMU interfaces are listed in Table 2-33. </span>
<span id="ts_3763" class="t s7_3763">Table 20-31. </span><span id="tt_3763" class="t s7_3763">TX Abort Information Field Definition </span>
<span id="tu_3763" class="t s8_3763">Bit Name </span><span id="tv_3763" class="t s8_3763">Offset </span><span id="tw_3763" class="t s8_3763">Description </span>
<span id="tx_3763" class="t s9_3763">Cycles_Last_TX </span><span id="ty_3763" class="t s9_3763">31:0 </span><span id="tz_3763" class="t s9_3763">The number of cycles in the last TSX region, regardless of whether that region had aborted or </span>
<span id="t10_3763" class="t s9_3763">committed. </span>
<span id="t11_3763" class="t s9_3763">HLE_Abort </span><span id="t12_3763" class="t s9_3763">32 </span><span id="t13_3763" class="t s9_3763">If set, the abort information corresponds to an aborted HLE execution </span>
<span id="t14_3763" class="t s9_3763">RTM_Abort </span><span id="t15_3763" class="t s9_3763">33 </span><span id="t16_3763" class="t s9_3763">If set, the abort information corresponds to an aborted RTM execution </span>
<span id="t17_3763" class="t s9_3763">Instruction_Abort </span><span id="t18_3763" class="t s9_3763">34 </span><span id="t19_3763" class="t s9_3763">If set, the abort was associated with the instruction corresponding to the eventing IP (offset </span>
<span id="t1a_3763" class="t s9_3763">0B0H) within the transactional region. </span>
<span id="t1b_3763" class="t s9_3763">Non_Instruction_Abort </span><span id="t1c_3763" class="t s9_3763">35 </span><span id="t1d_3763" class="t s9_3763">If set, the instruction corresponding to the eventing IP may not necessarily be related to the </span>
<span id="t1e_3763" class="t s9_3763">transactional abort. </span>
<span id="t1f_3763" class="t s9_3763">Retry </span><span id="t1g_3763" class="t s9_3763">36 </span><span id="t1h_3763" class="t s9_3763">If set, retrying the transactional execution may have succeeded. </span>
<span id="t1i_3763" class="t s9_3763">Data_Conflict </span><span id="t1j_3763" class="t s9_3763">37 </span><span id="t1k_3763" class="t s9_3763">If set, another logical processor conflicted with a memory address that was part of the </span>
<span id="t1l_3763" class="t s9_3763">transactional region that aborted. </span>
<span id="t1m_3763" class="t s9_3763">Capacity Writes </span><span id="t1n_3763" class="t s9_3763">38 </span><span id="t1o_3763" class="t s9_3763">If set, the transactional region aborted due to exceeding resources for transactional writes. </span>
<span id="t1p_3763" class="t s9_3763">Capacity Reads </span><span id="t1q_3763" class="t s9_3763">39 </span><span id="t1r_3763" class="t s9_3763">If set, the transactional region aborted due to exceeding resources for transactional reads. </span>
<span id="t1s_3763" class="t s9_3763">In_Suspend </span><span id="t1t_3763" class="t s9_3763">40 </span><span id="t1u_3763" class="t s9_3763">Transaction was aborted while in a suspend region. This is an Intel Xeon processor only feature, </span>
<span id="t1v_3763" class="t s9_3763">available beginning with 4th generation Intel Xeon Scalable Processor Family; otherwise </span>
<span id="t1w_3763" class="t s9_3763">reserved. </span>
<span id="t1x_3763" class="t s9_3763">Reserved </span><span id="t1y_3763" class="t s9_3763">63:41 </span><span id="t1z_3763" class="t s9_3763">Reserved </span>
<span id="t20_3763" class="t s7_3763">Table 20-32. </span><span id="t21_3763" class="t s7_3763">Uncore PMU MSR Summary </span>
<span id="t22_3763" class="t s8_3763">Box </span><span id="t23_3763" class="t s8_3763"># of Boxes </span>
<span id="t24_3763" class="t s8_3763">Counters per </span>
<span id="t25_3763" class="t s8_3763">Box </span>
<span id="t26_3763" class="t s8_3763">Counter </span>
<span id="t27_3763" class="t s8_3763">Width </span>
<span id="t28_3763" class="t s8_3763">General </span>
<span id="t29_3763" class="t s8_3763">Purpose </span>
<span id="t2a_3763" class="t s8_3763">Global </span>
<span id="t2b_3763" class="t s8_3763">Enable </span><span id="t2c_3763" class="t s8_3763">Comment </span>
<span id="t2d_3763" class="t s9_3763">C-Box </span><span id="t2e_3763" class="t s9_3763">SKU specific </span><span id="t2f_3763" class="t s9_3763">2 </span><span id="t2g_3763" class="t s9_3763">44 </span><span id="t2h_3763" class="t s9_3763">Yes </span><span id="t2i_3763" class="t s9_3763">Per-box </span><span id="t2j_3763" class="t s9_3763">Up to 4, seeTable 2-21 </span>
<span id="t2k_3763" class="t s9_3763">MSR_UNC_CBO_CONFIG </span>
<span id="t2l_3763" class="t s9_3763">ARB </span><span id="t2m_3763" class="t s9_3763">1 </span><span id="t2n_3763" class="t s9_3763">2 </span><span id="t2o_3763" class="t s9_3763">44 </span><span id="t2p_3763" class="t s9_3763">Yes </span><span id="t2q_3763" class="t s9_3763">Uncore </span>
<span id="t2r_3763" class="t s9_3763">Fixed Counter </span><span id="t2s_3763" class="t s9_3763">N.A. </span><span id="t2t_3763" class="t s9_3763">N.A. </span><span id="t2u_3763" class="t s9_3763">48 </span><span id="t2v_3763" class="t s9_3763">No </span><span id="t2w_3763" class="t s9_3763">Uncore </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
