<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="clock_25_sim/clock_25.vo" type="VERILOG" />
 <topLevel name="clock_25" />
 <deviceFamily name="cyclonev" />
</simPackage>
