Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Apr  8 18:29:17 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-18 | Warning          | Missing input or output delay                  | 16         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_125Mhz_system_clk_wiz_0_0 and clk_125Mhz_system_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_125Mhz_system_clk_wiz_0_0] -to [get_clocks clk_125Mhz_system_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_125Mhz_system_clk_wiz_0_0_1 and clk_125Mhz_system_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_125Mhz_system_clk_wiz_0_0_1] -to [get_clocks clk_125Mhz_system_clk_wiz_0_0]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_4btns_tri_i[0] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_4btns_tri_i[1] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_4btns_tri_i[2] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_4btns_tri_i[3] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[0] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[1] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[2] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[3] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[4] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[5] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[6] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_lcd8_tri_o[7] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led0_g relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on pwm_motor[0] relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pwm_o relative to clock(s) clk_sys, sys_clk_pin
Related violations: <none>


