// Seed: 4148341069
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    input wor id_5,
    output tri0 id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    output uwire id_11,
    input tri0 id_12,
    inout wor id_13
);
  logic [1 : 1] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
