{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 10:34:24 2008 " "Info: Processing started: Sat Aug 23 10:34:24 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ClockDivide -c ClockDivide --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ClockDivide -c ClockDivide --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt1hz\[14\] register cnt1hz\[5\] 162.05 MHz 6.171 ns Internal " "Info: Clock \"clk\" has Internal fmax of 162.05 MHz between source register \"cnt1hz\[14\]\" and destination register \"cnt1hz\[5\]\" (period= 6.171 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.960 ns + Longest register register " "Info: + Longest register to register delay is 5.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1hz\[14\] 1 REG LC_X21_Y10_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N8; Fanout = 5; REG Node = 'cnt1hz\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1hz[14] } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.522 ns) 1.550 ns LessThan0~621 2 COMB LC_X20_Y10_N4 2 " "Info: 2: + IC(1.028 ns) + CELL(0.522 ns) = 1.550 ns; Loc. = LC_X20_Y10_N4; Fanout = 2; COMB Node = 'LessThan0~621'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { cnt1hz[14] LessThan0~621 } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.258 ns) 2.893 ns LessThan0~623 3 COMB LC_X21_Y8_N6 1 " "Info: 3: + IC(1.085 ns) + CELL(0.258 ns) = 2.893 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; COMB Node = 'LessThan0~623'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { LessThan0~621 LessThan0~623 } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.155 ns LessThan0~624 4 COMB LC_X21_Y8_N7 1 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 3.155 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; COMB Node = 'LessThan0~624'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { LessThan0~623 LessThan0~624 } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.258 ns) 3.804 ns LessThan0~628 5 COMB LC_X21_Y8_N9 33 " "Info: 5: + IC(0.391 ns) + CELL(0.258 ns) = 3.804 ns; Loc. = LC_X21_Y8_N9; Fanout = 33; COMB Node = 'LessThan0~628'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { LessThan0~624 LessThan0~628 } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.984 ns) 5.960 ns cnt1hz\[5\] 6 REG LC_X21_Y11_N9 3 " "Info: 6: + IC(1.172 ns) + CELL(0.984 ns) = 5.960 ns; Loc. = LC_X21_Y11_N9; Fanout = 3; REG Node = 'cnt1hz\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { LessThan0~628 cnt1hz[5] } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 35.62 % ) " "Info: Total cell delay = 2.123 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 64.38 % ) " "Info: Total interconnect delay = 3.837 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { cnt1hz[14] LessThan0~621 LessThan0~623 LessThan0~624 LessThan0~628 cnt1hz[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.960 ns" { cnt1hz[14] {} LessThan0~621 {} LessThan0~623 {} LessThan0~624 {} LessThan0~628 {} cnt1hz[5] {} } { 0.000ns 1.028ns 1.085ns 0.161ns 0.391ns 1.172ns } { 0.000ns 0.522ns 0.258ns 0.101ns 0.258ns 0.984ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.020 ns - Smallest " "Info: - Smallest clock skew is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns cnt1hz\[5\] 2 REG LC_X21_Y11_N9 3 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X21_Y11_N9; Fanout = 3; REG Node = 'cnt1hz\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk cnt1hz[5] } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk cnt1hz[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} cnt1hz[5] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.796 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.629 ns) 2.796 ns cnt1hz\[14\] 2 REG LC_X21_Y10_N8 5 " "Info: 2: + IC(0.868 ns) + CELL(0.629 ns) = 2.796 ns; Loc. = LC_X21_Y10_N8; Fanout = 5; REG Node = 'cnt1hz\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk cnt1hz[14] } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.96 % ) " "Info: Total cell delay = 1.928 ns ( 68.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 31.04 % ) " "Info: Total interconnect delay = 0.868 ns ( 31.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk cnt1hz[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} cnt1hz[14] {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk cnt1hz[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} cnt1hz[5] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk cnt1hz[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} cnt1hz[14] {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { cnt1hz[14] LessThan0~621 LessThan0~623 LessThan0~624 LessThan0~628 cnt1hz[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.960 ns" { cnt1hz[14] {} LessThan0~621 {} LessThan0~623 {} LessThan0~624 {} LessThan0~628 {} cnt1hz[5] {} } { 0.000ns 1.028ns 1.085ns 0.161ns 0.391ns 1.172ns } { 0.000ns 0.522ns 0.258ns 0.101ns 0.258ns 0.984ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk cnt1hz[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} cnt1hz[5] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk cnt1hz[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} cnt1hz[14] {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk1hz_out clk1hz 7.227 ns register " "Info: tco from clock \"clk\" to destination pin \"clk1hz_out\" through register \"clk1hz\" is 7.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns clk1hz 2 REG LC_X21_Y11_N3 2 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X21_Y11_N3; Fanout = 2; REG Node = 'clk1hz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk clk1hz } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk1hz } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} clk1hz {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.213 ns + Longest register pin " "Info: + Longest register to pin delay is 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk1hz 1 REG LC_X21_Y11_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y11_N3; Fanout = 2; REG Node = 'clk1hz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1hz } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(1.879 ns) 4.213 ns clk1hz_out 2 PIN PIN_L13 0 " "Info: 2: + IC(2.334 ns) + CELL(1.879 ns) = 4.213 ns; Loc. = PIN_L13; Fanout = 0; PIN Node = 'clk1hz_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { clk1hz clk1hz_out } "NODE_NAME" } } { "ClockDivide.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/ClockDivide.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 44.60 % ) " "Info: Total cell delay = 1.879 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 55.40 % ) " "Info: Total interconnect delay = 2.334 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { clk1hz clk1hz_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { clk1hz {} clk1hz_out {} } { 0.000ns 2.334ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk1hz } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} clk1hz {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { clk1hz clk1hz_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { clk1hz {} clk1hz_out {} } { 0.000ns 2.334ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 10:34:27 2008 " "Info: Processing ended: Sat Aug 23 10:34:27 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
