// Seed: 1000525063
`timescale 1ps / 1ps
module module_0;
  always @(negedge 1) begin
    SystemTFIdentifier(1);
    id_0 <= id_0;
    id_0 <= 1;
    if (1 != id_0) begin
      SystemTFIdentifier(1 + 1);
      case (id_0)
        1'b0: id_0 <= 'b0;
        1: begin
          id_0 = id_0 & 1;
        end
        default: id_0 <= "";
      endcase
    end
  end
  logic id_2;
  logic id_3, id_4;
endmodule
