

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'
================================================================
* Date:           Tue Oct 28 17:28:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      805|      805|  8.050 us|  8.050 us|  805|  805|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW3_inft_CopyW3_ky_CopyW3_kx  |      803|      803|         5|          1|          1|   800|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 8 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 9 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten46 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 11 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln579_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln579"   --->   Operation 13 'read' 'sext_ln579_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln579_cast = sext i62 %sext_ln579_read"   --->   Operation 14 'sext' 'sext_ln579_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 800, void @empty_14, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten59"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i3"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten46"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc236"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i10 %indvar_flatten59" [src/srcnn.cpp:579]   --->   Operation 62 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln579 = icmp_eq  i10 %indvar_flatten59_load, i10 800" [src/srcnn.cpp:579]   --->   Operation 63 'icmp' 'icmp_ln579' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln579_1 = add i10 %indvar_flatten59_load, i10 1" [src/srcnn.cpp:579]   --->   Operation 64 'add' 'add_ln579_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln579 = br i1 %icmp_ln579, void %for.inc242, void %for.end244.exitStub" [src/srcnn.cpp:579]   --->   Operation 65 'br' 'br_ln579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln585 = store i10 %add_ln579_1, i10 %indvar_flatten59" [src/srcnn.cpp:585]   --->   Operation 66 'store' 'store_ln585' <Predicate = (!icmp_ln579)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln579_cast" [src/srcnn.cpp:579]   --->   Operation 67 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_w3_addr" [src/srcnn.cpp:587]   --->   Operation 68 'read' 'gmem_w3_addr_read' <Predicate = (!icmp_ln579)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln587 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:587]   --->   Operation 69 'bitcast' 'bitcast_ln587' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_3 : [1/1] (0.62ns)   --->   Input mux for Operation 70 '%pf = fpext i32 %bitcast_ln587'
ST_3 : Operation 70 [2/2] (1.68ns)   --->   "%pf = fpext i32 %bitcast_ln587" [src/srcnn.cpp:587]   --->   Operation 70 'fpext' 'pf' <Predicate = (!icmp_ln579)> <Delay = 1.68> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.52>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten46_load = load i6 %indvar_flatten46" [src/srcnn.cpp:582]   --->   Operation 71 'load' 'indvar_flatten46_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.78ns)   --->   "%icmp_ln582 = icmp_eq  i6 %indvar_flatten46_load, i6 25" [src/srcnn.cpp:582]   --->   Operation 74 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln579)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln587" [src/srcnn.cpp:587]   --->   Operation 75 'fpext' 'pf' <Predicate = (!icmp_ln579)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [src/srcnn.cpp:587]   --->   Operation 76 'bitcast' 'bitcast_ln724' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln587 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:587]   --->   Operation 77 'trunc' 'trunc_ln587' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [src/srcnn.cpp:587]   --->   Operation 78 'bitselect' 'tmp_7' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [src/srcnn.cpp:587]   --->   Operation 79 'partselect' 'tmp_s' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i11 %tmp_s" [src/srcnn.cpp:587]   --->   Operation 80 'zext' 'zext_ln587' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln587_1 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:587]   --->   Operation 81 'trunc' 'trunc_ln587_1' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln587_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln587_1" [src/srcnn.cpp:587]   --->   Operation 82 'bitconcatenate' 'zext_ln587_1_cast' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i53 %zext_ln587_1_cast" [src/srcnn.cpp:587]   --->   Operation 83 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.10ns)   --->   "%sub_ln587 = sub i54 0, i54 %zext_ln587_1" [src/srcnn.cpp:587]   --->   Operation 84 'sub' 'sub_ln587' <Predicate = (!icmp_ln579)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.08ns)   --->   "%icmp_ln587 = icmp_eq  i63 %trunc_ln587, i63 0" [src/srcnn.cpp:587]   --->   Operation 85 'icmp' 'icmp_ln587' <Predicate = (!icmp_ln579)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.80ns)   --->   "%sub_ln587_1 = sub i12 1075, i12 %zext_ln587" [src/srcnn.cpp:587]   --->   Operation 86 'sub' 'sub_ln587_1' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln587_2 = trunc i12 %sub_ln587_1" [src/srcnn.cpp:587]   --->   Operation 87 'trunc' 'trunc_ln587_2' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.80ns)   --->   "%icmp_ln587_1 = icmp_sgt  i12 %sub_ln587_1, i12 14" [src/srcnn.cpp:587]   --->   Operation 88 'icmp' 'icmp_ln587_1' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.80ns)   --->   "%add_ln587 = add i12 %sub_ln587_1, i12 4082" [src/srcnn.cpp:587]   --->   Operation 89 'add' 'add_ln587' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.80ns)   --->   "%sub_ln587_2 = sub i12 14, i12 %sub_ln587_1" [src/srcnn.cpp:587]   --->   Operation 90 'sub' 'sub_ln587_2' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.37ns)   --->   "%select_ln587_1 = select i1 %icmp_ln587_1, i12 %add_ln587, i12 %sub_ln587_2" [src/srcnn.cpp:587]   --->   Operation 91 'select' 'select_ln587_1' <Predicate = (!icmp_ln579)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.80ns)   --->   "%icmp_ln587_4 = icmp_sgt  i12 %add_ln587, i12 54" [src/srcnn.cpp:587]   --->   Operation 92 'icmp' 'icmp_ln587_4' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln587_1, i32 4, i32 11" [src/srcnn.cpp:587]   --->   Operation 93 'partselect' 'tmp_9' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.76ns)   --->   "%icmp_ln587_5 = icmp_eq  i8 %tmp_9, i8 0" [src/srcnn.cpp:587]   --->   Operation 94 'icmp' 'icmp_ln587_5' <Predicate = (!icmp_ln579)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln587_1, i32 4, i32 11" [src/srcnn.cpp:587]   --->   Operation 95 'partselect' 'tmp_10' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.76ns)   --->   "%icmp_ln587_6 = icmp_sgt  i8 %tmp_10, i8 0" [src/srcnn.cpp:587]   --->   Operation 96 'icmp' 'icmp_ln587_6' <Predicate = (!icmp_ln579)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln587_7 = trunc i12 %sub_ln587_1" [src/srcnn.cpp:587]   --->   Operation 97 'trunc' 'trunc_ln587_7' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.80ns)   --->   "%add_ln587_2 = add i12 %sub_ln587_1, i12 4080" [src/srcnn.cpp:587]   --->   Operation 98 'add' 'add_ln587_2' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.80ns)   --->   "%icmp_ln587_7 = icmp_sgt  i12 %add_ln587_2, i12 53" [src/srcnn.cpp:587]   --->   Operation 99 'icmp' 'icmp_ln587_7' <Predicate = (!icmp_ln579)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln587_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 513, i1 %icmp_ln587_1" [src/srcnn.cpp:587]   --->   Operation 100 'bitconcatenate' 'or_ln587_4' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln587_3 = sext i11 %or_ln587_4" [src/srcnn.cpp:587]   --->   Operation 101 'sext' 'sext_ln587_3' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln587_4 = add i12 %sext_ln587_3, i12 %zext_ln587" [src/srcnn.cpp:587]   --->   Operation 102 'add' 'add_ln587_4' <Predicate = (!icmp_ln579)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln587_4, i32 1, i32 11" [src/srcnn.cpp:587]   --->   Operation 103 'partselect' 'tmp_13' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.79ns)   --->   "%icmp_ln587_10 = icmp_sgt  i11 %tmp_13, i11 0" [src/srcnn.cpp:587]   --->   Operation 104 'icmp' 'icmp_ln587_10' <Predicate = (!icmp_ln579)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln582_1 = add i6 %indvar_flatten46_load, i6 1" [src/srcnn.cpp:582]   --->   Operation 105 'add' 'add_ln582_1' <Predicate = (!icmp_ln579)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.38ns)   --->   "%select_ln582_2 = select i1 %icmp_ln582, i6 1, i6 %add_ln582_1" [src/srcnn.cpp:582]   --->   Operation 106 'select' 'select_ln582_2' <Predicate = (!icmp_ln579)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln585 = store i6 %select_ln582_2, i6 %indvar_flatten46" [src/srcnn.cpp:585]   --->   Operation 107 'store' 'store_ln585' <Predicate = (!icmp_ln579)> <Delay = 0.42>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 376 'ret' 'ret_ln0' <Predicate = (icmp_ln579)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:585]   --->   Operation 108 'load' 'kx_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%ky_load = load i3 %ky" [src/srcnn.cpp:579]   --->   Operation 109 'load' 'ky_load' <Predicate = (!icmp_ln582)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%i3_load = load i6 %i3" [src/srcnn.cpp:579]   --->   Operation 110 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln579 = add i6 %i3_load, i6 1" [src/srcnn.cpp:579]   --->   Operation 111 'add' 'add_ln579' <Predicate = (icmp_ln582)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW3_inft_CopyW3_ky_CopyW3_kx_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.20ns)   --->   "%select_ln579 = select i1 %icmp_ln582, i3 0, i3 %ky_load" [src/srcnn.cpp:579]   --->   Operation 114 'select' 'select_ln579' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.38ns)   --->   "%select_ln579_1 = select i1 %icmp_ln582, i6 %add_ln579, i6 %i3_load" [src/srcnn.cpp:579]   --->   Operation 115 'select' 'select_ln579_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln579 = trunc i6 %select_ln579_1" [src/srcnn.cpp:579]   --->   Operation 116 'trunc' 'trunc_ln579' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln579_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln579_1, i32 3, i32 4" [src/srcnn.cpp:579]   --->   Operation 117 'partselect' 'zext_ln579_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln579_mid2_v, i2 %zext_ln579_mid2_v" [src/srcnn.cpp:579]   --->   Operation 118 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln582 = zext i4 %tmp" [src/srcnn.cpp:582]   --->   Operation 119 'zext' 'zext_ln582' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln579)   --->   "%xor_ln579 = xor i1 %icmp_ln582, i1 1" [src/srcnn.cpp:579]   --->   Operation 121 'xor' 'xor_ln579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.67ns)   --->   "%icmp_ln585 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:585]   --->   Operation 122 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln579 = and i1 %icmp_ln585, i1 %xor_ln579" [src/srcnn.cpp:579]   --->   Operation 123 'and' 'and_ln579' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.67ns)   --->   "%add_ln582 = add i3 %select_ln579, i3 1" [src/srcnn.cpp:582]   --->   Operation 124 'add' 'add_ln582' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW3_ky_CopyW3_kx_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%or_ln582 = or i1 %and_ln579, i1 %icmp_ln582" [src/srcnn.cpp:582]   --->   Operation 126 'or' 'or_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %or_ln582, i3 0, i3 %kx_load" [src/srcnn.cpp:582]   --->   Operation 127 'select' 'select_ln582' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.20ns)   --->   "%select_ln582_1 = select i1 %and_ln579, i3 %add_ln582, i3 %select_ln579" [src/srcnn.cpp:582]   --->   Operation 128 'select' 'select_ln582_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%select_ln582_1_cast = zext i3 %select_ln582_1" [src/srcnn.cpp:582]   --->   Operation 129 'zext' 'select_ln582_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln582, i5 %select_ln582_1_cast" [src/srcnn.cpp:582]   --->   Operation 130 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast1 = zext i5 %empty" [src/srcnn.cpp:582]   --->   Operation 131 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 132 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 133 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 134 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 135 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 136 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 137 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 138 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 139 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 140 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 141 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 142 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 143 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 144 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 145 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 146 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 147 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 148 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 149 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 150 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 151 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 152 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 153 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 154 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 155 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 156 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 157 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 158 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 159 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 160 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 161 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 162 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 163 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 164 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 165 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 166 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 167 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 168 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 169 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 170 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_1 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 0, i64 %p_cast1" [src/srcnn.cpp:582]   --->   Operation 171 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln585 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/srcnn.cpp:585]   --->   Operation 173 'specloopname' 'specloopname_ln585' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.40ns)   --->   "%select_ln587 = select i1 %tmp_7, i54 %sub_ln587, i54 %zext_ln587_1" [src/srcnn.cpp:587]   --->   Operation 174 'select' 'select_ln587' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i12 %select_ln587_1" [src/srcnn.cpp:587]   --->   Operation 175 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.80ns)   --->   "%icmp_ln587_2 = icmp_eq  i12 %sub_ln587_1, i12 14" [src/srcnn.cpp:587]   --->   Operation 176 'icmp' 'icmp_ln587_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln587_3 = trunc i54 %select_ln587" [src/srcnn.cpp:587]   --->   Operation 177 'trunc' 'trunc_ln587_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.80ns)   --->   "%icmp_ln587_3 = icmp_ult  i12 %select_ln587_1, i12 54" [src/srcnn.cpp:587]   --->   Operation 178 'icmp' 'icmp_ln587_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_w3_addr_read, i32 31" [src/srcnn.cpp:587]   --->   Operation 179 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_2)   --->   "%select_ln587_3 = select i1 %tmp_8, i16 65535, i16 0" [src/srcnn.cpp:587]   --->   Operation 180 'select' 'select_ln587_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i12 %select_ln587_1" [src/srcnn.cpp:587]   --->   Operation 181 'sext' 'sext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i32 %sext_ln587_1" [src/srcnn.cpp:587]   --->   Operation 182 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (1.50ns)   --->   "%ashr_ln587 = ashr i54 %select_ln587, i54 %zext_ln587_2" [src/srcnn.cpp:587]   --->   Operation 183 'ashr' 'ashr_ln587' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_2)   --->   "%trunc_ln587_4 = trunc i54 %ashr_ln587" [src/srcnn.cpp:587]   --->   Operation 184 'trunc' 'trunc_ln587_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln587_2 = select i1 %icmp_ln587_3, i16 %trunc_ln587_4, i16 %select_ln587_3" [src/srcnn.cpp:587]   --->   Operation 185 'select' 'select_ln587_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln587)   --->   "%trunc_ln587_5 = trunc i16 %select_ln587_2" [src/srcnn.cpp:587]   --->   Operation 186 'trunc' 'trunc_ln587_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.79ns)   --->   "%add_ln587_1 = add i11 %trunc_ln587_2, i11 2033" [src/srcnn.cpp:587]   --->   Operation 187 'add' 'add_ln587_1' <Predicate = (!icmp_ln587_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i11 %add_ln587_1" [src/srcnn.cpp:587]   --->   Operation 188 'zext' 'zext_ln587_4' <Predicate = (!icmp_ln587_4)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%bit_select59_i5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln587, i32 %zext_ln587_4" [src/srcnn.cpp:587]   --->   Operation 189 'bitselect' 'bit_select59_i5' <Predicate = (!icmp_ln587_4)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln587cast = trunc i31 %sext_ln587" [src/srcnn.cpp:587]   --->   Operation 190 'trunc' 'sext_ln587cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.90ns)   --->   "%shl_ln587 = shl i16 %trunc_ln587_3, i16 %sext_ln587cast" [src/srcnn.cpp:587]   --->   Operation 191 'shl' 'shl_ln587' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln587)   --->   "%select_ln587_8 = select i1 %icmp_ln587_4, i1 %tmp_7, i1 %bit_select59_i5" [src/srcnn.cpp:587]   --->   Operation 192 'select' 'select_ln587_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.78ns)   --->   "%sub_ln587_3 = sub i6 5, i6 %trunc_ln587_7" [src/srcnn.cpp:587]   --->   Operation 193 'sub' 'sub_ln587_3' <Predicate = (!icmp_ln587_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln587_2)   --->   "%select_ln587_19 = select i1 %icmp_ln587_7, i6 0, i6 %sub_ln587_3" [src/srcnn.cpp:587]   --->   Operation 194 'select' 'select_ln587_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln587_2)   --->   "%zext_ln587_5 = zext i6 %select_ln587_19" [src/srcnn.cpp:587]   --->   Operation 195 'zext' 'zext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln587_2 = lshr i54 18014398509481983, i54 %zext_ln587_5" [src/srcnn.cpp:587]   --->   Operation 196 'lshr' 'lshr_ln587_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln587_8)   --->   "%and_ln587_21 = and i54 %select_ln587, i54 %lshr_ln587_2" [src/srcnn.cpp:587]   --->   Operation 197 'and' 'and_ln587_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln587_8 = icmp_ne  i54 %and_ln587_21, i54 0" [src/srcnn.cpp:587]   --->   Operation 198 'icmp' 'icmp_ln587_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln587)   --->   "%and_ln587_1 = and i1 %icmp_ln587_6, i1 %icmp_ln587_8" [src/srcnn.cpp:587]   --->   Operation 199 'and' 'and_ln587_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_13)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln587_2, i32 15" [src/srcnn.cpp:587]   --->   Operation 200 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln587)   --->   "%or_ln587 = or i1 %trunc_ln587_5, i1 %and_ln587_1" [src/srcnn.cpp:587]   --->   Operation 201 'or' 'or_ln587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587 = and i1 %or_ln587, i1 %select_ln587_8" [src/srcnn.cpp:587]   --->   Operation 202 'and' 'and_ln587' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln587_3)   --->   "%zext_ln587_3 = zext i1 %and_ln587" [src/srcnn.cpp:587]   --->   Operation 203 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln587_3 = add i16 %select_ln587_2, i16 %zext_ln587_3" [src/srcnn.cpp:587]   --->   Operation 204 'add' 'add_ln587_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_13)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln587_3, i32 15" [src/srcnn.cpp:587]   --->   Operation 205 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_13)   --->   "%xor_ln587_8 = xor i1 %tmp_12, i1 1" [src/srcnn.cpp:587]   --->   Operation 206 'xor' 'xor_ln587_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_10)   --->   "%select_ln587_9 = select i1 %icmp_ln587_2, i16 %trunc_ln587_3, i16 0" [src/srcnn.cpp:587]   --->   Operation 207 'select' 'select_ln587_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_10)   --->   "%xor_ln587_1 = xor i1 %icmp_ln587_2, i1 1" [src/srcnn.cpp:587]   --->   Operation 208 'xor' 'xor_ln587_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_10 = and i1 %icmp_ln587_1, i1 %xor_ln587_1" [src/srcnn.cpp:587]   --->   Operation 209 'and' 'and_ln587_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln587_10 = select i1 %and_ln587_10, i16 %add_ln587_3, i16 %select_ln587_9" [src/srcnn.cpp:587]   --->   Operation 210 'select' 'select_ln587_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.80ns)   --->   "%icmp_ln587_9 = icmp_slt  i12 %sub_ln587_1, i12 14" [src/srcnn.cpp:587]   --->   Operation 211 'icmp' 'icmp_ln587_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_11)   --->   "%and_ln587_11 = and i1 %icmp_ln587_9, i1 %icmp_ln587_5" [src/srcnn.cpp:587]   --->   Operation 212 'and' 'and_ln587_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln587_11 = select i1 %and_ln587_11, i16 %shl_ln587, i16 %select_ln587_10" [src/srcnn.cpp:587]   --->   Operation 213 'select' 'select_ln587_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_13)   --->   "%and_ln587_12 = and i1 %tmp_11, i1 %xor_ln587_8" [src/srcnn.cpp:587]   --->   Operation 214 'and' 'and_ln587_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_13 = and i1 %and_ln587_12, i1 %and_ln587_10" [src/srcnn.cpp:587]   --->   Operation 215 'and' 'and_ln587_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.80ns)   --->   "%add_ln587_5 = add i12 %sub_ln587_1, i12 2" [src/srcnn.cpp:587]   --->   Operation 216 'add' 'add_ln587_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln587_4 = sext i12 %add_ln587_5" [src/srcnn.cpp:587]   --->   Operation 217 'sext' 'sext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.80ns)   --->   "%add_ln587_6 = add i12 %sub_ln587_1, i12 3" [src/srcnn.cpp:587]   --->   Operation 218 'add' 'add_ln587_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln587_11, i32 15" [src/srcnn.cpp:587]   --->   Operation 219 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.80ns)   --->   "%icmp_ln587_11 = icmp_slt  i12 %add_ln587_5, i12 54" [src/srcnn.cpp:587]   --->   Operation 220 'icmp' 'icmp_ln587_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln587_5, i32 11" [src/srcnn.cpp:587]   --->   Operation 221 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.28ns)   --->   "%xor_ln587_9 = xor i1 %tmp_15, i1 1" [src/srcnn.cpp:587]   --->   Operation 222 'xor' 'xor_ln587_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.80ns)   --->   "%icmp_ln587_12 = icmp_ult  i12 %add_ln587_5, i12 54" [src/srcnn.cpp:587]   --->   Operation 223 'icmp' 'icmp_ln587_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tobool_i5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln587, i32 %sext_ln587_4" [src/srcnn.cpp:587]   --->   Operation 224 'bitselect' 'tobool_i5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.28ns)   --->   "%and_ln587_14 = and i1 %icmp_ln587_12, i1 %tobool_i5" [src/srcnn.cpp:587]   --->   Operation 225 'and' 'and_ln587_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.80ns)   --->   "%icmp_ln587_13 = icmp_slt  i12 %add_ln587_6, i12 54" [src/srcnn.cpp:587]   --->   Operation 226 'icmp' 'icmp_ln587_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.80ns)   --->   "%icmp_ln587_14 = icmp_ult  i12 %add_ln587_6, i12 54" [src/srcnn.cpp:587]   --->   Operation 227 'icmp' 'icmp_ln587_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln587_7 = add i6 %trunc_ln587_7, i6 3" [src/srcnn.cpp:587]   --->   Operation 228 'add' 'add_ln587_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i6 %add_ln587_7" [src/srcnn.cpp:587]   --->   Operation 229 'zext' 'zext_ln587_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (1.50ns)   --->   "%lshr_ln587 = lshr i54 %select_ln587, i54 %zext_ln587_6" [src/srcnn.cpp:587]   --->   Operation 230 'lshr' 'lshr_ln587' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.73ns)   --->   "%lshr_ln587_1 = lshr i54 18014398509481983, i54 %zext_ln587_6" [src/srcnn.cpp:587]   --->   Operation 231 'lshr' 'lshr_ln587_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (1.09ns)   --->   "%icmp_ln587_15 = icmp_eq  i54 %lshr_ln587, i54 %lshr_ln587_1" [src/srcnn.cpp:587]   --->   Operation 232 'icmp' 'icmp_ln587_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_12)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln587_6, i32 11" [src/srcnn.cpp:587]   --->   Operation 233 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_12)   --->   "%xor_ln587_10 = xor i1 %tmp_16, i1 1" [src/srcnn.cpp:587]   --->   Operation 234 'xor' 'xor_ln587_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln587_12 = select i1 %icmp_ln587_14, i1 %icmp_ln587_15, i1 %xor_ln587_10" [src/srcnn.cpp:587]   --->   Operation 235 'select' 'select_ln587_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.28ns)   --->   "%and_ln587_2 = and i1 %icmp_ln587_13, i1 %xor_ln587_9" [src/srcnn.cpp:587]   --->   Operation 236 'and' 'and_ln587_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_13)   --->   "%and_ln587_3 = and i1 %select_ln587_12, i1 %and_ln587_14" [src/srcnn.cpp:587]   --->   Operation 237 'and' 'and_ln587_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.28ns)   --->   "%xor_ln587 = xor i1 %and_ln587_14, i1 1" [src/srcnn.cpp:587]   --->   Operation 238 'xor' 'xor_ln587' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (1.09ns)   --->   "%icmp_ln587_16 = icmp_eq  i54 %lshr_ln587, i54 0" [src/srcnn.cpp:587]   --->   Operation 239 'icmp' 'icmp_ln587_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_14)   --->   "%and_ln587_4 = and i1 %icmp_ln587_16, i1 %xor_ln587" [src/srcnn.cpp:587]   --->   Operation 240 'and' 'and_ln587_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.80ns)   --->   "%icmp_ln587_17 = icmp_eq  i12 %add_ln587_6, i12 54" [src/srcnn.cpp:587]   --->   Operation 241 'icmp' 'icmp_ln587_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_13)   --->   "%select_ln587_6 = select i1 %icmp_ln587_17, i1 %and_ln587_14, i1 %xor_ln587_9" [src/srcnn.cpp:587]   --->   Operation 242 'select' 'select_ln587_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_14)   --->   "%select_ln587_7 = select i1 %icmp_ln587_17, i1 %xor_ln587, i1 %xor_ln587_9" [src/srcnn.cpp:587]   --->   Operation 243 'select' 'select_ln587_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln587_13 = select i1 %and_ln587_2, i1 %and_ln587_3, i1 %select_ln587_6" [src/srcnn.cpp:587]   --->   Operation 244 'select' 'select_ln587_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln587_14 = select i1 %and_ln587_2, i1 %and_ln587_4, i1 %select_ln587_7" [src/srcnn.cpp:587]   --->   Operation 245 'select' 'select_ln587_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_7)   --->   "%select_ln587_4 = select i1 %and_ln587_13, i1 %select_ln587_13, i1 %select_ln587_14" [src/srcnn.cpp:587]   --->   Operation 246 'select' 'select_ln587_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln587_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln587_5, i32 11" [src/srcnn.cpp:587]   --->   Operation 247 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln587_5)   --->   "%or_ln587_1 = or i1 %tmp_17, i1 %xor_ln587" [src/srcnn.cpp:587]   --->   Operation 248 'or' 'or_ln587_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln587_5)   --->   "%and_ln587_5 = and i1 %select_ln587_12, i1 %or_ln587_1" [src/srcnn.cpp:587]   --->   Operation 249 'and' 'and_ln587_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln587_5)   --->   "%select_ln587_15 = select i1 %and_ln587_13, i1 %and_ln587_5, i1 %select_ln587_13" [src/srcnn.cpp:587]   --->   Operation 250 'select' 'select_ln587_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_9)   --->   "%and_ln587_6 = and i1 %and_ln587_13, i1 %select_ln587_13" [src/srcnn.cpp:587]   --->   Operation 251 'and' 'and_ln587_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_9)   --->   "%xor_ln587_2 = xor i1 %and_ln587_6, i1 1" [src/srcnn.cpp:587]   --->   Operation 252 'xor' 'xor_ln587_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.28ns)   --->   "%xor_ln587_3 = xor i1 %icmp_ln587_11, i1 1" [src/srcnn.cpp:587]   --->   Operation 253 'xor' 'xor_ln587_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln587_5 = or i1 %select_ln587_15, i1 %xor_ln587_3" [src/srcnn.cpp:587]   --->   Operation 254 'or' 'or_ln587_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_16)   --->   "%and_ln587_15 = and i1 %tmp_14, i1 %xor_ln587_3" [src/srcnn.cpp:587]   --->   Operation 255 'and' 'and_ln587_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_16 = and i1 %and_ln587_15, i1 %tmp_7" [src/srcnn.cpp:587]   --->   Operation 256 'and' 'and_ln587_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_9)   --->   "%and_ln587_17 = and i1 %icmp_ln587_11, i1 %tmp_7" [src/srcnn.cpp:587]   --->   Operation 257 'and' 'and_ln587_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_9)   --->   "%select_ln587_16 = select i1 %and_ln587_17, i1 %xor_ln587_2, i1 %and_ln587_16" [src/srcnn.cpp:587]   --->   Operation 258 'select' 'select_ln587_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_7)   --->   "%xor_ln587_4 = xor i1 %select_ln587_4, i1 1" [src/srcnn.cpp:587]   --->   Operation 259 'xor' 'xor_ln587_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_7)   --->   "%and_ln587_18 = and i1 %icmp_ln587_11, i1 %xor_ln587_4" [src/srcnn.cpp:587]   --->   Operation 260 'and' 'and_ln587_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_7)   --->   "%or_ln587_2 = or i1 %tmp_14, i1 %and_ln587_18" [src/srcnn.cpp:587]   --->   Operation 261 'or' 'or_ln587_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_7)   --->   "%xor_ln587_5 = xor i1 %tmp_7, i1 1" [src/srcnn.cpp:587]   --->   Operation 262 'xor' 'xor_ln587_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_7 = and i1 %or_ln587_2, i1 %xor_ln587_5" [src/srcnn.cpp:587]   --->   Operation 263 'and' 'and_ln587_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln587_6)   --->   "%and_ln587_8 = and i1 %tmp_14, i1 %or_ln587_5" [src/srcnn.cpp:587]   --->   Operation 264 'and' 'and_ln587_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln587_6 = xor i1 %and_ln587_8, i1 1" [src/srcnn.cpp:587]   --->   Operation 265 'xor' 'xor_ln587_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_9 = and i1 %select_ln587_16, i1 %xor_ln587_6" [src/srcnn.cpp:587]   --->   Operation 266 'and' 'and_ln587_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_20)   --->   "%or_ln587_3 = or i1 %and_ln587_9, i1 %and_ln587_7" [src/srcnn.cpp:587]   --->   Operation 267 'or' 'or_ln587_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_18)   --->   "%select_ln587_5 = select i1 %and_ln587_7, i16 32767, i16 32768" [src/srcnn.cpp:587]   --->   Operation 268 'select' 'select_ln587_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln587_18)   --->   "%select_ln587_17 = select i1 %icmp_ln587, i16 0, i16 %select_ln587_11" [src/srcnn.cpp:587]   --->   Operation 269 'select' 'select_ln587_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_20)   --->   "%xor_ln587_7 = xor i1 %icmp_ln587, i1 1" [src/srcnn.cpp:587]   --->   Operation 270 'xor' 'xor_ln587_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln587_20)   --->   "%and_ln587_19 = and i1 %or_ln587_3, i1 %xor_ln587_7" [src/srcnn.cpp:587]   --->   Operation 271 'and' 'and_ln587_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln587_20 = and i1 %and_ln587_19, i1 %icmp_ln587_10" [src/srcnn.cpp:587]   --->   Operation 272 'and' 'and_ln587_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln587_18 = select i1 %and_ln587_20, i16 %select_ln587_5, i16 %select_ln587_17" [src/srcnn.cpp:587]   --->   Operation 273 'select' 'select_ln587_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %trunc_ln579, void %arrayidx2356.case.7, i3 0, void %arrayidx2356.case.0, i3 1, void %arrayidx2356.case.1, i3 2, void %arrayidx2356.case.2, i3 3, void %arrayidx2356.case.3, i3 4, void %arrayidx2356.case.4, i3 5, void %arrayidx2356.case.5, i3 6, void %arrayidx2356.case.6" [src/srcnn.cpp:587]   --->   Operation 274 'switch' 'switch_ln587' <Predicate = true> <Delay = 0.73>
ST_5 : Operation 275 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4153, i3 0, void %arrayidx2356.case.0149, i3 1, void %arrayidx2356.case.1150, i3 2, void %arrayidx2356.case.2151, i3 3, void %arrayidx2356.case.3152" [src/srcnn.cpp:587]   --->   Operation 275 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 6)> <Delay = 0.73>
ST_5 : Operation 276 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_1" [src/srcnn.cpp:587]   --->   Operation 276 'store' 'store_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit148" [src/srcnn.cpp:587]   --->   Operation 277 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_1" [src/srcnn.cpp:587]   --->   Operation 278 'store' 'store_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit148" [src/srcnn.cpp:587]   --->   Operation 279 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_1" [src/srcnn.cpp:587]   --->   Operation 280 'store' 'store_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit148" [src/srcnn.cpp:587]   --->   Operation 281 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_1" [src/srcnn.cpp:587]   --->   Operation 282 'store' 'store_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit148" [src/srcnn.cpp:587]   --->   Operation 283 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_1" [src/srcnn.cpp:587]   --->   Operation 284 'store' 'store_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit148" [src/srcnn.cpp:587]   --->   Operation 285 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 286 'br' 'br_ln587' <Predicate = (trunc_ln579 == 6)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4146, i3 0, void %arrayidx2356.case.0142, i3 1, void %arrayidx2356.case.1143, i3 2, void %arrayidx2356.case.2144, i3 3, void %arrayidx2356.case.3145" [src/srcnn.cpp:587]   --->   Operation 287 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 5)> <Delay = 0.73>
ST_5 : Operation 288 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_1" [src/srcnn.cpp:587]   --->   Operation 288 'store' 'store_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit141" [src/srcnn.cpp:587]   --->   Operation 289 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_1" [src/srcnn.cpp:587]   --->   Operation 290 'store' 'store_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit141" [src/srcnn.cpp:587]   --->   Operation 291 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_1" [src/srcnn.cpp:587]   --->   Operation 292 'store' 'store_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit141" [src/srcnn.cpp:587]   --->   Operation 293 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_1" [src/srcnn.cpp:587]   --->   Operation 294 'store' 'store_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit141" [src/srcnn.cpp:587]   --->   Operation 295 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_1" [src/srcnn.cpp:587]   --->   Operation 296 'store' 'store_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit141" [src/srcnn.cpp:587]   --->   Operation 297 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 298 'br' 'br_ln587' <Predicate = (trunc_ln579 == 5)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4139, i3 0, void %arrayidx2356.case.0135, i3 1, void %arrayidx2356.case.1136, i3 2, void %arrayidx2356.case.2137, i3 3, void %arrayidx2356.case.3138" [src/srcnn.cpp:587]   --->   Operation 299 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 4)> <Delay = 0.73>
ST_5 : Operation 300 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_1" [src/srcnn.cpp:587]   --->   Operation 300 'store' 'store_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit134" [src/srcnn.cpp:587]   --->   Operation 301 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_1" [src/srcnn.cpp:587]   --->   Operation 302 'store' 'store_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit134" [src/srcnn.cpp:587]   --->   Operation 303 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_1" [src/srcnn.cpp:587]   --->   Operation 304 'store' 'store_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit134" [src/srcnn.cpp:587]   --->   Operation 305 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_1" [src/srcnn.cpp:587]   --->   Operation 306 'store' 'store_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit134" [src/srcnn.cpp:587]   --->   Operation 307 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_1" [src/srcnn.cpp:587]   --->   Operation 308 'store' 'store_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit134" [src/srcnn.cpp:587]   --->   Operation 309 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 310 'br' 'br_ln587' <Predicate = (trunc_ln579 == 4)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4132, i3 0, void %arrayidx2356.case.0128, i3 1, void %arrayidx2356.case.1129, i3 2, void %arrayidx2356.case.2130, i3 3, void %arrayidx2356.case.3131" [src/srcnn.cpp:587]   --->   Operation 311 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 3)> <Delay = 0.73>
ST_5 : Operation 312 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_1" [src/srcnn.cpp:587]   --->   Operation 312 'store' 'store_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit127" [src/srcnn.cpp:587]   --->   Operation 313 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_1" [src/srcnn.cpp:587]   --->   Operation 314 'store' 'store_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit127" [src/srcnn.cpp:587]   --->   Operation 315 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_1" [src/srcnn.cpp:587]   --->   Operation 316 'store' 'store_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit127" [src/srcnn.cpp:587]   --->   Operation 317 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_1" [src/srcnn.cpp:587]   --->   Operation 318 'store' 'store_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit127" [src/srcnn.cpp:587]   --->   Operation 319 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_1" [src/srcnn.cpp:587]   --->   Operation 320 'store' 'store_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit127" [src/srcnn.cpp:587]   --->   Operation 321 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 322 'br' 'br_ln587' <Predicate = (trunc_ln579 == 3)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4125, i3 0, void %arrayidx2356.case.0121, i3 1, void %arrayidx2356.case.1122, i3 2, void %arrayidx2356.case.2123, i3 3, void %arrayidx2356.case.3124" [src/srcnn.cpp:587]   --->   Operation 323 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 2)> <Delay = 0.73>
ST_5 : Operation 324 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_1" [src/srcnn.cpp:587]   --->   Operation 324 'store' 'store_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit120" [src/srcnn.cpp:587]   --->   Operation 325 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_1" [src/srcnn.cpp:587]   --->   Operation 326 'store' 'store_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit120" [src/srcnn.cpp:587]   --->   Operation 327 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_1" [src/srcnn.cpp:587]   --->   Operation 328 'store' 'store_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit120" [src/srcnn.cpp:587]   --->   Operation 329 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_1" [src/srcnn.cpp:587]   --->   Operation 330 'store' 'store_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit120" [src/srcnn.cpp:587]   --->   Operation 331 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_1" [src/srcnn.cpp:587]   --->   Operation 332 'store' 'store_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit120" [src/srcnn.cpp:587]   --->   Operation 333 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 334 'br' 'br_ln587' <Predicate = (trunc_ln579 == 2)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4118, i3 0, void %arrayidx2356.case.0114, i3 1, void %arrayidx2356.case.1115, i3 2, void %arrayidx2356.case.2116, i3 3, void %arrayidx2356.case.3117" [src/srcnn.cpp:587]   --->   Operation 335 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 1)> <Delay = 0.73>
ST_5 : Operation 336 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_1" [src/srcnn.cpp:587]   --->   Operation 336 'store' 'store_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit113" [src/srcnn.cpp:587]   --->   Operation 337 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_1" [src/srcnn.cpp:587]   --->   Operation 338 'store' 'store_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit113" [src/srcnn.cpp:587]   --->   Operation 339 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_1" [src/srcnn.cpp:587]   --->   Operation 340 'store' 'store_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit113" [src/srcnn.cpp:587]   --->   Operation 341 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_1" [src/srcnn.cpp:587]   --->   Operation 342 'store' 'store_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit113" [src/srcnn.cpp:587]   --->   Operation 343 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_1" [src/srcnn.cpp:587]   --->   Operation 344 'store' 'store_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit113" [src/srcnn.cpp:587]   --->   Operation 345 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 346 'br' 'br_ln587' <Predicate = (trunc_ln579 == 1)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4111, i3 0, void %arrayidx2356.case.0107, i3 1, void %arrayidx2356.case.1108, i3 2, void %arrayidx2356.case.2109, i3 3, void %arrayidx2356.case.3110" [src/srcnn.cpp:587]   --->   Operation 347 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 0)> <Delay = 0.73>
ST_5 : Operation 348 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_1" [src/srcnn.cpp:587]   --->   Operation 348 'store' 'store_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit106" [src/srcnn.cpp:587]   --->   Operation 349 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_1" [src/srcnn.cpp:587]   --->   Operation 350 'store' 'store_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit106" [src/srcnn.cpp:587]   --->   Operation 351 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_1" [src/srcnn.cpp:587]   --->   Operation 352 'store' 'store_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit106" [src/srcnn.cpp:587]   --->   Operation 353 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_1" [src/srcnn.cpp:587]   --->   Operation 354 'store' 'store_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit106" [src/srcnn.cpp:587]   --->   Operation 355 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_1" [src/srcnn.cpp:587]   --->   Operation 356 'store' 'store_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit106" [src/srcnn.cpp:587]   --->   Operation 357 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 358 'br' 'br_ln587' <Predicate = (trunc_ln579 == 0)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.73ns)   --->   "%switch_ln587 = switch i3 %select_ln582, void %arrayidx2356.case.4160, i3 0, void %arrayidx2356.case.0156, i3 1, void %arrayidx2356.case.1157, i3 2, void %arrayidx2356.case.2158, i3 3, void %arrayidx2356.case.3159" [src/srcnn.cpp:587]   --->   Operation 359 'switch' 'switch_ln587' <Predicate = (trunc_ln579 == 7)> <Delay = 0.73>
ST_5 : Operation 360 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_1" [src/srcnn.cpp:587]   --->   Operation 360 'store' 'store_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit155" [src/srcnn.cpp:587]   --->   Operation 361 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 3)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_1" [src/srcnn.cpp:587]   --->   Operation 362 'store' 'store_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit155" [src/srcnn.cpp:587]   --->   Operation 363 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 2)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_1" [src/srcnn.cpp:587]   --->   Operation 364 'store' 'store_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit155" [src/srcnn.cpp:587]   --->   Operation 365 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 1)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_1" [src/srcnn.cpp:587]   --->   Operation 366 'store' 'store_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit155" [src/srcnn.cpp:587]   --->   Operation 367 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 == 0)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (1.23ns)   --->   "%store_ln587 = store i16 %select_ln587_18, i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_1" [src/srcnn.cpp:587]   --->   Operation 368 'store' 'store_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit155" [src/srcnn.cpp:587]   --->   Operation 369 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7 & select_ln582 != 0 & select_ln582 != 1 & select_ln582 != 2 & select_ln582 != 3)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln587 = br void %arrayidx2356.exit" [src/srcnn.cpp:587]   --->   Operation 370 'br' 'br_ln587' <Predicate = (trunc_ln579 == 7)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.67ns)   --->   "%add_ln585 = add i3 %select_ln582, i3 1" [src/srcnn.cpp:585]   --->   Operation 371 'add' 'add_ln585' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (0.42ns)   --->   "%store_ln585 = store i6 %select_ln579_1, i6 %i3" [src/srcnn.cpp:585]   --->   Operation 372 'store' 'store_ln585' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 373 [1/1] (0.42ns)   --->   "%store_ln585 = store i3 %select_ln582_1, i3 %ky" [src/srcnn.cpp:585]   --->   Operation 373 'store' 'store_ln585' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 374 [1/1] (0.42ns)   --->   "%store_ln585 = store i3 %add_ln585, i3 %kx" [src/srcnn.cpp:585]   --->   Operation 374 'store' 'store_ln585' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln585 = br void %for.inc236" [src/srcnn.cpp:585]   --->   Operation 375 'br' 'br_ln585' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten59') [47]  (0.000 ns)
	'load' operation ('indvar_flatten59_load', src/srcnn.cpp:579) on local variable 'indvar_flatten59' [99]  (0.000 ns)
	'add' operation ('add_ln579_1', src/srcnn.cpp:579) [104]  (0.787 ns)
	'store' operation ('store_ln585', src/srcnn.cpp:585) of variable 'add_ln579_1', src/srcnn.cpp:579 on local variable 'indvar_flatten59' [463]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_w3_addr', src/srcnn.cpp:579) [101]  (0.000 ns)
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:587) on port 'gmem_w3' (src/srcnn.cpp:587) [174]  (7.300 ns)

 <State 3>: 2.306ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.623 ns)
'fpext' operation ('pf', src/srcnn.cpp:587) [176]  (1.683 ns)

 <State 4>: 5.520ns
The critical path consists of the following:
	'fpext' operation ('pf', src/srcnn.cpp:587) [176]  (2.306 ns)
	'sub' operation ('sub_ln587_1', src/srcnn.cpp:587) [188]  (0.809 ns)
	'icmp' operation ('icmp_ln587_1', src/srcnn.cpp:587) [190]  (0.809 ns)
	'add' operation ('add_ln587_4', src/srcnn.cpp:587) [245]  (0.798 ns)
	'icmp' operation ('icmp_ln587_10', src/srcnn.cpp:587) [247]  (0.798 ns)

 <State 5>: 6.925ns
The critical path consists of the following:
	'sub' operation ('sub_ln587_3', src/srcnn.cpp:587) [220]  (0.781 ns)
	'select' operation ('select_ln587_19', src/srcnn.cpp:587) [221]  (0.000 ns)
	'lshr' operation ('lshr_ln587_2', src/srcnn.cpp:587) [223]  (0.736 ns)
	'and' operation ('and_ln587_21', src/srcnn.cpp:587) [224]  (0.000 ns)
	'icmp' operation ('icmp_ln587_8', src/srcnn.cpp:587) [225]  (1.099 ns)
	'and' operation ('and_ln587_1', src/srcnn.cpp:587) [226]  (0.000 ns)
	'or' operation ('or_ln587', src/srcnn.cpp:587) [228]  (0.000 ns)
	'and' operation ('and_ln587', src/srcnn.cpp:587) [229]  (0.287 ns)
	'add' operation ('add_ln587_3', src/srcnn.cpp:587) [231]  (0.853 ns)
	'select' operation ('select_ln587_10', src/srcnn.cpp:587) [237]  (0.357 ns)
	'select' operation ('select_ln587_11', src/srcnn.cpp:587) [240]  (0.357 ns)
	'and' operation ('and_ln587_15', src/srcnn.cpp:587) [287]  (0.000 ns)
	'and' operation ('and_ln587_16', src/srcnn.cpp:587) [288]  (0.287 ns)
	'select' operation ('select_ln587_16', src/srcnn.cpp:587) [290]  (0.000 ns)
	'and' operation ('and_ln587_9', src/srcnn.cpp:587) [298]  (0.287 ns)
	'or' operation ('or_ln587_3', src/srcnn.cpp:587) [299]  (0.000 ns)
	'and' operation ('and_ln587_19', src/srcnn.cpp:587) [303]  (0.000 ns)
	'and' operation ('and_ln587_20', src/srcnn.cpp:587) [304]  (0.287 ns)
	'select' operation ('select_ln587_18', src/srcnn.cpp:587) [305]  (0.357 ns)
	'store' operation ('store_ln587', src/srcnn.cpp:587) of variable 'select_ln587_18', src/srcnn.cpp:587 on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3' [310]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
