/*
 * Copyright (C) 2017 SKF AB
 *
 * This file is subject to the terms and conditions of the GNU Lesser
 * General Public License v2.1. See the file LICENSE in the top level
 * directory for more details.
 */

/**
 * @ingroup     cpu_kinetis
 * @{
 *
 * @file
 * @brief       Low-leakage wakeup unit (LLWU) driver
 *
 * @author      Joakim Nohlg√•rd <joakim.nohlgard@eistec.se>
 *
 * @}
 */

#include "cpu.h"
#include "bit.h"
#include "llwu.h"

#define ENABLE_DEBUG (0)
#include "debug.h"

struct {
    gpio_cb_t cb;
    void *arg;
} llwu_pin_config[LLWU_WAKEUP_PIN_NUMOF];

void llwu_init(void)
{
    /* Setup Low Leakage Wake-up Unit (LLWU) */
#ifdef SIM_SCGC4_LLWU_SHIFT
    /* Only the first generation Kinetis K CPUs have a clock gate for the LLWU,
     * for all others the LLWU clock is always on */
    bit_set32(&SIM->SCGC4, SIM_SCGC4_LLWU_SHIFT);   /* Enable LLWU clock gate */
#endif

    /* LLWU needs to have a priority which is equal to or more urgent than the
     * PORT module to avoid races between the LLWU pin detect interrupt and the
     * PORT pin detect interrupt */
    NVIC_SetPriority(LLWU_IRQn, 0);
}

void llwu_wakeup_pin_set(llwu_wakeup_pin_t pin, llwu_wakeup_edge_t edge, gpio_cb_t cb, void *arg)
{
    assert(pin < LLWU_WAKEUP_PIN_NUMOF);
    llwu_pin_config[pin].cb = cb;
    llwu_pin_config[pin].arg = arg;

    /* The fields are two bits per pin, and the setting registers are 8 bits wide */
    if(pin < 4) {
        unsigned field_offset = pin * 2;
        LLWU->PE1 = (LLWU->PE1 & (~(0b11 << field_offset))) | (edge << field_offset);
    }
    else if(pin < 8) {
        unsigned field_offset = (pin - 4) * 2;
        LLWU->PE2 = (LLWU->PE2 & (~(0b11 << field_offset))) | (edge << field_offset);
    }
    else if(pin < 12) {
        unsigned field_offset = (pin - 8) * 2;
        LLWU->PE3 = (LLWU->PE3 & (~(0b11 << field_offset))) | (edge << field_offset);
    }
    else {
        unsigned field_offset = (pin - 12) * 2;
        LLWU->PE4 = (LLWU->PE4 & (~(0b11 << field_offset))) | (edge << field_offset);
    }
}

void isr_llwu(void)
{
    DEBUG("LLWU IRQ\n");

    for (unsigned reg = 0; reg < ((LLWU_WAKEUP_PIN_NUMOF + 7) / 8); ++reg) {
        uint8_t flags = *(&LLWU->F1 + reg);
        if (flags == 0) {
            continue;
        }
        /* Clear pin interrupt flags */
        *(&LLWU->F1 + reg) = flags;
        DEBUG("llwu: F%u = %02x\n", reg + 1, (unsigned) flags);
        unsigned pin = reg * 8;
        while (flags) {
            if (flags & 1) {
                DEBUG("llwu: wakeup pin %u\n", pin);
                gpio_cb_t cb = llwu_pin_config[pin].cb;
                if (cb) {
                    cb(llwu_pin_config[pin].arg);
                }
                /* Clear PORT interrupt flag to avoid spurious duplicates */
                DEBUG("PORT ISFR: %08" PRIx32 "\n", llwu_wakeup_pin_to_port[pin].port->ISFR);
                llwu_wakeup_pin_to_port[pin].port->ISFR = llwu_wakeup_pin_to_port[pin].isfr_mask;
            }
            flags >>= 1;
            ++pin;
        }
    }
    /* Read only register F3, the flag will need to be cleared in the peripheral
     * instead of writing a 1 to the MWUFx bit. */
    DEBUG("llwu: F3 = %02x\n", LLWU->F3);
    /* Mask the LLWU IRQ until the module interrupt handlers have had a chance
     * to run and clear the F3 flags */
    NVIC_DisableIRQ(LLWU_IRQn);

    cortexm_isr_end();
}
