<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:36:14 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_14 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">77, 77, 0.770 us, 0.770 us, 78, 78, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_412">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_418">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_435">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_451">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_480">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_504">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2730, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 136, 1931, 3762, 0</column>
<column name="Memory">0, -, 310, 15, 0</column>
<column name="Multiplexer">-, -, -, 931, -</column>
<column name="Register">-, -, 2035, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_412">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_418">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_504">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_435">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 8, 141, 384, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_451">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 4, 78, 215, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 70, 241, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_480">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 0, 32, 262, 1248, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U100">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U101">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U102">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U103">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U104">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U109">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U110">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U111">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U112">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U113">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U114">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U115">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U116">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U117">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U118">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U119">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U120">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U121">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U122">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U123">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 5, 0, 5, 64, 1, 320</column>
<column name="arr_1_U">arr_RAM_AUTO_1R1W, 0, 128, 5, 0, 5, 64, 1, 320</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_1_fu_1095_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln100_2_fu_992_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln100_fu_1100_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln105_1_fu_998_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_2_fu_1004_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_fu_1106_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln106_1_fu_1114_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln106_fu_1118_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln113_10_fu_1030_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_11_fu_1018_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_12_fu_1024_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_1_fu_1179_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1208_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1238_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1360_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1394_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1428_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1458_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1492_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1550_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1149_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1587_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1270_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_3_fu_1264_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1563_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1620_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1286_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_3_fu_1276_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_4_fu_1281_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1600_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_1_fu_1292_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln116_fu_1298_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln117_1_fu_1308_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln117_fu_1314_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln118_fu_1508_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln119_fu_1513_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln120_fu_1519_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln121_1_fu_1525_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln121_fu_1531_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln122_fu_1536_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln77_fu_877_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln78_fu_1347_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln82_1_fu_887_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_893_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_fu_1054_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln87_1_fu_903_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln87_fu_909_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_927_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_fu_933_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln93_1_fu_940_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln93_fu_1074_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln94_1_fu_1083_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln94_fu_1088_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln97_fu_954_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">152, 33, 1, 33</column>
<column name="arr_1_address0">49, 9, 3, 27</column>
<column name="arr_1_address1">43, 8, 3, 24</column>
<column name="arr_1_ce0">26, 5, 1, 5</column>
<column name="arr_1_ce1">20, 4, 1, 4</column>
<column name="arr_1_d0">31, 6, 64, 384</column>
<column name="arr_1_d1">20, 4, 64, 256</column>
<column name="arr_1_we0">26, 5, 1, 5</column>
<column name="arr_address0">49, 9, 3, 27</column>
<column name="arr_address1">43, 8, 3, 24</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">37, 7, 64, 448</column>
<column name="arr_d1">14, 3, 64, 192</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_528_p0">14, 3, 32, 96</column>
<column name="grp_fu_528_p1">14, 3, 32, 96</column>
<column name="grp_fu_592_p0">20, 4, 32, 128</column>
<column name="grp_fu_592_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln100_2_reg_2002">64, 0, 64, 0</column>
<column name="add_ln105_1_reg_2007">64, 0, 64, 0</column>
<column name="add_ln105_2_reg_2012">64, 0, 64, 0</column>
<column name="add_ln113_10_reg_2027">26, 0, 26, 0</column>
<column name="add_ln114_2_reg_2043">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2049">26, 0, 26, 0</column>
<column name="add_ln118_reg_2062">25, 0, 25, 0</column>
<column name="add_ln119_reg_2067">26, 0, 26, 0</column>
<column name="add_ln120_reg_2072">25, 0, 25, 0</column>
<column name="add_ln121_reg_2077">26, 0, 26, 0</column>
<column name="add_ln122_reg_2082">25, 0, 25, 0</column>
<column name="add_ln77_reg_1942">64, 0, 64, 0</column>
<column name="add_ln82_reg_1952">64, 0, 64, 0</column>
<column name="add_ln89_reg_1977">64, 0, 64, 0</column>
<column name="add_ln93_1_reg_1982">64, 0, 64, 0</column>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="arr_1_load_1_reg_1906">64, 0, 64, 0</column>
<column name="arr_1_load_2_reg_1911">64, 0, 64, 0</column>
<column name="arr_1_load_reg_1854">64, 0, 64, 0</column>
<column name="arr_load_1_reg_1875">64, 0, 64, 0</column>
<column name="arr_load_3_reg_1997">64, 0, 64, 0</column>
<column name="arr_load_reg_1870">64, 0, 64, 0</column>
<column name="empty_27_reg_1794">31, 0, 31, 0</column>
<column name="empty_28_reg_1767">31, 0, 31, 0</column>
<column name="empty_29_reg_1808">31, 0, 31, 0</column>
<column name="empty_30_reg_1814">31, 0, 31, 0</column>
<column name="empty_31_reg_1820">31, 0, 31, 0</column>
<column name="empty_32_reg_1826">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_412_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_418_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_504_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_435_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_451_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_480_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_4_reg_2033">38, 0, 38, 0</column>
<column name="mul157_reg_1859">64, 0, 64, 0</column>
<column name="mul16_reg_1772">32, 0, 32, 0</column>
<column name="mul219_reg_1886">32, 0, 32, 0</column>
<column name="mul2822127_reg_1921">63, 0, 63, 0</column>
<column name="mul3092025_reg_1931">63, 0, 63, 0</column>
<column name="mul316_reg_1898">32, 0, 32, 0</column>
<column name="reg_613">32, 0, 32, 0</column>
<column name="tmp_reg_2087">1, 0, 1, 0</column>
<column name="trunc_ln105_1_reg_2022">26, 0, 26, 0</column>
<column name="trunc_ln105_reg_2017">26, 0, 26, 0</column>
<column name="trunc_ln113_11_reg_2057">39, 0, 39, 0</column>
<column name="trunc_ln113_6_reg_2038">25, 0, 25, 0</column>
<column name="trunc_ln17_1_reg_1747">62, 0, 62, 0</column>
<column name="trunc_ln1_reg_1753">62, 0, 62, 0</column>
<column name="trunc_ln78_1_reg_1947">26, 0, 26, 0</column>
<column name="trunc_ln83_1_reg_1957">25, 0, 25, 0</column>
<column name="trunc_ln88_1_reg_1967">26, 0, 26, 0</column>
<column name="trunc_ln88_reg_1962">25, 0, 25, 0</column>
<column name="trunc_ln89_reg_1972">26, 0, 26, 0</column>
<column name="trunc_ln93_1_reg_1992">25, 0, 25, 0</column>
<column name="trunc_ln93_reg_1987">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
