David August , Jonathan Chang , Sylvain Girbal , Daniel Gracia-Perez , Gilles Mouchard , David A. Penry , Olivier Temam , Neil Vachharajani, UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development, IEEE Computer Architecture Letters, v.6 n.2, p.45-48, July 2007[doi>10.1109/L-CA.2007.12]
CellSim. 2009. CellSim simulator. http://pcsostres.ac.upc.edu/cellsim/doku.php/start.
Matthew Chidester , Alan George, Parallel simulation of chip-multiprocessor architectures, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.12 n.3, p.176-200, July 2002[doi>10.1145/643114.643116]
Philippe Combes , Eddy Caron , Frédéric Desprez , Bastien Chopard , Julien Zory, Relaxing Synchronization in a Parallel SystemC Kernel, Proceedings of the 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications, p.180-187, December 10-12, 2008[doi>10.1109/ISPA.2008.124]
James Donald , Margaret Martonosi, An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation, IEEE Computer Architecture Letters, v.5 n.2, p.14-14, July 2006[doi>10.1109/L-CA.2006.14]
Ezudheen P , Priya Chandran , Joy Chandra , Biju Puthur Simon , Deepak Ravi, Parallelizing SystemC Kernel for Fast Hardware Simulation on SMP Machines, Proceedings of the 2009 ACM/IEEE/SCS 23rd Workshop on Principles of Advanced and Distributed Simulation, p.80-87, June 22-25, 2009[doi>10.1109/PADS.2009.25]
Babak Falsafi , David A. Wood, Modeling cost/performance of a parallel computer simulator, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.104-130, Jan. 1997[doi>10.1145/244804.244808]
Richard M. Fujimoto, Parallel discrete event simulation, Communications of the ACM, v.33 n.10, p.30-53, Oct. 1990[doi>10.1145/84537.84545]
Huang, K., Bacivarov, I., Hugelshofer, F., and Thiele, L.2008. Scalably distributed SystemC simulation for embedded applications. InProceedings of the International Symposium on Industrial Embedded Systems.
Linda Kaouane , Dominique Houzet , Sylvain Huet, SysCellC: SystemC on Cell, Proceedings of the 2008 International Conference on Computational Sciences and Its Applications, p.234-244, June 30-July 03, 2008[doi>10.1109/ICCSA.2008.63]
George Karypis , Vipin Kumar, A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs, SIAM Journal on Scientific Computing, v.20 n.1, p.359-392, Aug. 1998[doi>10.1137/S1064827595287997]
Liao, X., Jigang, W., and Srikanthan, T.2009. A modular simulator framework for Network-on-Chip based manycore chips using UNISIM.Trans. High-Perform. Embed. Archit. Compil. 4, 4.
Low, Y., Lim, C.-C., Cai, W., Huang, S.-Y., Hsu, W.-J., Jain, S., and Turner, S. J. 1999. Survey of languages and runtime libraries for parallel discrete event simulation. http://sim.sagepub.com/content/72/3/170.abstract.
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Youssef N. Naguib , Rafik S. Guindi, Speeding up SystemC simulation through process splitting, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Mahesh Nanjundappa , Hiren D. Patel , Bijoy A. Jose , Sandeep K. Shukla, SCGPSim: a fast SystemC simulator on GPUs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
OSCI. 2009. OSCI standards and reference implementation. http://www.systemc.org.
H. D. Patel , S. K. Shukla, Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.8, p.1261-1271, November 2006[doi>10.1109/TCAD.2005.850819]
Penry, D., Fay, D., Hodgdon, D., Wells, R., Schelle, G., August, D. I., and Connors, D.2006. Exploiting parallelism and structure to accelerate the simulation of chip multiprocessors. InProceedings of the International Symposium on High-Performance Computer Architecture.
Daniel Gracia Pérez , Gilles Mouchard , Olivier Temam, A New Optimized Implemention of the SystemC Engine Using Acyclic Scheduling, Proceedings of the conference on Design, automation and test in Europe, p.10552, February 16-20, 2004
PI. 2009. Calculatingπusing MPI. http://www.unix.mcs.anl.gov/mpi/usingmpi/examples/simplempi/cpi_c.htm.
N. Savoiu , S. Shukla , R. Gupta, Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation, Proceedings of the conference on Design, automation and test in Europe, p.875, March 04-08, 2002
J. W. Smith , K. S. Smith , R. J. Smith, II, Faster architectural simulation through parallelism, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.189-194, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37917]
Larry Soulé , Tom Blank, Parallel logic simulation on general purpose machines, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.166-171, June 12-15, 1988, Atlantic City, New Jersey, USA
Tilera. 2009. Tilera. http://www.tilera.com.
Sergio V. Tota , Mario R. Casu , Massimo Ruo Roch , Luca Macchiarulo , Maurizio Zamboni, A case study for NoC-based homogeneous MPSoC architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.384-388, March 2009[doi>10.1109/TVLSI.2008.2011239]
Trams, M.2004. A first mature revision of a synchronization library for distributed RTL simulation in SystemC. http://www.digital-force.net.
Jya-Jang Tsai , Richard M. Fujimoto, Automatic parallelization of discrete event simulation programs, Proceedings of the 25th conference on Winter simulation, p.697-705, December 12-15, 1993, Los Angeles, California, USA[doi>10.1145/256563.256818]
UNISIM. 2009. UNIted SIMulation Environment. https://unisim.org.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N.2007. An 80-tile 1.28tflops Network-on-Chip in 65nm CMOS. InProceedings of the IEEE International Conference on Solid-State Circuits (ISSCC’07)(Digest of Technical Papers).
