// Seed: 1895732725
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input supply0 id_7,
    input logic id_8,
    input reg id_9,
    input id_10,
    output reg id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output id_15
);
  always @({
    id_7[1],
    id_12
  })
    if (1) id_15 <= 1;
    else id_1 = id_12;
  always #(id_0) begin
    id_11 <= id_9;
  end
endmodule
