#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 29 09:21:15 2022
# Process ID: 8580
# Current directory: D:/data/logic_design_lab/final_project/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3564 D:\data\logic_design_lab\final_project\final\final.xpr
# Log file: D:/data/logic_design_lab/final_project/final/vivado.log
# Journal file: D:/data/logic_design_lab/final_project/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/final_project/final/final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 877.363 ; gain = 259.336
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.773 ; gain = 20.066
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2248.379 ; gain = 1211.223
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 09:33:24 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 09:33:24 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 09:37:36 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 09:37:36 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/logic_design_lab/final_project/final/font.coe' provided. It will be converted relative to IP Instance files '../../../../font.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_font -dir d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_font} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {3584} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/data/logic_design_lab/final_project/final/font.coe}] [get_ips blk_mem_gen_font]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_font' to 'blk_mem_gen_font' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/logic_design_lab/final_project/final/font.coe' provided. It will be converted relative to IP Instance files '../../../../font.coe'
generate_target {instantiation_template} [get_files d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_font'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_font'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_font] }
export_ip_user_files -of_objects [get_files d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci]
launch_runs -jobs 4 blk_mem_gen_font_synth_1
[Sun May 29 10:04:26 2022] Launched blk_mem_gen_font_synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/blk_mem_gen_font_synth_1/runme.log
export_simulation -of_objects [get_files d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci] -directory D:/data/logic_design_lab/final_project/final/final.ip_user_files/sim_scripts -ip_user_files_dir D:/data/logic_design_lab/final_project/final/final.ip_user_files -ipstatic_source_dir D:/data/logic_design_lab/final_project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/modelsim} {questa=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/questa} {riviera=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/riviera} {activehdl=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 11:41:10 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 11:41:10 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 11:42:31 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 11:42:31 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 11:43:22 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 11:43:22 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v] -no_script -reset -force -quiet
remove_files  D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v
file delete -force D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v] -no_script -reset -force -quiet
remove_files  D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v
file delete -force D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 11:50:09 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 11:50:09 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 29 11:55:30 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 11:55:30 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/logic_design_lab/final_project/final/font.coe' provided. It will be converted relative to IP Instance files '../../../../font.coe'
set_property -dict [list CONFIG.Coe_File {D:/data/logic_design_lab/final_project/final/font.coe}] [get_ips blk_mem_gen_font]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/logic_design_lab/final_project/final/font.coe' provided. It will be converted relative to IP Instance files '../../../../font.coe'
generate_target all [get_files  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_font'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_font'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_font] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_font, cache-ID = 60b65a89e1a2b79a; cache size = 3.617 MB.
catch { [ delete_ip_run [get_ips -all blk_mem_gen_font] ] }
INFO: [Project 1-386] Moving file 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' from fileset 'blk_mem_gen_font' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci'
export_simulation -of_objects [get_files d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci] -directory D:/data/logic_design_lab/final_project/final/final.ip_user_files/sim_scripts -ip_user_files_dir D:/data/logic_design_lab/final_project/final/final.ip_user_files -ipstatic_source_dir D:/data/logic_design_lab/final_project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/modelsim} {questa=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/questa} {riviera=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/riviera} {activehdl=D:/data/logic_design_lab/final_project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 12:03:27 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 12:03:27 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 12:21:02 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 12:21:02 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 12:42:01 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 12:42:01 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:09:40 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:09:40 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:27:34 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:27:34 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:36:29 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:36:29 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:39:31 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:39:31 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:44:33 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:44:33 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:45:17 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:45:17 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 13:50:48 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 13:50:48 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:01:52 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:01:52 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:02:16 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:02:16 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:07:52 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:07:52 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:08:32 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:08:32 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:20:46 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:20:46 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:26:12 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:26:12 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 14:27:25 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 14:27:25 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 15:20:31 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 15:20:31 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 15:25:28 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 15:25:28 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 15:30:40 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 15:30:40 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 15:38:18 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 15:38:18 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 15:52:54 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 15:52:54 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:05:23 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:05:23 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:13:54 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:13:54 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:25:38 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:25:38 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:31:02 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:31:02 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:40:33 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:40:33 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 16:52:18 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 16:52:18 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 17:09:40 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 17:09:40 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 17:19:06 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 17:19:06 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 17:33:16 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 17:33:16 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 18:05:07 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 18:05:07 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 19:12:25 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 19:12:25 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v w ]
add_files D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 19:52:13 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 19:52:13 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 19:57:55 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 19:57:55 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:04:21 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:04:21 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:21:31 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:21:31 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:21:48 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:21:48 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:22:18 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:22:18 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:25:29 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:25:29 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2788.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2797.840 ; gain = 294.293
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:31:20 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:31:20 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:32:54 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:32:54 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.xci' is already up-to-date
[Sun May 29 20:46:04 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/runme.log
[Sun May 29 20:46:04 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/final_project/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/final/final.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 29 20:53:36 2022...
