-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Sat Sep 27 19:54:36 2025
-- Host        : HOME-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0_sim_netlist.vhdl
-- Design      : TimeCard_TC_SignalGenerator_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_TC_SignalGenerator_2_0_SignalGenerator is
  port (
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiReadAddrReady_RdyReg_reg_0 : out STD_LOGIC;
    AxiWriteAddrReady_RdyReg_reg_0 : out STD_LOGIC;
    AxiWriteDataReady_RdyReg_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatIn[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatIn[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatIn[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatIn[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatIn[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \StartTime_Nanosecond_DatReg_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \StopTime_Nanosecond_DatReg_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    SysClk_ClkIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    \ClockTime_Nanosecond_DatReg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatReg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatReg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatReg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ClockTime_Nanosecond_DatReg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \StopTime_Nanosecond_DatReg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of TimeCard_TC_SignalGenerator_2_0_SignalGenerator : entity is "SignalGenerator";
end TimeCard_TC_SignalGenerator_2_0_SignalGenerator;

architecture STRUCTURE of TimeCard_TC_SignalGenerator_2_0_SignalGenerator is
  signal AxiReadAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axireadaddrready_rdyreg_reg_0\ : STD_LOGIC;
  signal AxiReadDataData_DatReg : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_11_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiReadDataResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^axireaddatavalid_valout\ : STD_LOGIC;
  signal AxiReadDataValid_ValReg : STD_LOGIC;
  signal AxiReadDataValid_ValReg0 : STD_LOGIC;
  signal AxiReadDataValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg_i_2_n_0 : STD_LOGIC;
  signal \^axiwriteaddrready_rdyreg_reg_0\ : STD_LOGIC;
  signal AxiWriteDataReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwritedataready_rdyreg_reg_0\ : STD_LOGIC;
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiWriteRespResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^axiwriterespvalid_valout\ : STD_LOGIC;
  signal AxiWriteRespValid_ValReg : STD_LOGIC;
  signal AxiWriteRespValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal Axi_AccessState_StaReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^clocktime_nanosecond_datin[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^clocktime_nanosecond_datin[19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^clocktime_nanosecond_datin[23]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^clocktime_nanosecond_datin[27]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^clocktime_nanosecond_datin[31]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ClockTime_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal ClockTime_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClockTime_Second_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockTime_TimeJump_DatReg : STD_LOGIC;
  signal ClockTime_ValReg : STD_LOGIC;
  signal Error_EvtReg1 : STD_LOGIC;
  signal Error_EvtReg1_out : STD_LOGIC;
  signal Error_EvtReg315_in : STD_LOGIC;
  signal Error_EvtReg4 : STD_LOGIC;
  signal Error_EvtReg445_in : STD_LOGIC;
  signal Error_EvtReg_reg_n_0 : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal L0_out : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal L1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Period_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Period_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal Period_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Period_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Period_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal Polarity_DatReg2_out : STD_LOGIC;
  signal Polarity_DatReg_i_1_n_0 : STD_LOGIC;
  signal Polarity_DatReg_reg_n_0 : STD_LOGIC;
  signal PulseCount_CntReg : STD_LOGIC;
  signal PulseCount_CntReg1 : STD_LOGIC;
  signal PulseCount_CntReg211_in : STD_LOGIC;
  signal PulseCount_CntReg3 : STD_LOGIC;
  signal \PulseCount_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PulseCount_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal PulseWidth_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PulseWidth_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PulseWidth_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RepeatCount_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \RepeatCount_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenCableDelay_DatReg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \SigGenCableDelay_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenCableDelay_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenControl_DatReg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SigGenControl_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenControl_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenControl_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenControl_DatReg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \SigGenControl_DatReg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \SigGenControl_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenIrqMask_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenIrqMask_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenIrqMask_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal SigGenIrq_DatReg138_out : STD_LOGIC;
  signal SigGenIrq_DatReg2 : STD_LOGIC;
  signal \SigGenIrq_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenIrq_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenIrq_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal SigGenPeriodValueH_DatReg : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenPeriodValueH_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenPeriodValueL_DatReg : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenPeriodValueL_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \SigGenPolarity_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenPolarity_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenPolarity_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenPolarity_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal SigGenPulseWidthValueH_DatReg : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueH_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenPulseWidthValueL_DatReg : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenPulseWidthValueL_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenRepeatCount_DatReg : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenRepeatCount_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenStartTimeValueH_DatReg : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenStartTimeValueH_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenStartTimeValueL_DatReg : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal SigGenState_StaReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SigGenState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_10_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_11_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_12_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_13_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_14_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_15_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_17_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_18_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_19_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_21_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_22_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_23_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_24_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_25_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_26_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_27_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_28_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_30_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_31_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_32_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_33_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_34_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_35_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_36_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_37_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_39_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_40_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_41_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_42_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_44_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_45_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_46_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_47_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_48_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_49_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_50_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_51_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_53_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_54_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_55_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_56_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_57_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_58_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_59_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_60_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_61_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_62_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_63_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_64_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_66_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_67_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_68_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_69_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_70_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_71_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_72_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_73_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_74_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_75_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_76_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_77_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_78_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_79_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_80_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_81_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_82_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_83_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_84_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_85_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_86_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_87_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_88_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_89_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_8_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg[1]_i_9_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_16_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_16_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_20_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_20_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_29_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_29_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_29_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_38_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_38_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_38_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_43_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_43_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_43_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_52_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_52_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_52_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_65_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_65_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_65_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_6_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_6_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \SigGenState_StaReg_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal SigGenStatus_DatReg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \SigGenStatus_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SigGenStatus_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal SignalActive_DatReg3_out : STD_LOGIC;
  signal SignalActive_DatReg_i_1_n_0 : STD_LOGIC;
  signal SignalActive_DatReg_reg_n_0 : STD_LOGIC;
  signal SignalGenerator_EvtOut_i_1_n_0 : STD_LOGIC;
  signal SignalShiftSysClk1_DatReg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SignalShiftSysClkNx_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg_reg[6]_srl4_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \SignalShiftSysClkNx_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal SignalShiftSysClk_DatReg14_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg2 : STD_LOGIC;
  signal SignalShiftSysClk_DatReg20_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg232_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg3 : STD_LOGIC;
  signal SignalShiftSysClk_DatReg327_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg329_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg333_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg335_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg349_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg351_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg353_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg355_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg357_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg359_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg361_in : STD_LOGIC;
  signal SignalShiftSysClk_DatReg363_in : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_104_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_105_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_106_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_107_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_108_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_109_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_110_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_111_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_113_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_114_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_115_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_116_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_117_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_118_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_119_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_120_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_123_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_124_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_125_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_126_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_127_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_128_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_129_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_12_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_130_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_131_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_134_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_135_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_136_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_137_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_138_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_139_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_13_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_140_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_141_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_144_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_145_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_146_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_147_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_148_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_14_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_151_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_152_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_153_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_154_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_155_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_156_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_157_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_158_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_159_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_160_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_161_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_162_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_163_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_164_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_165_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_166_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_169_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_16_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_170_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_171_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_172_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_174_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_175_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_176_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_177_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_178_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_179_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_17_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_180_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_181_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_184_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_185_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_186_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_187_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_188_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_189_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_18_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_190_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_191_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_192_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_193_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_194_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_195_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_19_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_20_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_21_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_22_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_23_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_25_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_26_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_27_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_28_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_29_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_30_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_31_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_32_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_33_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_34_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_36_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_37_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_38_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_40_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_41_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_42_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_43_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_44_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_45_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_46_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_47_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_48_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_49_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_51_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_52_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_53_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_54_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_59_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_60_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_61_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_62_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_63_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_64_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_65_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_66_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_68_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_69_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_70_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_71_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_72_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_73_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_74_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_75_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_78_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_80_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_81_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_82_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_83_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_85_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_86_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_87_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_88_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_89_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_90_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_91_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_92_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_95_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_96_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_97_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_98_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[0]_i_99_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_100_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_101_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_103_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_104_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_105_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_106_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_107_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_108_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_109_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_10_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_110_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_113_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_114_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_115_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_116_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_117_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_118_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_119_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_11_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_120_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_125_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_126_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_127_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_128_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_129_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_130_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_131_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_132_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_135_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_136_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_137_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_138_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_139_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_13_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_142_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_143_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_144_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_145_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_146_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_147_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_148_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_149_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_14_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_151_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_152_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_153_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_154_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_155_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_156_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_157_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_158_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_15_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_161_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_162_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_163_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_164_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_165_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_166_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_167_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_168_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_171_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_172_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_173_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_174_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_175_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_176_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_177_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_178_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_179_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_17_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_180_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_181_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_182_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_183_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_186_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_187_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_188_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_189_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_18_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_190_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_191_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_192_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_193_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_194_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_195_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_196_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_197_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_198_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_199_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_200_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_201_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_202_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_203_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_204_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_205_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_206_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_207_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_208_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_209_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_20_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_210_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_211_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_212_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_213_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_214_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_217_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_218_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_219_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_21_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_221_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_222_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_223_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_225_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_226_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_227_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_228_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_229_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_22_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_23_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_24_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_25_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_30_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_31_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_32_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_33_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_34_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_35_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_39_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_40_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_41_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_42_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_43_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_44_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_45_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_46_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_51_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_52_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_53_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_54_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_55_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_56_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_57_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_58_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_60_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_61_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_62_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_63_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_64_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_65_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_66_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_67_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_72_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_73_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_74_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_75_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_76_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_77_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_78_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_79_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_7_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_81_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_82_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_83_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_84_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_85_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_86_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_87_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_88_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_8_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_94_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_95_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_96_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_97_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_98_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[1]_i_99_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_100_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_102_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_103_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_104_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_105_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_106_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_107_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_108_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_109_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_10_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_112_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_113_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_114_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_115_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_116_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_117_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_118_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_119_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_11_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_124_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_125_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_126_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_127_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_128_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_129_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_130_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_131_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_134_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_135_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_136_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_138_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_139_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_13_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_140_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_141_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_142_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_143_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_144_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_145_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_147_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_148_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_149_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_14_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_150_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_151_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_152_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_153_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_154_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_157_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_158_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_159_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_15_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_160_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_161_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_162_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_163_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_164_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_167_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_168_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_169_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_170_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_171_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_172_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_173_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_174_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_175_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_176_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_177_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_178_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_179_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_17_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_182_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_183_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_184_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_185_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_186_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_187_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_188_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_189_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_18_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_190_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_191_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_192_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_193_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_194_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_195_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_196_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_197_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_198_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_199_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_19_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_200_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_201_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_202_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_203_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_204_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_205_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_206_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_207_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_208_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_209_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_20_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_210_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_211_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_214_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_215_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_216_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_217_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_21_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_220_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_221_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_222_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_223_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_226_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_227_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_228_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_229_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_22_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_230_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_231_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_232_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_233_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_23_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_24_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_30_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_31_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_32_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_33_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_34_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_35_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_42_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_43_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_44_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_45_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_46_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_47_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_48_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_49_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_51_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_52_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_53_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_54_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_55_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_56_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_57_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_58_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_60_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_61_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_62_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_63_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_64_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_65_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_66_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_67_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_72_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_73_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_74_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_75_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_76_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_77_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_78_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_79_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_7_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_82_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_83_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_84_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_85_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_86_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_87_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_88_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_89_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_93_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_94_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_95_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_96_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_97_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_98_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_99_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[2]_i_9_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_100_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_101_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_102_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_107_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_108_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_109_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_110_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_111_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_112_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_113_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_114_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_116_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_117_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_118_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_119_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_120_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_121_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_122_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_123_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_128_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_129_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_130_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_131_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_132_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_133_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_134_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_135_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_138_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_139_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_140_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_141_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_142_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_143_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_144_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_145_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_150_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_151_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_152_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_153_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_154_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_155_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_156_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_157_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_159_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_160_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_161_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_162_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_163_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_164_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_165_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_166_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_169_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_170_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_171_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_172_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_173_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_174_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_175_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_176_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_181_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_182_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_183_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_184_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_185_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_186_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_187_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_188_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_191_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_192_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_193_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_194_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_195_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_196_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_197_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_198_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_201_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_202_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_203_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_204_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_205_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_206_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_207_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_208_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_20_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_211_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_212_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_213_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_214_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_215_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_217_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_218_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_219_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_21_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_220_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_221_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_222_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_223_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_224_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_226_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_227_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_228_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_229_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_22_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_230_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_231_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_232_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_233_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_236_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_237_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_238_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_239_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_240_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_241_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_242_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_243_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_246_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_247_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_248_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_249_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_24_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_250_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_251_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_252_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_253_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_254_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_255_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_256_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_257_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_258_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_25_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_260_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_261_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_262_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_263_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_264_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_265_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_266_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_267_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_268_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_269_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_270_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_273_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_274_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_275_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_276_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_277_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_278_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_279_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_280_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_281_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_282_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_283_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_284_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_285_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_286_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_287_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_288_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_289_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_28_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_290_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_291_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_292_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_293_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_294_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_295_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_296_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_297_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_298_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_299_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_29_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_300_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_301_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_302_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_305_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_306_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_307_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_309_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_30_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_310_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_311_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_313_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_314_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_315_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_316_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_317_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_318_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_319_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_31_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_320_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_321_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_32_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_33_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_34_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_35_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_36_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_37_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_38_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_39_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_40_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_41_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_47_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_48_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_49_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_50_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_51_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_52_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_56_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_57_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_58_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_59_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_60_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_61_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_62_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_63_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_65_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_66_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_67_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_68_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_69_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_70_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_71_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_72_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_77_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_78_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_79_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_80_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_81_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_82_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_83_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_84_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_86_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_87_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_88_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_89_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_90_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_91_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_92_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_93_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_95_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_96_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_97_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_98_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_99_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SignalShiftSysClk_DatReg_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_100_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_100_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_100_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_101_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_101_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_101_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_102_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_102_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_102_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_103_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_103_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_103_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_112_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_112_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_112_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_121_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_122_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_132_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_132_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_132_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_133_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_133_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_133_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_142_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_143_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_149_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_149_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_149_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_149_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_150_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_150_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_150_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_150_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_167_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_168_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_173_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_173_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_173_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_173_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_182_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_183_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_50_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_50_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_50_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_55_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_67_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_67_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_67_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_76_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_77_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_79_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_79_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_79_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_84_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_84_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_84_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_93_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_94_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_102_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_102_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_102_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_111_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_112_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_112_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_112_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_121_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_121_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_121_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_121_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_121_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_122_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_123_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_124_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_124_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_124_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_124_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_133_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_133_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_133_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_133_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_134_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_134_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_134_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_134_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_140_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_140_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_140_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_140_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_141_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_141_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_141_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_141_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_150_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_150_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_150_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_150_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_159_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_160_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_160_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_160_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_160_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_169_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_16_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_170_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_184_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_184_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_184_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_184_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_185_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_185_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_185_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_185_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_19_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_19_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_215_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_216_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_220_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_220_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_220_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_220_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_224_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_26_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_26_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_27_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_27_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_27_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_28_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_28_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_28_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_29_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_29_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_29_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_29_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_29_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_36_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_37_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_37_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_37_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_38_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_38_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_38_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_48_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_48_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_49_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_49_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_49_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_50_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_50_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_50_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_59_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_59_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_59_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_68_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_69_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_70_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_71_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_71_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_71_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_80_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_80_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_80_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_80_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_89_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_89_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_90_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_90_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_90_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_91_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_91_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_91_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_92_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_92_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_92_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_93_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_93_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_93_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_93_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_9_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_9_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_101_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_101_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_101_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_101_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_110_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_111_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_111_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_111_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_120_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_121_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_122_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_123_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_123_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_123_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_123_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_12_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_132_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_133_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_137_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_137_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_137_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_137_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_146_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_146_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_146_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_146_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_155_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_156_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_156_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_156_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_156_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_165_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_166_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_16_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_180_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_181_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_212_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_213_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_218_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_219_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_224_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_225_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_25_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_26_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_26_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_26_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_27_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_27_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_27_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_28_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_28_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_28_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_29_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_36_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_37_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_37_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_37_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_38_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_39_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_40_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_41_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_41_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_41_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_59_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_59_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_59_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_59_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_68_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_69_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_70_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_71_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_71_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_71_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_80_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_81_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_81_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_81_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_81_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_8_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_90_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_91_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_92_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_92_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[2]_i_92_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_103_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_104_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_105_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_106_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_106_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_106_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_106_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_115_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_115_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_115_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_124_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_124_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_125_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_125_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_125_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_126_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_126_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_126_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_127_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_127_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_127_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_136_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_137_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_137_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_137_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_146_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_146_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_146_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_146_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_146_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_147_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_148_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_149_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_149_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_149_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_149_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_158_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_158_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_158_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_158_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_15_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_167_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_168_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_168_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_168_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_168_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_177_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_177_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_177_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_177_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_177_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_178_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_179_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_180_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_180_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_180_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_180_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_189_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_189_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_189_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_189_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_190_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_190_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_190_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_190_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_199_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_19_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_200_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_200_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_200_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_200_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_209_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_210_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_216_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_216_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_216_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_216_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_225_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_225_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_225_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_225_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_234_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_235_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_235_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_235_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_235_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_23_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_244_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_245_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_259_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_259_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_259_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_259_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_26_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_26_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_26_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_271_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_272_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_27_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_27_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_27_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_303_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_304_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_308_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_312_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_42_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_43_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_43_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_43_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_44_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_44_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_44_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_45_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_45_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_45_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_46_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_46_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_46_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_46_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_46_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_53_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_54_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_54_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_54_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_55_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_55_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_55_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_64_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_64_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_64_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_64_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_73_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_74_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_4\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_5\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_6\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_75_n_7\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_76_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_76_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_76_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_76_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_85_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_85_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_85_n_3\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_94_n_1\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_94_n_2\ : STD_LOGIC;
  signal \SignalShiftSysClk_DatReg_reg[3]_i_94_n_3\ : STD_LOGIC;
  signal Signal_Val : STD_LOGIC;
  signal StartTime_Nanosecond_DatReg : STD_LOGIC;
  signal StartTime_Nanosecond_DatReg0 : STD_LOGIC;
  signal StartTime_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal StartTime_Nanosecond_DatReg1 : STD_LOGIC;
  signal StartTime_Nanosecond_DatReg2 : STD_LOGIC;
  signal StartTime_Nanosecond_DatReg213_in : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[16]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_11_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[20]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[24]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_11_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[28]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_100_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_101_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_65_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_66_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_67_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_69_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_70_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_71_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_72_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_73_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_74_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_75_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_76_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_78_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_79_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_80_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_81_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_82_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_83_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_84_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_85_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_86_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_87_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_88_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_89_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_90_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_91_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_92_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_93_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_94_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_95_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_96_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_97_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_98_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[31]_i_99_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_19_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_20_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_21_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_22_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_23_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_24_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_7\ : STD_LOGIC;
  signal \^starttime_nanosecond_datreg_reg[30]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \StartTime_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \StartTime_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal StopTime_Nanosecond_DatReg0 : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[29]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_100_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_101_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_102_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_104_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_105_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_106_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_107_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_108_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_109_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_110_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_111_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_112_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_113_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_114_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_115_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_116_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_117_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_118_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_119_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_120_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_121_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_122_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_123_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_124_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_125_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_126_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_127_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_65_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_66_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_68_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_69_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_70_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_71_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_72_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_73_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_74_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_75_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_77_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_78_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_79_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_80_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_82_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_83_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_84_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_85_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_86_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_87_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_88_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_89_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_91_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_92_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_93_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_94_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_95_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_96_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_97_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_98_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_99_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \^stoptime_nanosecond_datreg_reg[30]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal StopTime_Second_DatReg0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \StopTime_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \StopTime_Second_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \StopTime_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal minusOp1_in : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in42_out : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_48_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal plusOp0_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ClockTime_Second_DatReg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PulseCount_CntReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PulseCount_CntReg_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SigGenState_StaReg_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_133_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_55_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[0]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_102_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_121_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_220_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_89_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[1]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_156_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_219_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[2]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_124_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_127_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_146_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_149_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_177_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_177_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_200_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_225_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_308_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SignalShiftSysClk_DatReg_reg[3]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartTime_Nanosecond_DatReg_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_StartTime_Second_DatReg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartTime_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_StopTime_Second_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StopTime_Second_DatReg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[0]_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[0]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[0]_i_6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[15]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[15]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \AxiReadDataResponse_DatReg[1]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of AxiWriteAddrReady_RdyReg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of AxiWriteRespValid_ValReg_i_1 : label is "soft_lutpair68";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of Error_EvtReg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[0]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_2\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[0]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[1]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute SOFT_HLUTNM of Irq_EvtOut_INST_0 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[12]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[15]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[17]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[19]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[20]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[21]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[23]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[24]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[25]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[26]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[27]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[28]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[29]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[30]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Period_Nanosecond_DatReg[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[10]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[14]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[15]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[16]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[17]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[20]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[21]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[23]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[24]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[25]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[26]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[27]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[30]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[31]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Period_Second_DatReg[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[10]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[15]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[16]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[17]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[18]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[20]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[25]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[26]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[27]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[28]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[29]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[30]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[31]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[31]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[31]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \PulseCount_CntReg[9]_i_1\ : label is "soft_lutpair63";
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[31]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \PulseCount_CntReg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[20]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[21]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[30]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PulseWidth_Nanosecond_DatReg[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[12]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[14]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[16]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[17]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[18]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[19]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[20]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[21]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[22]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[24]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[25]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[26]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[27]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[28]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[29]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[30]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[31]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \PulseWidth_Second_DatReg[9]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[23]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[29]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[31]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \RepeatCount_DatReg[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SigGenCableDelay_DatReg[15]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SigGenCableDelay_DatReg[15]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SigGenControl_DatReg[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SigGenControl_DatReg[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SigGenControl_DatReg[1]_i_3\ : label is "soft_lutpair12";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \SigGenControl_DatReg_reg[1]\ : label is "SigGenControl_DatReg_reg[1]";
  attribute ORIG_CELL_NAME of \SigGenControl_DatReg_reg[1]_rep\ : label is "SigGenControl_DatReg_reg[1]";
  attribute SOFT_HLUTNM of \SigGenIrqMask_DatReg[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SigGenIrq_DatReg[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SigGenIrq_DatReg[0]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SigGenPeriodValueH_DatReg[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SigGenPolarity_DatReg[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SigGenRepeatCount_DatReg[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SigGenStartTimeValueL_DatReg[31]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SigGenState_StaReg[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SigGenState_StaReg[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SigGenState_StaReg[1]_i_3\ : label is "soft_lutpair9";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_29\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_52\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_65\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SigGenState_StaReg_reg[1]_i_7\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SignalShiftSysClkNx_DatReg_reg[6]_srl4\ : label is "\U0/SignalShiftSysClkNx_DatReg_reg ";
  attribute srl_name : string;
  attribute srl_name of \SignalShiftSysClkNx_DatReg_reg[6]_srl4\ : label is "\U0/SignalShiftSysClkNx_DatReg_reg[6]_srl4 ";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[1]_i_13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[1]_i_21\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[1]_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[1]_i_31\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[1]_i_34\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_18\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_20\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_23\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_31\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[2]_i_34\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_12\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_17\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_18\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_20\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_25\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_37\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_40\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_48\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SignalShiftSysClk_DatReg[3]_i_51\ : label is "soft_lutpair17";
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_100\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_101\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_102\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_103\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_112\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_121\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_122\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_132\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_133\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_142\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_143\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_149\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_15\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_150\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_167\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_168\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_173\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_182\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_183\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_57\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_58\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_67\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_76\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_77\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_84\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_93\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[0]_i_94\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_102\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_111\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_112\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_121\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_122\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_123\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_124\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_133\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_134\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_140\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_141\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_150\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_159\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_16\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_160\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_169\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_170\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_184\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_185\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_19\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_215\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_216\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_220\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_224\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_26\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_28\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_36\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_37\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_38\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_47\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_48\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_49\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_50\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_59\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_68\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_70\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_71\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_80\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_89\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_90\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_91\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_92\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[1]_i_93\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_101\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_110\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_111\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_120\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_121\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_122\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_123\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_132\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_133\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_137\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_146\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_155\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_156\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_165\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_166\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_180\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_181\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_212\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_213\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_218\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_219\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_224\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_225\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_25\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_28\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_36\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_37\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_38\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_40\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_50\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_59\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_68\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_70\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_71\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_80\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_81\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_90\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_91\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[2]_i_92\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_103\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_104\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_105\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_106\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_115\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_124\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_125\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_126\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_127\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_136\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_137\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_146\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_147\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_148\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_149\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_15\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_158\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_167\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_168\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_177\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_178\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_179\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_180\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_189\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_190\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_199\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_200\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_209\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_210\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_216\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_225\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_234\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_235\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_244\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_245\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_259\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_27\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_271\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_272\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_303\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_304\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_308\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_312\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_42\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_44\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_45\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_46\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_53\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_54\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_55\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_64\ : label is 11;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_73\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_74\ : label is 35;
  attribute ADDER_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_75\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_76\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_85\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SignalShiftSysClk_DatReg_reg[3]_i_94\ : label is 11;
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[31]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[31]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[31]_i_45\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[31]_i_48\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \StartTime_Nanosecond_DatReg[7]_i_3\ : label is "soft_lutpair24";
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[12]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[16]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[19]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[20]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[23]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[24]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[28]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[28]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_11\ : label is 11;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_13\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_50\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_68\ : label is 11;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_7\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_77\ : label is 11;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[31]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[4]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[7]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Nanosecond_DatReg_reg[7]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[11]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[15]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[19]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[23]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[27]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[31]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[3]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \StartTime_Second_DatReg_reg[7]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_47\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_50\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_57\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[31]_i_60\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \StopTime_Nanosecond_DatReg[7]_i_1\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[11]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[15]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[15]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[19]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[19]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[23]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[23]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[29]_i_3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_103\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_12\ : label is 11;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_21\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_37\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_67\ : label is 11;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_7\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_81\ : label is 11;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[31]_i_90\ : label is 11;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Nanosecond_DatReg_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[26]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[29]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \StopTime_Second_DatReg[9]_i_1\ : label is "soft_lutpair45";
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \StopTime_Second_DatReg_reg[7]_i_3\ : label is 35;
begin
  AxiReadAddrReady_RdyReg_reg_0 <= \^axireadaddrready_rdyreg_reg_0\;
  AxiReadDataResponse_DatOut(0) <= \^axireaddataresponse_datout\(0);
  AxiReadDataValid_ValOut <= \^axireaddatavalid_valout\;
  AxiWriteAddrReady_RdyReg_reg_0 <= \^axiwriteaddrready_rdyreg_reg_0\;
  AxiWriteDataReady_RdyReg_reg_0 <= \^axiwritedataready_rdyreg_reg_0\;
  AxiWriteRespResponse_DatOut(0) <= \^axiwriterespresponse_datout\(0);
  AxiWriteRespValid_ValOut <= \^axiwriterespvalid_valout\;
  \ClockTime_Nanosecond_DatIn[15]\(3 downto 0) <= \^clocktime_nanosecond_datin[15]\(3 downto 0);
  \ClockTime_Nanosecond_DatIn[19]\(3 downto 0) <= \^clocktime_nanosecond_datin[19]\(3 downto 0);
  \ClockTime_Nanosecond_DatIn[23]\(3 downto 0) <= \^clocktime_nanosecond_datin[23]\(3 downto 0);
  \ClockTime_Nanosecond_DatIn[27]\(3 downto 0) <= \^clocktime_nanosecond_datin[27]\(3 downto 0);
  \ClockTime_Nanosecond_DatIn[31]\(3 downto 0) <= \^clocktime_nanosecond_datin[31]\(3 downto 0);
  O(3 downto 0) <= \^o\(3 downto 0);
  \StartTime_Nanosecond_DatReg_reg[30]_0\(1 downto 0) <= \^starttime_nanosecond_datreg_reg[30]_0\(1 downto 0);
  \StopTime_Nanosecond_DatReg_reg[30]_0\(1 downto 0) <= \^stoptime_nanosecond_datreg_reg[30]_0\(1 downto 0);
AxiReadAddrReady_RdyReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F007F70"
    )
        port map (
      I0 => AxiWriteAddrValid_ValIn,
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiReadAddrValid_ValIn,
      I3 => \^axireadaddrready_rdyreg_reg_0\,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => AxiReadAddrReady_RdyReg_i_1_n_0
    );
AxiReadAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiReadAddrReady_RdyReg_i_1_n_0,
      Q => \^axireadaddrready_rdyreg_reg_0\
    );
\AxiReadDataData_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F1E0"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      I2 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I3 => \AxiReadDataData_DatReg[0]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[0]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_1_n_0\
    );
\AxiReadDataData_DatReg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F002000200020"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[0]\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_10_n_0\
    );
\AxiReadDataData_DatReg[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[0]_i_11_n_0\
    );
\AxiReadDataData_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAEAAAEA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_4_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[0]\,
      I2 => \AxiReadDataData_DatReg[0]_i_5_n_0\,
      I3 => \AxiReadDataData_DatReg[0]_i_6_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(5),
      I5 => \SigGenCableDelay_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_2_n_0\
    );
\AxiReadDataData_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FF080808"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_6_n_0\,
      I1 => Reg(0),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \AxiReadDataData_DatReg[0]_i_7_n_0\,
      I5 => \AxiReadDataData_DatReg[0]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_3_n_0\
    );
\AxiReadDataData_DatReg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_9_n_0\,
      I1 => \AxiReadDataData_DatReg[0]_i_10_n_0\,
      I2 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[0]\,
      I3 => \AxiReadDataData_DatReg[0]_i_11_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[0]_i_4_n_0\
    );
\AxiReadDataData_DatReg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[0]_i_5_n_0\
    );
\AxiReadDataData_DatReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(6),
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[0]_i_6_n_0\
    );
\AxiReadDataData_DatReg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F0880088008800"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => \SigGenIrqMask_DatReg_reg_n_0_[0]\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[0]\,
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => AxiReadAddrAddress_AdrIn(3),
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[0]_i_7_n_0\
    );
\AxiReadDataData_DatReg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F202020202020"
    )
        port map (
      I0 => \SigGenPeriodValueH_DatReg_reg_n_0_[0]\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[0]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[0]_i_8_n_0\
    );
\AxiReadDataData_DatReg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0440044004400"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(6),
      I1 => \SigGenPolarity_DatReg_reg_n_0_[0]\,
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(5),
      I5 => \SigGenIrq_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_9_n_0\
    );
\AxiReadDataData_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[10]\,
      I3 => \AxiReadDataData_DatReg[10]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[10]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[10]_i_1_n_0\
    );
\AxiReadDataData_DatReg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[10]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[10]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[10]_i_2_n_0\
    );
\AxiReadDataData_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[10]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[10]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[10]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[10]_i_3_n_0\
    );
\AxiReadDataData_DatReg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[10]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[10]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[10]_i_4_n_0\
    );
\AxiReadDataData_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[11]\,
      I3 => \AxiReadDataData_DatReg[11]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[11]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[11]_i_1_n_0\
    );
\AxiReadDataData_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[11]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[11]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[11]_i_2_n_0\
    );
\AxiReadDataData_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[11]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[11]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[11]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[11]_i_3_n_0\
    );
\AxiReadDataData_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[11]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[11]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[11]_i_4_n_0\
    );
\AxiReadDataData_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[12]\,
      I3 => \AxiReadDataData_DatReg[12]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[12]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[12]_i_1_n_0\
    );
\AxiReadDataData_DatReg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[12]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[12]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[12]_i_2_n_0\
    );
\AxiReadDataData_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[12]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[12]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[12]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[12]_i_3_n_0\
    );
\AxiReadDataData_DatReg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[12]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[12]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[12]_i_4_n_0\
    );
\AxiReadDataData_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[13]\,
      I3 => \AxiReadDataData_DatReg[13]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[13]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[13]_i_1_n_0\
    );
\AxiReadDataData_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[13]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[13]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[13]_i_2_n_0\
    );
\AxiReadDataData_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[13]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[13]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[13]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[13]_i_3_n_0\
    );
\AxiReadDataData_DatReg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[13]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[13]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[13]_i_4_n_0\
    );
\AxiReadDataData_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[14]\,
      I3 => \AxiReadDataData_DatReg[14]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[14]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[14]_i_1_n_0\
    );
\AxiReadDataData_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[14]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[14]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[14]_i_2_n_0\
    );
\AxiReadDataData_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[14]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[14]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[14]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[14]_i_3_n_0\
    );
\AxiReadDataData_DatReg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[14]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[14]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[14]_i_4_n_0\
    );
\AxiReadDataData_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[15]\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[15]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[15]_i_1_n_0\
    );
\AxiReadDataData_DatReg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[15]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[15]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[15]_i_2_n_0\
    );
\AxiReadDataData_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[15]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[15]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[15]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[15]_i_3_n_0\
    );
\AxiReadDataData_DatReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[15]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[15]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[15]_i_4_n_0\
    );
\AxiReadDataData_DatReg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[15]_i_5_n_0\
    );
\AxiReadDataData_DatReg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[15]_i_6_n_0\
    );
\AxiReadDataData_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222002000200020"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => \AxiReadDataData_DatReg[16]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => \AxiReadDataData_DatReg[16]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_1_n_0\
    );
\AxiReadDataData_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFFFFF43734373"
    )
        port map (
      I0 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[16]\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[16]\,
      I4 => \SigGenPeriodValueH_DatReg_reg_n_0_[16]\,
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[16]_i_2_n_0\
    );
\AxiReadDataData_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[16]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[16]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[16]\,
      O => \AxiReadDataData_DatReg[16]_i_3_n_0\
    );
\AxiReadDataData_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[17]\,
      I3 => \AxiReadDataData_DatReg[17]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[17]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_1_n_0\
    );
\AxiReadDataData_DatReg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[17]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[17]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[17]_i_2_n_0\
    );
\AxiReadDataData_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[17]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[17]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[17]\,
      O => \AxiReadDataData_DatReg[17]_i_3_n_0\
    );
\AxiReadDataData_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[18]\,
      I3 => \AxiReadDataData_DatReg[18]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[18]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[18]_i_1_n_0\
    );
\AxiReadDataData_DatReg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[18]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[18]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[18]_i_2_n_0\
    );
\AxiReadDataData_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[18]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[18]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[18]\,
      O => \AxiReadDataData_DatReg[18]_i_3_n_0\
    );
\AxiReadDataData_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[19]\,
      I3 => \AxiReadDataData_DatReg[19]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[19]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[19]_i_1_n_0\
    );
\AxiReadDataData_DatReg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[19]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[19]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[19]_i_2_n_0\
    );
\AxiReadDataData_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[19]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[19]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[19]\,
      O => \AxiReadDataData_DatReg[19]_i_3_n_0\
    );
\AxiReadDataData_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      I2 => Signal_Val,
      I3 => \AxiReadDataData_DatReg[1]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_1_n_0\
    );
\AxiReadDataData_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFBFAEBFAEBEB"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[1]_i_2_n_0\
    );
\AxiReadDataData_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => \SigGenCableDelay_DatReg_reg_n_0_[1]\,
      I5 => \AxiReadDataData_DatReg[1]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_3_n_0\
    );
\AxiReadDataData_DatReg[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(0),
      I1 => AxiReadAddrAddress_AdrIn(1),
      O => \AxiReadDataData_DatReg[1]_i_4_n_0\
    );
\AxiReadDataData_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC00000"
    )
        port map (
      I0 => \SigGenRepeatCount_DatReg_reg_n_0_[1]\,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[1]\,
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[1]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[1]_i_5_n_0\
    );
\AxiReadDataData_DatReg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFBA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => Reg(1),
      I3 => \AxiReadDataData_DatReg[1]_i_8_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(3),
      I5 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[1]_i_6_n_0\
    );
\AxiReadDataData_DatReg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[1]\,
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[1]_i_7_n_0\
    );
\AxiReadDataData_DatReg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFC0AA0000C0AA"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \SigGenStartTimeValueH_DatReg_reg_n_0_[1]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => AxiReadAddrAddress_AdrIn(4),
      I5 => \SigGenPeriodValueL_DatReg_reg_n_0_[1]\,
      O => \AxiReadDataData_DatReg[1]_i_8_n_0\
    );
\AxiReadDataData_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[20]\,
      I3 => \AxiReadDataData_DatReg[20]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[20]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[20]_i_1_n_0\
    );
\AxiReadDataData_DatReg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[20]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[20]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[20]_i_2_n_0\
    );
\AxiReadDataData_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[20]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[20]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[20]\,
      O => \AxiReadDataData_DatReg[20]_i_3_n_0\
    );
\AxiReadDataData_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[21]\,
      I3 => \AxiReadDataData_DatReg[21]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[21]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[21]_i_1_n_0\
    );
\AxiReadDataData_DatReg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[21]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[21]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[21]_i_2_n_0\
    );
\AxiReadDataData_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[21]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[21]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[21]\,
      O => \AxiReadDataData_DatReg[21]_i_3_n_0\
    );
\AxiReadDataData_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[22]\,
      I3 => \AxiReadDataData_DatReg[22]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[22]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[22]_i_1_n_0\
    );
\AxiReadDataData_DatReg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[22]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[22]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[22]_i_2_n_0\
    );
\AxiReadDataData_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[22]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[22]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[22]\,
      O => \AxiReadDataData_DatReg[22]_i_3_n_0\
    );
\AxiReadDataData_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[23]\,
      I3 => \AxiReadDataData_DatReg[23]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[23]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[23]_i_1_n_0\
    );
\AxiReadDataData_DatReg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[23]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[23]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[23]_i_2_n_0\
    );
\AxiReadDataData_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[23]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[23]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[23]\,
      O => \AxiReadDataData_DatReg[23]_i_3_n_0\
    );
\AxiReadDataData_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[24]\,
      I3 => \AxiReadDataData_DatReg[24]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[24]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[24]_i_1_n_0\
    );
\AxiReadDataData_DatReg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[24]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[24]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[24]_i_2_n_0\
    );
\AxiReadDataData_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[24]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[24]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[24]\,
      O => \AxiReadDataData_DatReg[24]_i_3_n_0\
    );
\AxiReadDataData_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[25]\,
      I3 => \AxiReadDataData_DatReg[25]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[25]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[25]_i_1_n_0\
    );
\AxiReadDataData_DatReg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[25]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[25]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[25]_i_2_n_0\
    );
\AxiReadDataData_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[25]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[25]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[25]\,
      O => \AxiReadDataData_DatReg[25]_i_3_n_0\
    );
\AxiReadDataData_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[26]\,
      I3 => \AxiReadDataData_DatReg[26]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[26]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[26]_i_1_n_0\
    );
\AxiReadDataData_DatReg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[26]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[26]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[26]_i_2_n_0\
    );
\AxiReadDataData_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[26]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[26]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[26]\,
      O => \AxiReadDataData_DatReg[26]_i_3_n_0\
    );
\AxiReadDataData_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[27]\,
      I3 => \AxiReadDataData_DatReg[27]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[27]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[27]_i_1_n_0\
    );
\AxiReadDataData_DatReg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[27]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[27]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[27]_i_2_n_0\
    );
\AxiReadDataData_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[27]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[27]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[27]\,
      O => \AxiReadDataData_DatReg[27]_i_3_n_0\
    );
\AxiReadDataData_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[28]\,
      I3 => \AxiReadDataData_DatReg[28]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[28]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[28]_i_1_n_0\
    );
\AxiReadDataData_DatReg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[28]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[28]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[28]_i_2_n_0\
    );
\AxiReadDataData_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[28]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[28]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[28]\,
      O => \AxiReadDataData_DatReg[28]_i_3_n_0\
    );
\AxiReadDataData_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[29]\,
      I3 => \AxiReadDataData_DatReg[29]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[29]_i_1_n_0\
    );
\AxiReadDataData_DatReg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[29]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[29]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[29]_i_2_n_0\
    );
\AxiReadDataData_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[29]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[29]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[29]\,
      O => \AxiReadDataData_DatReg[29]_i_3_n_0\
    );
\AxiReadDataData_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[2]\,
      I3 => \AxiReadDataData_DatReg[2]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[2]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_1_n_0\
    );
\AxiReadDataData_DatReg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[2]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[2]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[2]_i_2_n_0\
    );
\AxiReadDataData_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[2]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[2]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[2]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_3_n_0\
    );
\AxiReadDataData_DatReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[2]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[2]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[2]_i_4_n_0\
    );
\AxiReadDataData_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[30]\,
      I3 => \AxiReadDataData_DatReg[30]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[30]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[30]_i_1_n_0\
    );
\AxiReadDataData_DatReg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[30]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[30]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[30]_i_2_n_0\
    );
\AxiReadDataData_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[30]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[30]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_3_n_0\
    );
\AxiReadDataData_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      I1 => AxiReadDataValid_ValReg,
      I2 => AxiReadAddrAddress_AdrIn(0),
      I3 => AxiReadAddrAddress_AdrIn(1),
      I4 => \AxiReadDataData_DatReg[31]_i_5_n_0\,
      O => AxiReadDataData_DatReg
    );
\AxiReadDataData_DatReg[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[31]_i_10_n_0\
    );
\AxiReadDataData_DatReg[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(15),
      I1 => AxiReadAddrAddress_AdrIn(14),
      I2 => AxiReadAddrAddress_AdrIn(13),
      I3 => AxiReadAddrAddress_AdrIn(7),
      I4 => AxiReadAddrAddress_AdrIn(8),
      O => \AxiReadDataData_DatReg[31]_i_11_n_0\
    );
\AxiReadDataData_DatReg[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[31]_i_12_n_0\
    );
\AxiReadDataData_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[31]\,
      I3 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_9_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_10_n_0\,
      O => \AxiReadDataData_DatReg[31]_i_2_n_0\
    );
\AxiReadDataData_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_11_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(12),
      I2 => AxiReadAddrAddress_AdrIn(11),
      I3 => AxiReadAddrAddress_AdrIn(10),
      I4 => AxiReadAddrAddress_AdrIn(9),
      O => \AxiReadDataData_DatReg[31]_i_3_n_0\
    );
\AxiReadDataData_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiReadAddrValid_ValIn,
      O => AxiReadDataValid_ValReg
    );
\AxiReadDataData_DatReg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B75F5"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[31]_i_5_n_0\
    );
\AxiReadDataData_DatReg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(1),
      I2 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataData_DatReg[31]_i_6_n_0\
    );
\AxiReadDataData_DatReg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(6),
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[31]_i_7_n_0\
    );
\AxiReadDataData_DatReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[31]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[31]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[31]_i_8_n_0\
    );
\AxiReadDataData_DatReg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \SigGenPeriodValueL_DatReg_reg_n_0_[31]\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[31]\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\,
      I5 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[31]\,
      O => \AxiReadDataData_DatReg[31]_i_9_n_0\
    );
\AxiReadDataData_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[3]\,
      I3 => \AxiReadDataData_DatReg[3]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[3]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_1_n_0\
    );
\AxiReadDataData_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[3]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[3]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[3]_i_2_n_0\
    );
\AxiReadDataData_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[3]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[3]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[3]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_3_n_0\
    );
\AxiReadDataData_DatReg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[3]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[3]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[3]_i_4_n_0\
    );
\AxiReadDataData_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[4]\,
      I3 => \AxiReadDataData_DatReg[4]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[4]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_1_n_0\
    );
\AxiReadDataData_DatReg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[4]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[4]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[4]_i_2_n_0\
    );
\AxiReadDataData_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[4]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[4]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[4]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_3_n_0\
    );
\AxiReadDataData_DatReg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[4]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[4]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[4]_i_4_n_0\
    );
\AxiReadDataData_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[5]\,
      I3 => \AxiReadDataData_DatReg[5]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[5]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_1_n_0\
    );
\AxiReadDataData_DatReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[5]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[5]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[5]_i_2_n_0\
    );
\AxiReadDataData_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[5]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[5]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[5]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_3_n_0\
    );
\AxiReadDataData_DatReg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[5]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[5]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[5]_i_4_n_0\
    );
\AxiReadDataData_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[6]\,
      I3 => \AxiReadDataData_DatReg[6]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[6]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_1_n_0\
    );
\AxiReadDataData_DatReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[6]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[6]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[6]_i_2_n_0\
    );
\AxiReadDataData_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[6]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[6]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[6]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_3_n_0\
    );
\AxiReadDataData_DatReg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[6]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[6]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[6]_i_4_n_0\
    );
\AxiReadDataData_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[7]\,
      I3 => \AxiReadDataData_DatReg[7]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[7]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_1_n_0\
    );
\AxiReadDataData_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[7]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[7]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[7]_i_2_n_0\
    );
\AxiReadDataData_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[7]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[7]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[7]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_3_n_0\
    );
\AxiReadDataData_DatReg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[7]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[7]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[7]_i_4_n_0\
    );
\AxiReadDataData_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[8]\,
      I3 => \AxiReadDataData_DatReg[8]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[8]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[8]_i_1_n_0\
    );
\AxiReadDataData_DatReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[8]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[8]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[8]_i_2_n_0\
    );
\AxiReadDataData_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[8]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[8]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[8]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[8]_i_3_n_0\
    );
\AxiReadDataData_DatReg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[8]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[8]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[8]_i_4_n_0\
    );
\AxiReadDataData_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I2 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[9]\,
      I3 => \AxiReadDataData_DatReg[9]_i_2_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[9]_i_3_n_0\,
      O => \AxiReadDataData_DatReg[9]_i_1_n_0\
    );
\AxiReadDataData_DatReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2800000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \SigGenPeriodValueH_DatReg_reg_n_0_[9]\,
      I3 => \SigGenStartTimeValueH_DatReg_reg_n_0_[9]\,
      I4 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[9]_i_2_n_0\
    );
\AxiReadDataData_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[9]_i_4_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I3 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[9]\,
      I4 => \SigGenRepeatCount_DatReg_reg_n_0_[9]\,
      I5 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[9]_i_3_n_0\
    );
\AxiReadDataData_DatReg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \SigGenCableDelay_DatReg_reg_n_0_[9]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\,
      I2 => \SigGenPeriodValueL_DatReg_reg_n_0_[9]\,
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(6),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[9]_i_4_n_0\
    );
\AxiReadDataData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[0]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(0)
    );
\AxiReadDataData_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[10]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(10)
    );
\AxiReadDataData_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[11]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(11)
    );
\AxiReadDataData_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[12]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(12)
    );
\AxiReadDataData_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[13]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(13)
    );
\AxiReadDataData_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[14]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(14)
    );
\AxiReadDataData_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[15]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(15)
    );
\AxiReadDataData_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[16]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(16)
    );
\AxiReadDataData_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[17]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(17)
    );
\AxiReadDataData_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[18]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(18)
    );
\AxiReadDataData_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[19]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(19)
    );
\AxiReadDataData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[1]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(1)
    );
\AxiReadDataData_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[20]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(20)
    );
\AxiReadDataData_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[21]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(21)
    );
\AxiReadDataData_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[22]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(22)
    );
\AxiReadDataData_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[23]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(23)
    );
\AxiReadDataData_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[24]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(24)
    );
\AxiReadDataData_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[25]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(25)
    );
\AxiReadDataData_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[26]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(26)
    );
\AxiReadDataData_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[27]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(27)
    );
\AxiReadDataData_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[28]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(28)
    );
\AxiReadDataData_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[29]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(29)
    );
\AxiReadDataData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[2]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(2)
    );
\AxiReadDataData_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[30]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(30)
    );
\AxiReadDataData_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[31]_i_2_n_0\,
      Q => AxiReadDataData_DatOut(31)
    );
\AxiReadDataData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[3]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(3)
    );
\AxiReadDataData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[4]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(4)
    );
\AxiReadDataData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[5]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(5)
    );
\AxiReadDataData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[6]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(6)
    );
\AxiReadDataData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[7]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(7)
    );
\AxiReadDataData_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[8]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(8)
    );
\AxiReadDataData_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataData_DatReg[9]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(9)
    );
\AxiReadDataResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I1 => Axi_AccessState_StaReg(0),
      I2 => Axi_AccessState_StaReg(1),
      I3 => \^axireadaddrready_rdyreg_reg_0\,
      I4 => AxiReadAddrValid_ValIn,
      I5 => \^axireaddataresponse_datout\(0),
      O => \AxiReadDataResponse_DatReg[1]_i_1_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBEEEEEFEBEEEA"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_3_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(4),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataResponse_DatReg[1]_i_2_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(0),
      I1 => AxiReadAddrAddress_AdrIn(1),
      I2 => \AxiReadDataData_DatReg[31]_i_3_n_0\,
      O => \AxiReadDataResponse_DatReg[1]_i_3_n_0\
    );
\AxiReadDataResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiReadDataResponse_DatReg[1]_i_1_n_0\,
      Q => \^axireaddataresponse_datout\(0)
    );
AxiReadDataValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F880F000F00"
    )
        port map (
      I0 => AxiReadAddrValid_ValIn,
      I1 => \^axireadaddrready_rdyreg_reg_0\,
      I2 => AxiReadDataReady_RdyIn,
      I3 => \^axireaddatavalid_valout\,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => AxiReadDataValid_ValReg_i_1_n_0
    );
AxiReadDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiReadDataValid_ValReg_i_1_n_0,
      Q => \^axireaddatavalid_valout\
    );
AxiWriteAddrReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C0CAC"
    )
        port map (
      I0 => AxiWriteDataValid_ValIn,
      I1 => \^axiwriteaddrready_rdyreg_reg_0\,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => Axi_AccessState_StaReg(0),
      I4 => Axi_AccessState_StaReg(1),
      O => AxiWriteAddrReady_RdyReg_i_1_n_0
    );
AxiWriteAddrReady_RdyReg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SysRstN_RstIn,
      O => AxiWriteAddrReady_RdyReg_i_2_n_0
    );
AxiWriteAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteAddrReady_RdyReg_i_1_n_0,
      Q => \^axiwriteaddrready_rdyreg_reg_0\
    );
AxiWriteDataReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303030B8"
    )
        port map (
      I0 => AxiWriteAddrValid_ValIn,
      I1 => AxiWriteDataValid_ValIn,
      I2 => \^axiwritedataready_rdyreg_reg_0\,
      I3 => Axi_AccessState_StaReg(0),
      I4 => Axi_AccessState_StaReg(1),
      O => AxiWriteDataReady_RdyReg_i_1_n_0
    );
AxiWriteDataReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataReady_RdyReg_i_1_n_0,
      Q => \^axiwritedataready_rdyreg_reg_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(0),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I4 => AxiWriteRespValid_ValReg,
      I5 => \^axiwriterespresponse_datout\(0),
      O => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEBEEEFEEEBEA"
    )
        port map (
      I0 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(6),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      I5 => AxiWriteAddrAddress_AdrIn(2),
      O => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(8),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      O => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\
    );
\AxiWriteRespResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\,
      Q => \^axiwriterespresponse_datout\(0)
    );
AxiWriteRespValid_ValReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiWriteRespReady_RdyIn,
      I2 => \^axiwriterespvalid_valout\,
      O => AxiWriteRespValid_ValReg_i_1_n_0
    );
AxiWriteRespValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(1),
      I1 => Axi_AccessState_StaReg(0),
      I2 => \^axiwriteaddrready_rdyreg_reg_0\,
      I3 => AxiWriteAddrValid_ValIn,
      I4 => AxiWriteDataValid_ValIn,
      I5 => \^axiwritedataready_rdyreg_reg_0\,
      O => AxiWriteRespValid_ValReg
    );
AxiWriteRespValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteRespValid_ValReg_i_1_n_0,
      Q => \^axiwriterespvalid_valout\
    );
\ClockTime_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(11),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[11]\,
      O => \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(10),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[10]\,
      O => \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(9),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[9]\,
      O => \ClockTime_Nanosecond_DatReg[11]_i_6_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(8),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[8]\,
      O => \ClockTime_Nanosecond_DatReg[11]_i_7_n_0\
    );
\ClockTime_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[15]\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[15]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[15]\(2),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[15]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(15),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[15]\,
      O => \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(14),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[14]\,
      O => \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(13),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[13]\,
      O => \ClockTime_Nanosecond_DatReg[15]_i_6_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(12),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[12]\,
      O => \ClockTime_Nanosecond_DatReg[15]_i_7_n_0\
    );
\ClockTime_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[19]\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[19]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[19]\(2),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[19]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(2),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[27]\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[27]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEF11000000"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(2),
      I2 => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \^clocktime_nanosecond_datin[27]\(2),
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[27]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[31]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[31]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF10"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(2),
      I1 => \^clocktime_nanosecond_datin[23]\(1),
      I2 => \ClockTime_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_3_n_0\,
      I4 => \^clocktime_nanosecond_datin[27]\(2),
      O => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\
    );
\ClockTime_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[27]\(1),
      I1 => \^clocktime_nanosecond_datin[27]\(0),
      I2 => \^clocktime_nanosecond_datin[23]\(3),
      O => \ClockTime_Nanosecond_DatReg[29]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFEF00000000"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(2),
      I2 => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \^clocktime_nanosecond_datin[27]\(2),
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[31]_0\(2),
      O => \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFEF00000000"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(3),
      I1 => \^clocktime_nanosecond_datin[31]\(2),
      I2 => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \^clocktime_nanosecond_datin[27]\(2),
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[31]_0\(3),
      O => \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(0),
      I1 => \^clocktime_nanosecond_datin[19]\(3),
      I2 => \^clocktime_nanosecond_datin[19]\(1),
      I3 => \^clocktime_nanosecond_datin[19]\(2),
      O => \ClockTime_Nanosecond_DatReg[31]_i_10_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[15]\(1),
      I1 => \^clocktime_nanosecond_datin[15]\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      O => \ClockTime_Nanosecond_DatReg[31]_i_11_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7FFF7F"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[23]\(3),
      I1 => \^clocktime_nanosecond_datin[27]\(0),
      I2 => \^clocktime_nanosecond_datin[27]\(1),
      I3 => \ClockTime_Nanosecond_DatReg[31]_i_7_n_0\,
      I4 => \^clocktime_nanosecond_datin[23]\(1),
      I5 => \^clocktime_nanosecond_datin[23]\(2),
      O => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^clocktime_nanosecond_datin[31]\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(0),
      I2 => \^clocktime_nanosecond_datin[27]\(3),
      O => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFBF"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg[31]_i_10_n_0\,
      I1 => \^clocktime_nanosecond_datin[15]\(3),
      I2 => \^clocktime_nanosecond_datin[15]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[31]_i_11_n_0\,
      I4 => \^clocktime_nanosecond_datin[19]\(2),
      I5 => \^clocktime_nanosecond_datin[19]\(0),
      O => \ClockTime_Nanosecond_DatReg[31]_i_7_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(3),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[3]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_2_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(2),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[2]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(1),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[1]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(0),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[0]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(7),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[7]\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_2_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(6),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[6]\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(5),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[5]\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatIn(4),
      I1 => \SigGenCableDelay_DatReg_reg_n_0_[4]\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_0\(0),
      O => \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFF02020200"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^clocktime_nanosecond_datin[31]\(3),
      I2 => \^clocktime_nanosecond_datin[31]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_0\(1),
      O => \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_7\,
      Q => ClockTime_Nanosecond_DatReg(0)
    );
\ClockTime_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(10)
    );
\ClockTime_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(11)
    );
\ClockTime_Nanosecond_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Nanosecond_DatIn(11 downto 8),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[11]_i_6_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[11]_i_7_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(12)
    );
\ClockTime_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(13)
    );
\ClockTime_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(14)
    );
\ClockTime_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(15)
    );
\ClockTime_Nanosecond_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Nanosecond_DatIn(15 downto 12),
      O(3 downto 0) => \^clocktime_nanosecond_datin[15]\(3 downto 0),
      S(3) => \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[15]_i_6_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[15]_i_7_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(16)
    );
\ClockTime_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(17)
    );
\ClockTime_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(18)
    );
\ClockTime_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(19)
    );
\ClockTime_Nanosecond_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^clocktime_nanosecond_datin[19]\(3 downto 0),
      S(3 downto 0) => ClockTime_Nanosecond_DatIn(19 downto 16)
    );
\ClockTime_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_6\,
      Q => ClockTime_Nanosecond_DatReg(1)
    );
\ClockTime_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(20)
    );
\ClockTime_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(21)
    );
\ClockTime_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(22)
    );
\ClockTime_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(23)
    );
\ClockTime_Nanosecond_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^clocktime_nanosecond_datin[23]\(3 downto 0),
      S(3 downto 0) => ClockTime_Nanosecond_DatIn(23 downto 20)
    );
\ClockTime_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(24)
    );
\ClockTime_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(25)
    );
\ClockTime_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(26)
    );
\ClockTime_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(27)
    );
\ClockTime_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(28)
    );
\ClockTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(29)
    );
\ClockTime_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_5\,
      Q => ClockTime_Nanosecond_DatReg(2)
    );
\ClockTime_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(30)
    );
\ClockTime_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(31)
    );
\ClockTime_Nanosecond_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_0\,
      CO(3) => \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^clocktime_nanosecond_datin[31]\(3 downto 0),
      S(3 downto 0) => ClockTime_Nanosecond_DatIn(31 downto 28)
    );
\ClockTime_Nanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^clocktime_nanosecond_datin[27]\(3 downto 0),
      S(3 downto 0) => ClockTime_Nanosecond_DatIn(27 downto 24)
    );
\ClockTime_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_4\,
      Q => ClockTime_Nanosecond_DatReg(3)
    );
\ClockTime_Nanosecond_DatReg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Nanosecond_DatIn(3 downto 0),
      O(3) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_7\,
      S(3) => \ClockTime_Nanosecond_DatReg[3]_i_2_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_7\,
      Q => ClockTime_Nanosecond_DatReg(4)
    );
\ClockTime_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_6\,
      Q => ClockTime_Nanosecond_DatReg(5)
    );
\ClockTime_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_5\,
      Q => ClockTime_Nanosecond_DatReg(6)
    );
\ClockTime_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_4\,
      Q => ClockTime_Nanosecond_DatReg(7)
    );
\ClockTime_Nanosecond_DatReg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[3]_i_1_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Nanosecond_DatIn(7 downto 4),
      O(3) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[7]_i_1_n_7\,
      S(3) => \ClockTime_Nanosecond_DatReg[7]_i_2_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[7]_i_4_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[7]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(8)
    );
\ClockTime_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => ClockTime_Nanosecond_DatReg(9)
    );
\ClockTime_Second_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555559A99"
    )
        port map (
      I0 => ClockTime_Second_DatIn(0),
      I1 => \ClockTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I2 => \^clocktime_nanosecond_datin[27]\(2),
      I3 => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \^clocktime_nanosecond_datin[31]\(2),
      I5 => \^clocktime_nanosecond_datin[31]\(3),
      O => \ClockTime_Second_DatReg[3]_i_2_n_0\
    );
\ClockTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(0),
      Q => \ClockTime_Second_DatReg_reg_n_0_[0]\
    );
\ClockTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(10),
      Q => \ClockTime_Second_DatReg_reg_n_0_[10]\
    );
\ClockTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(11),
      Q => \ClockTime_Second_DatReg_reg_n_0_[11]\
    );
\ClockTime_Second_DatReg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[7]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[11]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[11]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[11]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(11 downto 8),
      S(3 downto 0) => ClockTime_Second_DatIn(11 downto 8)
    );
\ClockTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(12),
      Q => \ClockTime_Second_DatReg_reg_n_0_[12]\
    );
\ClockTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(13),
      Q => \ClockTime_Second_DatReg_reg_n_0_[13]\
    );
\ClockTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(14),
      Q => \ClockTime_Second_DatReg_reg_n_0_[14]\
    );
\ClockTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(15),
      Q => \ClockTime_Second_DatReg_reg_n_0_[15]\
    );
\ClockTime_Second_DatReg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[11]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[15]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[15]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[15]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(15 downto 12),
      S(3 downto 0) => ClockTime_Second_DatIn(15 downto 12)
    );
\ClockTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(16),
      Q => \ClockTime_Second_DatReg_reg_n_0_[16]\
    );
\ClockTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(17),
      Q => \ClockTime_Second_DatReg_reg_n_0_[17]\
    );
\ClockTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(18),
      Q => \ClockTime_Second_DatReg_reg_n_0_[18]\
    );
\ClockTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(19),
      Q => \ClockTime_Second_DatReg_reg_n_0_[19]\
    );
\ClockTime_Second_DatReg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[15]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[19]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[19]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[19]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(19 downto 16),
      S(3 downto 0) => ClockTime_Second_DatIn(19 downto 16)
    );
\ClockTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(1),
      Q => \ClockTime_Second_DatReg_reg_n_0_[1]\
    );
\ClockTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(20),
      Q => \ClockTime_Second_DatReg_reg_n_0_[20]\
    );
\ClockTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(21),
      Q => \ClockTime_Second_DatReg_reg_n_0_[21]\
    );
\ClockTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(22),
      Q => \ClockTime_Second_DatReg_reg_n_0_[22]\
    );
\ClockTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(23),
      Q => \ClockTime_Second_DatReg_reg_n_0_[23]\
    );
\ClockTime_Second_DatReg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[19]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[23]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[23]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[23]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(23 downto 20),
      S(3 downto 0) => ClockTime_Second_DatIn(23 downto 20)
    );
\ClockTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(24),
      Q => \ClockTime_Second_DatReg_reg_n_0_[24]\
    );
\ClockTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(25),
      Q => \ClockTime_Second_DatReg_reg_n_0_[25]\
    );
\ClockTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(26),
      Q => \ClockTime_Second_DatReg_reg_n_0_[26]\
    );
\ClockTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(27),
      Q => \ClockTime_Second_DatReg_reg_n_0_[27]\
    );
\ClockTime_Second_DatReg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[23]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[27]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[27]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[27]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(27 downto 24),
      S(3 downto 0) => ClockTime_Second_DatIn(27 downto 24)
    );
\ClockTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(28),
      Q => \ClockTime_Second_DatReg_reg_n_0_[28]\
    );
\ClockTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(29),
      Q => \ClockTime_Second_DatReg_reg_n_0_[29]\
    );
\ClockTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(2),
      Q => \ClockTime_Second_DatReg_reg_n_0_[2]\
    );
\ClockTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(30),
      Q => \ClockTime_Second_DatReg_reg_n_0_[30]\
    );
\ClockTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(31),
      Q => \ClockTime_Second_DatReg_reg_n_0_[31]\
    );
\ClockTime_Second_DatReg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[27]_i_1_n_0\,
      CO(3) => \NLW_ClockTime_Second_DatReg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ClockTime_Second_DatReg_reg[31]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[31]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(31 downto 28),
      S(3 downto 0) => ClockTime_Second_DatIn(31 downto 28)
    );
\ClockTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(3),
      Q => \ClockTime_Second_DatReg_reg_n_0_[3]\
    );
\ClockTime_Second_DatReg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Second_DatReg_reg[3]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[3]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[3]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ClockTime_Second_DatIn(0),
      O(3 downto 0) => ClockTime_Second_DatReg(3 downto 0),
      S(3 downto 1) => ClockTime_Second_DatIn(3 downto 1),
      S(0) => \ClockTime_Second_DatReg[3]_i_2_n_0\
    );
\ClockTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(4),
      Q => \ClockTime_Second_DatReg_reg_n_0_[4]\
    );
\ClockTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(5),
      Q => \ClockTime_Second_DatReg_reg_n_0_[5]\
    );
\ClockTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(6),
      Q => \ClockTime_Second_DatReg_reg_n_0_[6]\
    );
\ClockTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(7),
      Q => \ClockTime_Second_DatReg_reg_n_0_[7]\
    );
\ClockTime_Second_DatReg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[3]_i_1_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[7]_i_1_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[7]_i_1_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[7]_i_1_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ClockTime_Second_DatReg(7 downto 4),
      S(3 downto 0) => ClockTime_Second_DatIn(7 downto 4)
    );
\ClockTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(8),
      Q => \ClockTime_Second_DatReg_reg_n_0_[8]\
    );
\ClockTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_Second_DatReg(9),
      Q => \ClockTime_Second_DatReg_reg_n_0_[9]\
    );
ClockTime_TimeJump_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_TimeJump_DatIn,
      Q => ClockTime_TimeJump_DatReg
    );
ClockTime_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => ClockTime_ValIn,
      Q => ClockTime_ValReg
    );
Error_EvtReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000400440"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I2 => SigGenState_StaReg(1),
      I3 => SigGenState_StaReg(0),
      I4 => Error_EvtReg1,
      I5 => p_48_in,
      O => Error_EvtReg1_out
    );
Error_EvtReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ClockTime_ValReg,
      I1 => ClockTime_TimeJump_DatReg,
      O => p_48_in
    );
Error_EvtReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => Error_EvtReg1_out,
      Q => Error_EvtReg_reg_n_0
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => AxiWriteAddrReady_RdyReg,
      I1 => AxiWriteRespValid_ValReg,
      I2 => AxiReadDataValid_ValReg,
      I3 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I4 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(1),
      I1 => Axi_AccessState_StaReg(0),
      I2 => AxiWriteAddrValid_ValIn,
      I3 => AxiWriteDataValid_ValIn,
      O => AxiWriteAddrReady_RdyReg
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF070000"
    )
        port map (
      I0 => AxiWriteDataValid_ValIn,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => Axi_AccessState_StaReg(0),
      I3 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => AxiReadAddrValid_ValIn,
      I1 => \^axireadaddrready_rdyreg_reg_0\,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      I4 => AxiWriteRespValid_ValReg,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAEAAAEAAAEAA"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\,
      I1 => p_0_in42_out,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      I4 => \^axiwriterespvalid_valout\,
      I5 => AxiWriteRespReady_RdyIn,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0AFC000"
    )
        port map (
      I0 => \^axireadaddrready_rdyreg_reg_0\,
      I1 => AxiReadDataValid_ValReg0,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      I4 => AxiReadAddrValid_ValIn,
      I5 => AxiWriteAddrReady_RdyReg,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_4_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axiwritedataready_rdyreg_reg_0\,
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => \^axiwriteaddrready_rdyreg_reg_0\,
      O => p_0_in42_out
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AxiReadDataReady_RdyIn,
      I1 => \^axireaddatavalid_valout\,
      O => AxiReadDataValid_ValReg0
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(0)
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(1)
    );
Irq_EvtOut_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenIrqMask_DatReg_reg_n_0_[0]\,
      I1 => \SigGenIrq_DatReg_reg_n_0_[0]\,
      O => Irq_EvtOut
    );
\Period_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[0]\,
      O => \Period_Nanosecond_DatReg[0]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[10]\,
      O => \Period_Nanosecond_DatReg[10]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[11]\,
      O => \Period_Nanosecond_DatReg[11]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[12]\,
      O => \Period_Nanosecond_DatReg[12]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[13]\,
      O => \Period_Nanosecond_DatReg[13]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[14]\,
      O => \Period_Nanosecond_DatReg[14]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[15]\,
      O => \Period_Nanosecond_DatReg[15]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[16]\,
      O => \Period_Nanosecond_DatReg[16]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[17]\,
      O => \Period_Nanosecond_DatReg[17]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[18]\,
      O => \Period_Nanosecond_DatReg[18]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[19]\,
      O => \Period_Nanosecond_DatReg[19]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[1]\,
      O => \Period_Nanosecond_DatReg[1]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[20]\,
      O => \Period_Nanosecond_DatReg[20]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[21]\,
      O => \Period_Nanosecond_DatReg[21]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[22]\,
      O => \Period_Nanosecond_DatReg[22]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[23]\,
      O => \Period_Nanosecond_DatReg[23]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[24]\,
      O => \Period_Nanosecond_DatReg[24]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[25]\,
      O => \Period_Nanosecond_DatReg[25]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[26]\,
      O => \Period_Nanosecond_DatReg[26]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[27]\,
      O => \Period_Nanosecond_DatReg[27]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[28]\,
      O => \Period_Nanosecond_DatReg[28]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[29]\,
      O => \Period_Nanosecond_DatReg[29]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[2]\,
      O => \Period_Nanosecond_DatReg[2]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[30]\,
      O => \Period_Nanosecond_DatReg[30]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[31]\,
      O => \Period_Nanosecond_DatReg[31]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[3]\,
      O => \Period_Nanosecond_DatReg[3]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[4]\,
      O => \Period_Nanosecond_DatReg[4]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[5]\,
      O => \Period_Nanosecond_DatReg[5]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[6]\,
      O => \Period_Nanosecond_DatReg[6]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[7]\,
      O => \Period_Nanosecond_DatReg[7]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[8]\,
      O => \Period_Nanosecond_DatReg[8]_i_1_n_0\
    );
\Period_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueL_DatReg_reg_n_0_[9]\,
      O => \Period_Nanosecond_DatReg[9]_i_1_n_0\
    );
\Period_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(0)
    );
\Period_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(10)
    );
\Period_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(11)
    );
\Period_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(12)
    );
\Period_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(13)
    );
\Period_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(14)
    );
\Period_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(15)
    );
\Period_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(16)
    );
\Period_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(17)
    );
\Period_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(18)
    );
\Period_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(19)
    );
\Period_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(1)
    );
\Period_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(20)
    );
\Period_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(21)
    );
\Period_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(22)
    );
\Period_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(23)
    );
\Period_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(24)
    );
\Period_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(25)
    );
\Period_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(26)
    );
\Period_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(27)
    );
\Period_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(28)
    );
\Period_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(29)
    );
\Period_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(2)
    );
\Period_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(30)
    );
\Period_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(31)
    );
\Period_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(3)
    );
\Period_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(4)
    );
\Period_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(5)
    );
\Period_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(6)
    );
\Period_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(7)
    );
\Period_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(8)
    );
\Period_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => Period_Nanosecond_DatReg(9)
    );
\Period_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[0]\,
      O => \Period_Second_DatReg[0]_i_1_n_0\
    );
\Period_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[10]\,
      O => \Period_Second_DatReg[10]_i_1_n_0\
    );
\Period_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[11]\,
      O => \Period_Second_DatReg[11]_i_1_n_0\
    );
\Period_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[12]\,
      O => \Period_Second_DatReg[12]_i_1_n_0\
    );
\Period_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[13]\,
      O => \Period_Second_DatReg[13]_i_1_n_0\
    );
\Period_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[14]\,
      O => \Period_Second_DatReg[14]_i_1_n_0\
    );
\Period_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[15]\,
      O => \Period_Second_DatReg[15]_i_1_n_0\
    );
\Period_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[16]\,
      O => \Period_Second_DatReg[16]_i_1_n_0\
    );
\Period_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[17]\,
      O => \Period_Second_DatReg[17]_i_1_n_0\
    );
\Period_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[18]\,
      O => \Period_Second_DatReg[18]_i_1_n_0\
    );
\Period_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[19]\,
      O => \Period_Second_DatReg[19]_i_1_n_0\
    );
\Period_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[1]\,
      O => \Period_Second_DatReg[1]_i_1_n_0\
    );
\Period_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[20]\,
      O => \Period_Second_DatReg[20]_i_1_n_0\
    );
\Period_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[21]\,
      O => \Period_Second_DatReg[21]_i_1_n_0\
    );
\Period_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[22]\,
      O => \Period_Second_DatReg[22]_i_1_n_0\
    );
\Period_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[23]\,
      O => \Period_Second_DatReg[23]_i_1_n_0\
    );
\Period_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[24]\,
      O => \Period_Second_DatReg[24]_i_1_n_0\
    );
\Period_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[25]\,
      O => \Period_Second_DatReg[25]_i_1_n_0\
    );
\Period_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[26]\,
      O => \Period_Second_DatReg[26]_i_1_n_0\
    );
\Period_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[27]\,
      O => \Period_Second_DatReg[27]_i_1_n_0\
    );
\Period_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[28]\,
      O => \Period_Second_DatReg[28]_i_1_n_0\
    );
\Period_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[29]\,
      O => \Period_Second_DatReg[29]_i_1_n_0\
    );
\Period_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[2]\,
      O => \Period_Second_DatReg[2]_i_1_n_0\
    );
\Period_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[30]\,
      O => \Period_Second_DatReg[30]_i_1_n_0\
    );
\Period_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[31]\,
      O => \Period_Second_DatReg[31]_i_1_n_0\
    );
\Period_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[3]\,
      O => \Period_Second_DatReg[3]_i_1_n_0\
    );
\Period_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[4]\,
      O => \Period_Second_DatReg[4]_i_1_n_0\
    );
\Period_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[5]\,
      O => \Period_Second_DatReg[5]_i_1_n_0\
    );
\Period_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[6]\,
      O => \Period_Second_DatReg[6]_i_1_n_0\
    );
\Period_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[7]\,
      O => \Period_Second_DatReg[7]_i_1_n_0\
    );
\Period_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[8]\,
      O => \Period_Second_DatReg[8]_i_1_n_0\
    );
\Period_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPeriodValueH_DatReg_reg_n_0_[9]\,
      O => \Period_Second_DatReg[9]_i_1_n_0\
    );
\Period_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[0]_i_1_n_0\,
      Q => Period_Second_DatReg(0)
    );
\Period_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[10]_i_1_n_0\,
      Q => Period_Second_DatReg(10)
    );
\Period_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[11]_i_1_n_0\,
      Q => Period_Second_DatReg(11)
    );
\Period_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[12]_i_1_n_0\,
      Q => Period_Second_DatReg(12)
    );
\Period_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[13]_i_1_n_0\,
      Q => Period_Second_DatReg(13)
    );
\Period_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[14]_i_1_n_0\,
      Q => Period_Second_DatReg(14)
    );
\Period_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[15]_i_1_n_0\,
      Q => Period_Second_DatReg(15)
    );
\Period_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[16]_i_1_n_0\,
      Q => Period_Second_DatReg(16)
    );
\Period_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[17]_i_1_n_0\,
      Q => Period_Second_DatReg(17)
    );
\Period_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[18]_i_1_n_0\,
      Q => Period_Second_DatReg(18)
    );
\Period_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[19]_i_1_n_0\,
      Q => Period_Second_DatReg(19)
    );
\Period_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[1]_i_1_n_0\,
      Q => Period_Second_DatReg(1)
    );
\Period_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[20]_i_1_n_0\,
      Q => Period_Second_DatReg(20)
    );
\Period_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[21]_i_1_n_0\,
      Q => Period_Second_DatReg(21)
    );
\Period_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[22]_i_1_n_0\,
      Q => Period_Second_DatReg(22)
    );
\Period_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[23]_i_1_n_0\,
      Q => Period_Second_DatReg(23)
    );
\Period_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[24]_i_1_n_0\,
      Q => Period_Second_DatReg(24)
    );
\Period_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[25]_i_1_n_0\,
      Q => Period_Second_DatReg(25)
    );
\Period_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[26]_i_1_n_0\,
      Q => Period_Second_DatReg(26)
    );
\Period_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[27]_i_1_n_0\,
      Q => Period_Second_DatReg(27)
    );
\Period_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[28]_i_1_n_0\,
      Q => Period_Second_DatReg(28)
    );
\Period_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[29]_i_1_n_0\,
      Q => Period_Second_DatReg(29)
    );
\Period_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[2]_i_1_n_0\,
      Q => Period_Second_DatReg(2)
    );
\Period_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[30]_i_1_n_0\,
      Q => Period_Second_DatReg(30)
    );
\Period_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[31]_i_1_n_0\,
      Q => Period_Second_DatReg(31)
    );
\Period_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[3]_i_1_n_0\,
      Q => Period_Second_DatReg(3)
    );
\Period_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[4]_i_1_n_0\,
      Q => Period_Second_DatReg(4)
    );
\Period_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[5]_i_1_n_0\,
      Q => Period_Second_DatReg(5)
    );
\Period_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[6]_i_1_n_0\,
      Q => Period_Second_DatReg(6)
    );
\Period_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[7]_i_1_n_0\,
      Q => Period_Second_DatReg(7)
    );
\Period_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[8]_i_1_n_0\,
      Q => Period_Second_DatReg(8)
    );
\Period_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \Period_Second_DatReg[9]_i_1_n_0\,
      Q => Period_Second_DatReg(9)
    );
Polarity_DatReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \SigGenPolarity_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      O => Polarity_DatReg_i_1_n_0
    );
Polarity_DatReg_reg: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      D => Polarity_DatReg_i_1_n_0,
      PRE => AxiWriteAddrReady_RdyReg_i_2_n_0,
      Q => Polarity_DatReg_reg_n_0
    );
\PulseCount_CntReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I2 => \PulseCount_CntReg_reg_n_0_[0]\,
      O => \PulseCount_CntReg[0]_i_1_n_0\
    );
\PulseCount_CntReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[12]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[10]_i_1_n_0\
    );
\PulseCount_CntReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[12]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[11]_i_1_n_0\
    );
\PulseCount_CntReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[12]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[12]_i_1_n_0\
    );
\PulseCount_CntReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[16]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[13]_i_1_n_0\
    );
\PulseCount_CntReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[16]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[14]_i_1_n_0\
    );
\PulseCount_CntReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[16]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[15]_i_1_n_0\
    );
\PulseCount_CntReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[16]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[16]_i_1_n_0\
    );
\PulseCount_CntReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[20]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[17]_i_1_n_0\
    );
\PulseCount_CntReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[20]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[18]_i_1_n_0\
    );
\PulseCount_CntReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[20]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[19]_i_1_n_0\
    );
\PulseCount_CntReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[4]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[1]_i_1_n_0\
    );
\PulseCount_CntReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[20]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[20]_i_1_n_0\
    );
\PulseCount_CntReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[24]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[21]_i_1_n_0\
    );
\PulseCount_CntReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[24]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[22]_i_1_n_0\
    );
\PulseCount_CntReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[24]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[23]_i_1_n_0\
    );
\PulseCount_CntReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[24]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[24]_i_1_n_0\
    );
\PulseCount_CntReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[28]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[25]_i_1_n_0\
    );
\PulseCount_CntReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[28]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[26]_i_1_n_0\
    );
\PulseCount_CntReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[28]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[27]_i_1_n_0\
    );
\PulseCount_CntReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[28]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[28]_i_1_n_0\
    );
\PulseCount_CntReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[31]_i_6_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[29]_i_1_n_0\
    );
\PulseCount_CntReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[4]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[2]_i_1_n_0\
    );
\PulseCount_CntReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[31]_i_6_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[30]_i_1_n_0\
    );
\PulseCount_CntReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => \PulseCount_CntReg[31]_i_3_n_0\,
      I2 => StartTime_Nanosecond_DatReg213_in,
      I3 => PulseCount_CntReg1,
      I4 => StartTime_Nanosecond_DatReg0,
      I5 => \StartTime_Nanosecond_DatReg[31]_i_3_n_0\,
      O => PulseCount_CntReg
    );
\PulseCount_CntReg[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[19]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[18]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[17]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[16]\,
      I4 => \PulseCount_CntReg[31]_i_14_n_0\,
      O => \PulseCount_CntReg[31]_i_10_n_0\
    );
\PulseCount_CntReg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[11]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[10]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[9]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[8]\,
      O => \PulseCount_CntReg[31]_i_11_n_0\
    );
\PulseCount_CntReg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[7]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[6]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[5]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[4]\,
      O => \PulseCount_CntReg[31]_i_12_n_0\
    );
\PulseCount_CntReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[28]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[29]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[31]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[30]\,
      O => \PulseCount_CntReg[31]_i_13_n_0\
    );
\PulseCount_CntReg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[20]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[21]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[22]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[23]\,
      O => \PulseCount_CntReg[31]_i_14_n_0\
    );
\PulseCount_CntReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[31]_i_6_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[31]_i_2_n_0\
    );
\PulseCount_CntReg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => SigGenState_StaReg(0),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[31]_i_3_n_0\
    );
\PulseCount_CntReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \PulseCount_CntReg[31]_i_7_n_0\,
      I1 => \PulseCount_CntReg[31]_i_8_n_0\,
      I2 => \PulseCount_CntReg[31]_i_9_n_0\,
      I3 => \PulseCount_CntReg[31]_i_10_n_0\,
      O => StartTime_Nanosecond_DatReg213_in
    );
\PulseCount_CntReg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_0\,
      I1 => PulseCount_CntReg3,
      I2 => PulseCount_CntReg211_in,
      O => PulseCount_CntReg1
    );
\PulseCount_CntReg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[12]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[13]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[14]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[15]\,
      I4 => \PulseCount_CntReg[31]_i_11_n_0\,
      O => \PulseCount_CntReg[31]_i_7_n_0\
    );
\PulseCount_CntReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[2]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[3]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[0]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[1]\,
      I4 => \PulseCount_CntReg[31]_i_12_n_0\,
      O => \PulseCount_CntReg[31]_i_8_n_0\
    );
\PulseCount_CntReg[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[27]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[26]\,
      I2 => \RepeatCount_DatReg_reg_n_0_[25]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[24]\,
      I4 => \PulseCount_CntReg[31]_i_13_n_0\,
      O => \PulseCount_CntReg[31]_i_9_n_0\
    );
\PulseCount_CntReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[4]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[3]_i_1_n_0\
    );
\PulseCount_CntReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[4]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[4]_i_1_n_0\
    );
\PulseCount_CntReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[8]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[5]_i_1_n_0\
    );
\PulseCount_CntReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[8]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[6]_i_1_n_0\
    );
\PulseCount_CntReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[8]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[7]_i_1_n_0\
    );
\PulseCount_CntReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[8]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[8]_i_1_n_0\
    );
\PulseCount_CntReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \PulseCount_CntReg_reg[12]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      O => \PulseCount_CntReg[9]_i_1_n_0\
    );
\PulseCount_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[0]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[0]\
    );
\PulseCount_CntReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[10]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[10]\
    );
\PulseCount_CntReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[11]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[11]\
    );
\PulseCount_CntReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[12]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[12]\
    );
\PulseCount_CntReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[8]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[12]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[12]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[12]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[12]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[12]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[12]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[12]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[12]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[11]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[10]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[9]\
    );
\PulseCount_CntReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[13]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[13]\
    );
\PulseCount_CntReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[14]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[14]\
    );
\PulseCount_CntReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[15]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[15]\
    );
\PulseCount_CntReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[16]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[16]\
    );
\PulseCount_CntReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[12]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[16]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[16]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[16]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[16]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[16]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[16]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[16]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[16]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[15]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[14]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[13]\
    );
\PulseCount_CntReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[17]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[17]\
    );
\PulseCount_CntReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[18]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[18]\
    );
\PulseCount_CntReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[19]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[19]\
    );
\PulseCount_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[1]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[1]\
    );
\PulseCount_CntReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[20]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[20]\
    );
\PulseCount_CntReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[16]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[20]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[20]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[20]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[20]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[20]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[20]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[20]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[20]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[19]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[18]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[17]\
    );
\PulseCount_CntReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[21]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[21]\
    );
\PulseCount_CntReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[22]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[22]\
    );
\PulseCount_CntReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[23]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[23]\
    );
\PulseCount_CntReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[24]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[24]\
    );
\PulseCount_CntReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[20]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[24]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[24]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[24]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[24]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[24]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[24]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[24]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[24]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[23]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[22]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[21]\
    );
\PulseCount_CntReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[25]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[25]\
    );
\PulseCount_CntReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[26]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[26]\
    );
\PulseCount_CntReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[27]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[27]\
    );
\PulseCount_CntReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[28]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[28]\
    );
\PulseCount_CntReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[24]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[28]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[28]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[28]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[28]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[28]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[28]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[28]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[28]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[27]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[26]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[25]\
    );
\PulseCount_CntReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[29]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[29]\
    );
\PulseCount_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[2]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[2]\
    );
\PulseCount_CntReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[30]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[30]\
    );
\PulseCount_CntReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[31]_i_2_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[31]\
    );
\PulseCount_CntReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_PulseCount_CntReg_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \PulseCount_CntReg_reg[31]_i_6_n_2\,
      CO(0) => \PulseCount_CntReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_PulseCount_CntReg_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \PulseCount_CntReg_reg[31]_i_6_n_5\,
      O(1) => \PulseCount_CntReg_reg[31]_i_6_n_6\,
      O(0) => \PulseCount_CntReg_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \PulseCount_CntReg_reg_n_0_[31]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[30]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[29]\
    );
\PulseCount_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[3]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[3]\
    );
\PulseCount_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[4]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[4]\
    );
\PulseCount_CntReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PulseCount_CntReg_reg[4]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[4]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[4]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[4]_i_2_n_3\,
      CYINIT => \PulseCount_CntReg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[4]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[4]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[4]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[4]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[4]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[3]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[2]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[1]\
    );
\PulseCount_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[5]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[5]\
    );
\PulseCount_CntReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[6]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[6]\
    );
\PulseCount_CntReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[7]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[7]\
    );
\PulseCount_CntReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[8]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[8]\
    );
\PulseCount_CntReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PulseCount_CntReg_reg[4]_i_2_n_0\,
      CO(3) => \PulseCount_CntReg_reg[8]_i_2_n_0\,
      CO(2) => \PulseCount_CntReg_reg[8]_i_2_n_1\,
      CO(1) => \PulseCount_CntReg_reg[8]_i_2_n_2\,
      CO(0) => \PulseCount_CntReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PulseCount_CntReg_reg[8]_i_2_n_4\,
      O(2) => \PulseCount_CntReg_reg[8]_i_2_n_5\,
      O(1) => \PulseCount_CntReg_reg[8]_i_2_n_6\,
      O(0) => \PulseCount_CntReg_reg[8]_i_2_n_7\,
      S(3) => \PulseCount_CntReg_reg_n_0_[8]\,
      S(2) => \PulseCount_CntReg_reg_n_0_[7]\,
      S(1) => \PulseCount_CntReg_reg_n_0_[6]\,
      S(0) => \PulseCount_CntReg_reg_n_0_[5]\
    );
\PulseCount_CntReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PulseCount_CntReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseCount_CntReg[9]_i_1_n_0\,
      Q => \PulseCount_CntReg_reg_n_0_[9]\
    );
\PulseWidth_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[0]\,
      O => \PulseWidth_Nanosecond_DatReg[0]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[10]\,
      O => \PulseWidth_Nanosecond_DatReg[10]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[11]\,
      O => \PulseWidth_Nanosecond_DatReg[11]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[12]\,
      O => \PulseWidth_Nanosecond_DatReg[12]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[13]\,
      O => \PulseWidth_Nanosecond_DatReg[13]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[14]\,
      O => \PulseWidth_Nanosecond_DatReg[14]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[15]\,
      O => \PulseWidth_Nanosecond_DatReg[15]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[16]\,
      O => \PulseWidth_Nanosecond_DatReg[16]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[17]\,
      O => \PulseWidth_Nanosecond_DatReg[17]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[18]\,
      O => \PulseWidth_Nanosecond_DatReg[18]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[19]\,
      O => \PulseWidth_Nanosecond_DatReg[19]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[1]\,
      O => \PulseWidth_Nanosecond_DatReg[1]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[20]\,
      O => \PulseWidth_Nanosecond_DatReg[20]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[21]\,
      O => \PulseWidth_Nanosecond_DatReg[21]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[22]\,
      O => \PulseWidth_Nanosecond_DatReg[22]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[23]\,
      O => \PulseWidth_Nanosecond_DatReg[23]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[24]\,
      O => \PulseWidth_Nanosecond_DatReg[24]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[25]\,
      O => \PulseWidth_Nanosecond_DatReg[25]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[26]\,
      O => \PulseWidth_Nanosecond_DatReg[26]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[27]\,
      O => \PulseWidth_Nanosecond_DatReg[27]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[28]\,
      O => \PulseWidth_Nanosecond_DatReg[28]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[29]\,
      O => \PulseWidth_Nanosecond_DatReg[29]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[2]\,
      O => \PulseWidth_Nanosecond_DatReg[2]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[30]\,
      O => \PulseWidth_Nanosecond_DatReg[30]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[31]\,
      O => \PulseWidth_Nanosecond_DatReg[31]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[3]\,
      O => \PulseWidth_Nanosecond_DatReg[3]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[4]\,
      O => \PulseWidth_Nanosecond_DatReg[4]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[5]\,
      O => \PulseWidth_Nanosecond_DatReg[5]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[6]\,
      O => \PulseWidth_Nanosecond_DatReg[6]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[7]\,
      O => \PulseWidth_Nanosecond_DatReg[7]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[8]\,
      O => \PulseWidth_Nanosecond_DatReg[8]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueL_DatReg_reg_n_0_[9]\,
      O => \PulseWidth_Nanosecond_DatReg[9]_i_1_n_0\
    );
\PulseWidth_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(0)
    );
\PulseWidth_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(10)
    );
\PulseWidth_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(11)
    );
\PulseWidth_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(12)
    );
\PulseWidth_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(13)
    );
\PulseWidth_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(14)
    );
\PulseWidth_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(15)
    );
\PulseWidth_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(16)
    );
\PulseWidth_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(17)
    );
\PulseWidth_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(18)
    );
\PulseWidth_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(19)
    );
\PulseWidth_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(1)
    );
\PulseWidth_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(20)
    );
\PulseWidth_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(21)
    );
\PulseWidth_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(22)
    );
\PulseWidth_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(23)
    );
\PulseWidth_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(24)
    );
\PulseWidth_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(25)
    );
\PulseWidth_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(26)
    );
\PulseWidth_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(27)
    );
\PulseWidth_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(28)
    );
\PulseWidth_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(29)
    );
\PulseWidth_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(2)
    );
\PulseWidth_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(30)
    );
\PulseWidth_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(31)
    );
\PulseWidth_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(3)
    );
\PulseWidth_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(4)
    );
\PulseWidth_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(5)
    );
\PulseWidth_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(6)
    );
\PulseWidth_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(7)
    );
\PulseWidth_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(8)
    );
\PulseWidth_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => PulseWidth_Nanosecond_DatReg(9)
    );
\PulseWidth_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[0]\,
      O => \PulseWidth_Second_DatReg[0]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[10]\,
      O => \PulseWidth_Second_DatReg[10]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[11]\,
      O => \PulseWidth_Second_DatReg[11]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[12]\,
      O => \PulseWidth_Second_DatReg[12]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[13]\,
      O => \PulseWidth_Second_DatReg[13]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[14]\,
      O => \PulseWidth_Second_DatReg[14]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[15]\,
      O => \PulseWidth_Second_DatReg[15]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[16]\,
      O => \PulseWidth_Second_DatReg[16]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[17]\,
      O => \PulseWidth_Second_DatReg[17]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[18]\,
      O => \PulseWidth_Second_DatReg[18]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[19]\,
      O => \PulseWidth_Second_DatReg[19]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[1]\,
      O => \PulseWidth_Second_DatReg[1]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[20]\,
      O => \PulseWidth_Second_DatReg[20]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[21]\,
      O => \PulseWidth_Second_DatReg[21]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[22]\,
      O => \PulseWidth_Second_DatReg[22]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[23]\,
      O => \PulseWidth_Second_DatReg[23]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[24]\,
      O => \PulseWidth_Second_DatReg[24]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[25]\,
      O => \PulseWidth_Second_DatReg[25]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[26]\,
      O => \PulseWidth_Second_DatReg[26]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[27]\,
      O => \PulseWidth_Second_DatReg[27]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[28]\,
      O => \PulseWidth_Second_DatReg[28]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[29]\,
      O => \PulseWidth_Second_DatReg[29]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[2]\,
      O => \PulseWidth_Second_DatReg[2]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[30]\,
      O => \PulseWidth_Second_DatReg[30]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[31]\,
      O => \PulseWidth_Second_DatReg[31]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[3]\,
      O => \PulseWidth_Second_DatReg[3]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[4]\,
      O => \PulseWidth_Second_DatReg[4]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[5]\,
      O => \PulseWidth_Second_DatReg[5]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[6]\,
      O => \PulseWidth_Second_DatReg[6]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[7]\,
      O => \PulseWidth_Second_DatReg[7]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[8]\,
      O => \PulseWidth_Second_DatReg[8]_i_1_n_0\
    );
\PulseWidth_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Signal_Val,
      I1 => \SigGenPulseWidthValueH_DatReg_reg_n_0_[9]\,
      O => \PulseWidth_Second_DatReg[9]_i_1_n_0\
    );
\PulseWidth_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[0]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[0]\
    );
\PulseWidth_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[10]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[10]\
    );
\PulseWidth_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[11]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[11]\
    );
\PulseWidth_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[12]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[12]\
    );
\PulseWidth_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[13]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[13]\
    );
\PulseWidth_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[14]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[14]\
    );
\PulseWidth_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[15]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[15]\
    );
\PulseWidth_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[16]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[16]\
    );
\PulseWidth_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[17]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[17]\
    );
\PulseWidth_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[18]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[18]\
    );
\PulseWidth_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[19]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[19]\
    );
\PulseWidth_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[1]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[1]\
    );
\PulseWidth_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[20]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[20]\
    );
\PulseWidth_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[21]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[21]\
    );
\PulseWidth_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[22]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[22]\
    );
\PulseWidth_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[23]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[23]\
    );
\PulseWidth_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[24]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[24]\
    );
\PulseWidth_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[25]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[25]\
    );
\PulseWidth_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[26]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[26]\
    );
\PulseWidth_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[27]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[27]\
    );
\PulseWidth_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[28]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[28]\
    );
\PulseWidth_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[29]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[29]\
    );
\PulseWidth_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[2]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[2]\
    );
\PulseWidth_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[30]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[30]\
    );
\PulseWidth_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[31]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[31]\
    );
\PulseWidth_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[3]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[3]\
    );
\PulseWidth_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[4]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[4]\
    );
\PulseWidth_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[5]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[5]\
    );
\PulseWidth_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[6]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[6]\
    );
\PulseWidth_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[7]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[7]\
    );
\PulseWidth_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[8]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[8]\
    );
\PulseWidth_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \PulseWidth_Second_DatReg[9]_i_1_n_0\,
      Q => \PulseWidth_Second_DatReg_reg_n_0_[9]\
    );
\RepeatCount_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[0]\,
      O => \p_1_in__0\(0)
    );
\RepeatCount_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[10]\,
      O => \p_1_in__0\(10)
    );
\RepeatCount_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[11]\,
      O => \p_1_in__0\(11)
    );
\RepeatCount_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[12]\,
      O => \p_1_in__0\(12)
    );
\RepeatCount_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[13]\,
      O => \p_1_in__0\(13)
    );
\RepeatCount_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[14]\,
      O => \p_1_in__0\(14)
    );
\RepeatCount_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[15]\,
      O => \p_1_in__0\(15)
    );
\RepeatCount_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[16]\,
      O => \p_1_in__0\(16)
    );
\RepeatCount_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[17]\,
      O => \p_1_in__0\(17)
    );
\RepeatCount_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[18]\,
      O => \p_1_in__0\(18)
    );
\RepeatCount_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[19]\,
      O => \p_1_in__0\(19)
    );
\RepeatCount_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[1]\,
      O => \p_1_in__0\(1)
    );
\RepeatCount_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[20]\,
      O => \p_1_in__0\(20)
    );
\RepeatCount_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[21]\,
      O => \p_1_in__0\(21)
    );
\RepeatCount_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[22]\,
      O => \p_1_in__0\(22)
    );
\RepeatCount_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[23]\,
      O => \p_1_in__0\(23)
    );
\RepeatCount_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[24]\,
      O => \p_1_in__0\(24)
    );
\RepeatCount_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[25]\,
      O => \p_1_in__0\(25)
    );
\RepeatCount_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[26]\,
      O => \p_1_in__0\(26)
    );
\RepeatCount_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[27]\,
      O => \p_1_in__0\(27)
    );
\RepeatCount_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[28]\,
      O => \p_1_in__0\(28)
    );
\RepeatCount_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[29]\,
      O => \p_1_in__0\(29)
    );
\RepeatCount_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[2]\,
      O => \p_1_in__0\(2)
    );
\RepeatCount_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[30]\,
      O => \p_1_in__0\(30)
    );
\RepeatCount_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => SigGenState_StaReg(0),
      I2 => SigGenState_StaReg(1),
      I3 => \SigGenControl_DatReg_reg_n_0_[0]\,
      O => Polarity_DatReg2_out
    );
\RepeatCount_DatReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[31]\,
      O => \p_1_in__0\(31)
    );
\RepeatCount_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[3]\,
      O => \p_1_in__0\(3)
    );
\RepeatCount_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[4]\,
      O => \p_1_in__0\(4)
    );
\RepeatCount_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[5]\,
      O => \p_1_in__0\(5)
    );
\RepeatCount_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[6]\,
      O => \p_1_in__0\(6)
    );
\RepeatCount_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[7]\,
      O => \p_1_in__0\(7)
    );
\RepeatCount_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[8]\,
      O => \p_1_in__0\(8)
    );
\RepeatCount_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I1 => \SigGenRepeatCount_DatReg_reg_n_0_[9]\,
      O => \p_1_in__0\(9)
    );
\RepeatCount_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(0),
      Q => \RepeatCount_DatReg_reg_n_0_[0]\
    );
\RepeatCount_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(10),
      Q => \RepeatCount_DatReg_reg_n_0_[10]\
    );
\RepeatCount_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(11),
      Q => \RepeatCount_DatReg_reg_n_0_[11]\
    );
\RepeatCount_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(12),
      Q => \RepeatCount_DatReg_reg_n_0_[12]\
    );
\RepeatCount_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(13),
      Q => \RepeatCount_DatReg_reg_n_0_[13]\
    );
\RepeatCount_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(14),
      Q => \RepeatCount_DatReg_reg_n_0_[14]\
    );
\RepeatCount_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(15),
      Q => \RepeatCount_DatReg_reg_n_0_[15]\
    );
\RepeatCount_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(16),
      Q => \RepeatCount_DatReg_reg_n_0_[16]\
    );
\RepeatCount_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(17),
      Q => \RepeatCount_DatReg_reg_n_0_[17]\
    );
\RepeatCount_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(18),
      Q => \RepeatCount_DatReg_reg_n_0_[18]\
    );
\RepeatCount_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(19),
      Q => \RepeatCount_DatReg_reg_n_0_[19]\
    );
\RepeatCount_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(1),
      Q => \RepeatCount_DatReg_reg_n_0_[1]\
    );
\RepeatCount_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(20),
      Q => \RepeatCount_DatReg_reg_n_0_[20]\
    );
\RepeatCount_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(21),
      Q => \RepeatCount_DatReg_reg_n_0_[21]\
    );
\RepeatCount_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(22),
      Q => \RepeatCount_DatReg_reg_n_0_[22]\
    );
\RepeatCount_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(23),
      Q => \RepeatCount_DatReg_reg_n_0_[23]\
    );
\RepeatCount_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(24),
      Q => \RepeatCount_DatReg_reg_n_0_[24]\
    );
\RepeatCount_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(25),
      Q => \RepeatCount_DatReg_reg_n_0_[25]\
    );
\RepeatCount_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(26),
      Q => \RepeatCount_DatReg_reg_n_0_[26]\
    );
\RepeatCount_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(27),
      Q => \RepeatCount_DatReg_reg_n_0_[27]\
    );
\RepeatCount_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(28),
      Q => \RepeatCount_DatReg_reg_n_0_[28]\
    );
\RepeatCount_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(29),
      Q => \RepeatCount_DatReg_reg_n_0_[29]\
    );
\RepeatCount_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(2),
      Q => \RepeatCount_DatReg_reg_n_0_[2]\
    );
\RepeatCount_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(30),
      Q => \RepeatCount_DatReg_reg_n_0_[30]\
    );
\RepeatCount_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(31),
      Q => \RepeatCount_DatReg_reg_n_0_[31]\
    );
\RepeatCount_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(3),
      Q => \RepeatCount_DatReg_reg_n_0_[3]\
    );
\RepeatCount_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(4),
      Q => \RepeatCount_DatReg_reg_n_0_[4]\
    );
\RepeatCount_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(5),
      Q => \RepeatCount_DatReg_reg_n_0_[5]\
    );
\RepeatCount_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(6),
      Q => \RepeatCount_DatReg_reg_n_0_[6]\
    );
\RepeatCount_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(7),
      Q => \RepeatCount_DatReg_reg_n_0_[7]\
    );
\RepeatCount_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(8),
      Q => \RepeatCount_DatReg_reg_n_0_[8]\
    );
\RepeatCount_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Polarity_DatReg2_out,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \p_1_in__0\(9),
      Q => \RepeatCount_DatReg_reg_n_0_[9]\
    );
\SigGenCableDelay_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => \SigGenCableDelay_DatReg[15]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(2),
      I4 => \SigGenCableDelay_DatReg[15]_i_3_n_0\,
      I5 => \SigGenCableDelay_DatReg[15]_i_4_n_0\,
      O => SigGenCableDelay_DatReg(15)
    );
\SigGenCableDelay_DatReg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(3),
      O => \SigGenCableDelay_DatReg[15]_i_2_n_0\
    );
\SigGenCableDelay_DatReg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(0),
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(7),
      I3 => AxiWriteAddrAddress_AdrIn(8),
      O => \SigGenCableDelay_DatReg[15]_i_3_n_0\
    );
\SigGenCableDelay_DatReg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(15),
      O => \SigGenCableDelay_DatReg[15]_i_4_n_0\
    );
\SigGenCableDelay_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[0]\
    );
\SigGenCableDelay_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[10]\
    );
\SigGenCableDelay_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[11]\
    );
\SigGenCableDelay_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[12]\
    );
\SigGenCableDelay_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[13]\
    );
\SigGenCableDelay_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[14]\
    );
\SigGenCableDelay_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[15]\
    );
\SigGenCableDelay_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[1]\
    );
\SigGenCableDelay_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[2]\
    );
\SigGenCableDelay_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[3]\
    );
\SigGenCableDelay_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[4]\
    );
\SigGenCableDelay_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[5]\
    );
\SigGenCableDelay_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[6]\
    );
\SigGenCableDelay_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[7]\
    );
\SigGenCableDelay_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[8]\
    );
\SigGenCableDelay_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenCableDelay_DatReg(15),
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenCableDelay_DatReg_reg_n_0_[9]\
    );
\SigGenControl_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => SigGenControl_DatReg(0),
      I2 => \SigGenControl_DatReg_reg_n_0_[0]\,
      O => \SigGenControl_DatReg[0]_i_1_n_0\
    );
\SigGenControl_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => Signal_Val,
      I2 => SigGenControl_DatReg(0),
      O => \SigGenControl_DatReg[1]_i_1_n_0\
    );
\SigGenControl_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg[31]_i_4_n_0\,
      I1 => \SigGenCableDelay_DatReg[15]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(0),
      I3 => AxiWriteAddrAddress_AdrIn(2),
      I4 => \SigGenControl_DatReg[1]_i_3_n_0\,
      I5 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      O => SigGenControl_DatReg(0)
    );
\SigGenControl_DatReg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(5),
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(7),
      I3 => AxiWriteAddrAddress_AdrIn(8),
      O => \SigGenControl_DatReg[1]_i_3_n_0\
    );
\SigGenControl_DatReg[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => Signal_Val,
      I2 => SigGenControl_DatReg(0),
      O => \SigGenControl_DatReg[1]_rep_i_1_n_0\
    );
\SigGenControl_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenControl_DatReg[0]_i_1_n_0\,
      Q => \SigGenControl_DatReg_reg_n_0_[0]\
    );
\SigGenControl_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenControl_DatReg[1]_i_1_n_0\,
      Q => Signal_Val
    );
\SigGenControl_DatReg_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenControl_DatReg[1]_rep_i_1_n_0\,
      Q => \SigGenControl_DatReg_reg[1]_rep_n_0\
    );
\SigGenIrqMask_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => AxiWriteRespValid_ValReg,
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => \SigGenIrqMask_DatReg[0]_i_2_n_0\,
      I4 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      I5 => \SigGenIrqMask_DatReg_reg_n_0_[0]\,
      O => \SigGenIrqMask_DatReg[0]_i_1_n_0\
    );
\SigGenIrqMask_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => \SigGenCableDelay_DatReg[15]_i_3_n_0\,
      O => \SigGenIrqMask_DatReg[0]_i_2_n_0\
    );
\SigGenIrqMask_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenIrqMask_DatReg[0]_i_1_n_0\,
      Q => \SigGenIrqMask_DatReg_reg_n_0_[0]\
    );
\SigGenIrq_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      I2 => \SigGenIrq_DatReg[0]_i_2_n_0\,
      I3 => \SigGenStartTimeValueL_DatReg[31]_i_4_n_0\,
      I4 => SigGenIrq_DatReg138_out,
      I5 => \SigGenIrq_DatReg_reg_n_0_[0]\,
      O => \SigGenIrq_DatReg[0]_i_1_n_0\
    );
\SigGenIrq_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => \SigGenCableDelay_DatReg[15]_i_3_n_0\,
      O => \SigGenIrq_DatReg[0]_i_2_n_0\
    );
\SigGenIrq_DatReg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \SigGenIrqMask_DatReg_reg_n_0_[0]\,
      I1 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I2 => \SigGenIrq_DatReg_reg_n_0_[0]\,
      I3 => SigGenIrq_DatReg2,
      O => SigGenIrq_DatReg138_out
    );
\SigGenIrq_DatReg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => Error_EvtReg_reg_n_0,
      I1 => ClockTime_TimeJump_DatIn,
      I2 => ClockTime_ValReg,
      I3 => ClockTime_ValIn,
      O => SigGenIrq_DatReg2
    );
\SigGenIrq_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenIrq_DatReg[0]_i_1_n_0\,
      Q => \SigGenIrq_DatReg_reg_n_0_[0]\
    );
\SigGenPeriodValueH_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => \SigGenPeriodValueH_DatReg[31]_i_2_n_0\,
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenPeriodValueH_DatReg
    );
\SigGenPeriodValueH_DatReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(1),
      I1 => AxiWriteAddrAddress_AdrIn(2),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      O => \SigGenPeriodValueH_DatReg[31]_i_2_n_0\
    );
\SigGenPeriodValueH_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[0]\
    );
\SigGenPeriodValueH_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[10]\
    );
\SigGenPeriodValueH_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[11]\
    );
\SigGenPeriodValueH_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[12]\
    );
\SigGenPeriodValueH_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[13]\
    );
\SigGenPeriodValueH_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[14]\
    );
\SigGenPeriodValueH_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[15]\
    );
\SigGenPeriodValueH_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[16]\
    );
\SigGenPeriodValueH_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[17]\
    );
\SigGenPeriodValueH_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[18]\
    );
\SigGenPeriodValueH_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[19]\
    );
\SigGenPeriodValueH_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[1]\
    );
\SigGenPeriodValueH_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[20]\
    );
\SigGenPeriodValueH_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[21]\
    );
\SigGenPeriodValueH_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[22]\
    );
\SigGenPeriodValueH_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[23]\
    );
\SigGenPeriodValueH_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[24]\
    );
\SigGenPeriodValueH_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[25]\
    );
\SigGenPeriodValueH_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[26]\
    );
\SigGenPeriodValueH_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[27]\
    );
\SigGenPeriodValueH_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[28]\
    );
\SigGenPeriodValueH_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[29]\
    );
\SigGenPeriodValueH_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[2]\
    );
\SigGenPeriodValueH_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[30]\
    );
\SigGenPeriodValueH_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[31]\
    );
\SigGenPeriodValueH_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[3]\
    );
\SigGenPeriodValueH_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[4]\
    );
\SigGenPeriodValueH_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[5]\
    );
\SigGenPeriodValueH_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[6]\
    );
\SigGenPeriodValueH_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[7]\
    );
\SigGenPeriodValueH_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[8]\
    );
\SigGenPeriodValueH_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenPeriodValueH_DatReg_reg_n_0_[9]\
    );
\SigGenPeriodValueL_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => \SigGenRepeatCount_DatReg[31]_i_2_n_0\,
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenPeriodValueL_DatReg
    );
\SigGenPeriodValueL_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[0]\
    );
\SigGenPeriodValueL_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[10]\
    );
\SigGenPeriodValueL_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[11]\
    );
\SigGenPeriodValueL_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[12]\
    );
\SigGenPeriodValueL_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[13]\
    );
\SigGenPeriodValueL_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[14]\
    );
\SigGenPeriodValueL_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[15]\
    );
\SigGenPeriodValueL_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[16]\
    );
\SigGenPeriodValueL_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[17]\
    );
\SigGenPeriodValueL_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[18]\
    );
\SigGenPeriodValueL_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[19]\
    );
\SigGenPeriodValueL_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[1]\
    );
\SigGenPeriodValueL_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[20]\
    );
\SigGenPeriodValueL_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[21]\
    );
\SigGenPeriodValueL_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[22]\
    );
\SigGenPeriodValueL_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[23]\
    );
\SigGenPeriodValueL_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[24]\
    );
\SigGenPeriodValueL_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[25]\
    );
\SigGenPeriodValueL_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[26]\
    );
\SigGenPeriodValueL_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[27]\
    );
\SigGenPeriodValueL_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[28]\
    );
\SigGenPeriodValueL_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[29]\
    );
\SigGenPeriodValueL_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[2]\
    );
\SigGenPeriodValueL_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[30]\
    );
\SigGenPeriodValueL_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[31]\
    );
\SigGenPeriodValueL_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[3]\
    );
\SigGenPeriodValueL_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[4]\
    );
\SigGenPeriodValueL_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[5]\
    );
\SigGenPeriodValueL_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[6]\
    );
\SigGenPeriodValueL_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[7]\
    );
\SigGenPeriodValueL_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[8]\
    );
\SigGenPeriodValueL_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPeriodValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenPeriodValueL_DatReg_reg_n_0_[9]\
    );
\SigGenPolarity_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => \SigGenPolarity_DatReg[0]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => \SigGenPolarity_DatReg[0]_i_3_n_0\,
      I4 => \SigGenPolarity_DatReg_reg_n_0_[0]\,
      O => \SigGenPolarity_DatReg[0]_i_1_n_0\
    );
\SigGenPolarity_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \SigGenControl_DatReg[1]_i_3_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(2),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      I5 => AxiWriteRespValid_ValReg,
      O => \SigGenPolarity_DatReg[0]_i_2_n_0\
    );
\SigGenPolarity_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg[31]_i_5_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(12),
      I3 => AxiWriteAddrAddress_AdrIn(11),
      I4 => AxiWriteAddrAddress_AdrIn(10),
      I5 => AxiWriteAddrAddress_AdrIn(9),
      O => \SigGenPolarity_DatReg[0]_i_3_n_0\
    );
\SigGenPolarity_DatReg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => \SigGenPolarity_DatReg[0]_i_1_n_0\,
      PRE => AxiWriteAddrReady_RdyReg_i_2_n_0,
      Q => \SigGenPolarity_DatReg_reg_n_0_[0]\
    );
\SigGenPulseWidthValueH_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \SigGenPeriodValueH_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(4),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenPulseWidthValueH_DatReg
    );
\SigGenPulseWidthValueH_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[0]\
    );
\SigGenPulseWidthValueH_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[10]\
    );
\SigGenPulseWidthValueH_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[11]\
    );
\SigGenPulseWidthValueH_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[12]\
    );
\SigGenPulseWidthValueH_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[13]\
    );
\SigGenPulseWidthValueH_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[14]\
    );
\SigGenPulseWidthValueH_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[15]\
    );
\SigGenPulseWidthValueH_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[16]\
    );
\SigGenPulseWidthValueH_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[17]\
    );
\SigGenPulseWidthValueH_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[18]\
    );
\SigGenPulseWidthValueH_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[19]\
    );
\SigGenPulseWidthValueH_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[1]\
    );
\SigGenPulseWidthValueH_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[20]\
    );
\SigGenPulseWidthValueH_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[21]\
    );
\SigGenPulseWidthValueH_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[22]\
    );
\SigGenPulseWidthValueH_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[23]\
    );
\SigGenPulseWidthValueH_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[24]\
    );
\SigGenPulseWidthValueH_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[25]\
    );
\SigGenPulseWidthValueH_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[26]\
    );
\SigGenPulseWidthValueH_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[27]\
    );
\SigGenPulseWidthValueH_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[28]\
    );
\SigGenPulseWidthValueH_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[29]\
    );
\SigGenPulseWidthValueH_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[2]\
    );
\SigGenPulseWidthValueH_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[30]\
    );
\SigGenPulseWidthValueH_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[31]\
    );
\SigGenPulseWidthValueH_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[3]\
    );
\SigGenPulseWidthValueH_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[4]\
    );
\SigGenPulseWidthValueH_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[5]\
    );
\SigGenPulseWidthValueH_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[6]\
    );
\SigGenPulseWidthValueH_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[7]\
    );
\SigGenPulseWidthValueH_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[8]\
    );
\SigGenPulseWidthValueH_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenPulseWidthValueH_DatReg_reg_n_0_[9]\
    );
\SigGenPulseWidthValueL_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \SigGenPulseWidthValueL_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(4),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenPulseWidthValueL_DatReg
    );
\SigGenPulseWidthValueL_DatReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(2),
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      O => \SigGenPulseWidthValueL_DatReg[31]_i_2_n_0\
    );
\SigGenPulseWidthValueL_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[0]\
    );
\SigGenPulseWidthValueL_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[10]\
    );
\SigGenPulseWidthValueL_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[11]\
    );
\SigGenPulseWidthValueL_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[12]\
    );
\SigGenPulseWidthValueL_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[13]\
    );
\SigGenPulseWidthValueL_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[14]\
    );
\SigGenPulseWidthValueL_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[15]\
    );
\SigGenPulseWidthValueL_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[16]\
    );
\SigGenPulseWidthValueL_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[17]\
    );
\SigGenPulseWidthValueL_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[18]\
    );
\SigGenPulseWidthValueL_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[19]\
    );
\SigGenPulseWidthValueL_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[1]\
    );
\SigGenPulseWidthValueL_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[20]\
    );
\SigGenPulseWidthValueL_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[21]\
    );
\SigGenPulseWidthValueL_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[22]\
    );
\SigGenPulseWidthValueL_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[23]\
    );
\SigGenPulseWidthValueL_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[24]\
    );
\SigGenPulseWidthValueL_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[25]\
    );
\SigGenPulseWidthValueL_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[26]\
    );
\SigGenPulseWidthValueL_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[27]\
    );
\SigGenPulseWidthValueL_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[28]\
    );
\SigGenPulseWidthValueL_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[29]\
    );
\SigGenPulseWidthValueL_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[2]\
    );
\SigGenPulseWidthValueL_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[30]\
    );
\SigGenPulseWidthValueL_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[31]\
    );
\SigGenPulseWidthValueL_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[3]\
    );
\SigGenPulseWidthValueL_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[4]\
    );
\SigGenPulseWidthValueL_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[5]\
    );
\SigGenPulseWidthValueL_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[6]\
    );
\SigGenPulseWidthValueL_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[7]\
    );
\SigGenPulseWidthValueL_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[8]\
    );
\SigGenPulseWidthValueL_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenPulseWidthValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenPulseWidthValueL_DatReg_reg_n_0_[9]\
    );
\SigGenRepeatCount_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => \SigGenRepeatCount_DatReg[31]_i_2_n_0\,
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenRepeatCount_DatReg
    );
\SigGenRepeatCount_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(0),
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => AxiWriteAddrAddress_AdrIn(4),
      O => \SigGenRepeatCount_DatReg[31]_i_2_n_0\
    );
\SigGenRepeatCount_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiWriteAddrAddress_AdrIn(15),
      I2 => AxiWriteAddrAddress_AdrIn(12),
      I3 => AxiWriteAddrAddress_AdrIn(13),
      I4 => AxiWriteAddrAddress_AdrIn(14),
      I5 => \SigGenRepeatCount_DatReg[31]_i_4_n_0\,
      O => \SigGenRepeatCount_DatReg[31]_i_3_n_0\
    );
\SigGenRepeatCount_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(8),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(6),
      I3 => AxiWriteAddrAddress_AdrIn(9),
      I4 => AxiWriteAddrAddress_AdrIn(11),
      I5 => AxiWriteAddrAddress_AdrIn(10),
      O => \SigGenRepeatCount_DatReg[31]_i_4_n_0\
    );
\SigGenRepeatCount_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[0]\
    );
\SigGenRepeatCount_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[10]\
    );
\SigGenRepeatCount_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[11]\
    );
\SigGenRepeatCount_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[12]\
    );
\SigGenRepeatCount_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[13]\
    );
\SigGenRepeatCount_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[14]\
    );
\SigGenRepeatCount_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[15]\
    );
\SigGenRepeatCount_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[16]\
    );
\SigGenRepeatCount_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[17]\
    );
\SigGenRepeatCount_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[18]\
    );
\SigGenRepeatCount_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[19]\
    );
\SigGenRepeatCount_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[1]\
    );
\SigGenRepeatCount_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[20]\
    );
\SigGenRepeatCount_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[21]\
    );
\SigGenRepeatCount_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[22]\
    );
\SigGenRepeatCount_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[23]\
    );
\SigGenRepeatCount_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[24]\
    );
\SigGenRepeatCount_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[25]\
    );
\SigGenRepeatCount_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[26]\
    );
\SigGenRepeatCount_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[27]\
    );
\SigGenRepeatCount_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[28]\
    );
\SigGenRepeatCount_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[29]\
    );
\SigGenRepeatCount_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[2]\
    );
\SigGenRepeatCount_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[30]\
    );
\SigGenRepeatCount_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[31]\
    );
\SigGenRepeatCount_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[3]\
    );
\SigGenRepeatCount_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[4]\
    );
\SigGenRepeatCount_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[5]\
    );
\SigGenRepeatCount_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[6]\
    );
\SigGenRepeatCount_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[7]\
    );
\SigGenRepeatCount_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[8]\
    );
\SigGenRepeatCount_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenRepeatCount_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenRepeatCount_DatReg_reg_n_0_[9]\
    );
\SigGenStartTimeValueH_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \SigGenPeriodValueH_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => \SigGenRepeatCount_DatReg[31]_i_3_n_0\,
      O => SigGenStartTimeValueH_DatReg
    );
\SigGenStartTimeValueH_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[0]\
    );
\SigGenStartTimeValueH_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[10]\
    );
\SigGenStartTimeValueH_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[11]\
    );
\SigGenStartTimeValueH_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[12]\
    );
\SigGenStartTimeValueH_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[13]\
    );
\SigGenStartTimeValueH_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[14]\
    );
\SigGenStartTimeValueH_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[15]\
    );
\SigGenStartTimeValueH_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[16]\
    );
\SigGenStartTimeValueH_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[17]\
    );
\SigGenStartTimeValueH_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[18]\
    );
\SigGenStartTimeValueH_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[19]\
    );
\SigGenStartTimeValueH_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[1]\
    );
\SigGenStartTimeValueH_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[20]\
    );
\SigGenStartTimeValueH_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[21]\
    );
\SigGenStartTimeValueH_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[22]\
    );
\SigGenStartTimeValueH_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[23]\
    );
\SigGenStartTimeValueH_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[24]\
    );
\SigGenStartTimeValueH_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[25]\
    );
\SigGenStartTimeValueH_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[26]\
    );
\SigGenStartTimeValueH_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[27]\
    );
\SigGenStartTimeValueH_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[28]\
    );
\SigGenStartTimeValueH_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[29]\
    );
\SigGenStartTimeValueH_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[2]\
    );
\SigGenStartTimeValueH_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[30]\
    );
\SigGenStartTimeValueH_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[31]\
    );
\SigGenStartTimeValueH_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[3]\
    );
\SigGenStartTimeValueH_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[4]\
    );
\SigGenStartTimeValueH_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[5]\
    );
\SigGenStartTimeValueH_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[6]\
    );
\SigGenStartTimeValueH_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[7]\
    );
\SigGenStartTimeValueH_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[8]\
    );
\SigGenStartTimeValueH_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueH_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenStartTimeValueH_DatReg_reg_n_0_[9]\
    );
\SigGenStartTimeValueL_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg[31]_i_2_n_0\,
      I1 => \SigGenStartTimeValueL_DatReg[31]_i_3_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(6),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => AxiWriteAddrAddress_AdrIn(4),
      I5 => \SigGenStartTimeValueL_DatReg[31]_i_4_n_0\,
      O => SigGenStartTimeValueL_DatReg
    );
\SigGenStartTimeValueL_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I1 => \SigGenStartTimeValueL_DatReg[31]_i_5_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => AxiWriteAddrAddress_AdrIn(0),
      I5 => AxiWriteAddrAddress_AdrIn(1),
      O => \SigGenStartTimeValueL_DatReg[31]_i_2_n_0\
    );
\SigGenStartTimeValueL_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(9),
      I1 => AxiWriteAddrAddress_AdrIn(10),
      I2 => AxiWriteAddrAddress_AdrIn(11),
      I3 => AxiWriteAddrAddress_AdrIn(12),
      O => \SigGenStartTimeValueL_DatReg[31]_i_3_n_0\
    );
\SigGenStartTimeValueL_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiWriteAddrAddress_AdrIn(15),
      O => \SigGenStartTimeValueL_DatReg[31]_i_4_n_0\
    );
\SigGenStartTimeValueL_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(14),
      I1 => AxiWriteAddrAddress_AdrIn(13),
      O => \SigGenStartTimeValueL_DatReg[31]_i_5_n_0\
    );
\SigGenStartTimeValueL_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(0),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\
    );
\SigGenStartTimeValueL_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(10),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\
    );
\SigGenStartTimeValueL_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(11),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\
    );
\SigGenStartTimeValueL_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(12),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\
    );
\SigGenStartTimeValueL_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(13),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\
    );
\SigGenStartTimeValueL_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(14),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\
    );
\SigGenStartTimeValueL_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(15),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\
    );
\SigGenStartTimeValueL_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(16),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\
    );
\SigGenStartTimeValueL_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(17),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\
    );
\SigGenStartTimeValueL_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(18),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\
    );
\SigGenStartTimeValueL_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(19),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\
    );
\SigGenStartTimeValueL_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(1),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\
    );
\SigGenStartTimeValueL_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(20),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\
    );
\SigGenStartTimeValueL_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(21),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\
    );
\SigGenStartTimeValueL_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(22),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\
    );
\SigGenStartTimeValueL_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(23),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\
    );
\SigGenStartTimeValueL_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(24),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\
    );
\SigGenStartTimeValueL_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(25),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\
    );
\SigGenStartTimeValueL_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(26),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\
    );
\SigGenStartTimeValueL_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(27),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\
    );
\SigGenStartTimeValueL_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(28),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\
    );
\SigGenStartTimeValueL_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(29),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\
    );
\SigGenStartTimeValueL_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(2),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\
    );
\SigGenStartTimeValueL_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(30),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\
    );
\SigGenStartTimeValueL_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(31),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\
    );
\SigGenStartTimeValueL_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(3),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\
    );
\SigGenStartTimeValueL_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(4),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\
    );
\SigGenStartTimeValueL_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(5),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\
    );
\SigGenStartTimeValueL_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(6),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\
    );
\SigGenStartTimeValueL_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(7),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\
    );
\SigGenStartTimeValueL_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(8),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\
    );
\SigGenStartTimeValueL_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => SigGenStartTimeValueL_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => AxiWriteDataData_DatIn(9),
      Q => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\
    );
\SigGenState_StaReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      I2 => \SigGenState_StaReg[1]_i_3_n_0\,
      I3 => SigGenState_StaReg(0),
      O => \SigGenState_StaReg[0]_i_1_n_0\
    );
\SigGenState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF20200000"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      I2 => Error_EvtReg1,
      I3 => \SigGenState_StaReg[1]_i_3_n_0\,
      I4 => SigGenState_StaReg(0),
      I5 => SigGenState_StaReg(1),
      O => \SigGenState_StaReg[1]_i_1_n_0\
    );
\SigGenState_StaReg[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => ClockTime_Nanosecond_DatReg(26),
      I2 => ClockTime_Nanosecond_DatReg(27),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \SigGenState_StaReg[1]_i_10_n_0\
    );
\SigGenState_StaReg[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => ClockTime_Nanosecond_DatReg(24),
      I2 => ClockTime_Nanosecond_DatReg(25),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \SigGenState_StaReg[1]_i_11_n_0\
    );
\SigGenState_StaReg[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(31),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => ClockTime_Nanosecond_DatReg(30),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SigGenState_StaReg[1]_i_12_n_0\
    );
\SigGenState_StaReg[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(29),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => ClockTime_Nanosecond_DatReg(28),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \SigGenState_StaReg[1]_i_13_n_0\
    );
\SigGenState_StaReg[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(27),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => ClockTime_Nanosecond_DatReg(26),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SigGenState_StaReg[1]_i_14_n_0\
    );
\SigGenState_StaReg[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(25),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => ClockTime_Nanosecond_DatReg(24),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \SigGenState_StaReg[1]_i_15_n_0\
    );
\SigGenState_StaReg[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      O => \SigGenState_StaReg[1]_i_17_n_0\
    );
\SigGenState_StaReg[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      O => \SigGenState_StaReg[1]_i_18_n_0\
    );
\SigGenState_StaReg[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      O => \SigGenState_StaReg[1]_i_19_n_0\
    );
\SigGenState_StaReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => Error_EvtReg445_in,
      I1 => Error_EvtReg4,
      I2 => Error_EvtReg315_in,
      I3 => ClockTime_ValReg,
      I4 => ClockTime_TimeJump_DatReg,
      O => Error_EvtReg1
    );
\SigGenState_StaReg[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      O => \SigGenState_StaReg[1]_i_21_n_0\
    );
\SigGenState_StaReg[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      O => \SigGenState_StaReg[1]_i_22_n_0\
    );
\SigGenState_StaReg[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      O => \SigGenState_StaReg[1]_i_23_n_0\
    );
\SigGenState_StaReg[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      O => \SigGenState_StaReg[1]_i_24_n_0\
    );
\SigGenState_StaReg[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      O => \SigGenState_StaReg[1]_i_25_n_0\
    );
\SigGenState_StaReg[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      O => \SigGenState_StaReg[1]_i_26_n_0\
    );
\SigGenState_StaReg[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      O => \SigGenState_StaReg[1]_i_27_n_0\
    );
\SigGenState_StaReg[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      O => \SigGenState_StaReg[1]_i_28_n_0\
    );
\SigGenState_StaReg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      I2 => SigGenState_StaReg(1),
      I3 => \SignalShiftSysClk_DatReg[3]_i_4_n_0\,
      O => \SigGenState_StaReg[1]_i_3_n_0\
    );
\SigGenState_StaReg[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => ClockTime_Nanosecond_DatReg(22),
      I2 => ClockTime_Nanosecond_DatReg(23),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \SigGenState_StaReg[1]_i_30_n_0\
    );
\SigGenState_StaReg[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => ClockTime_Nanosecond_DatReg(20),
      I2 => ClockTime_Nanosecond_DatReg(21),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SigGenState_StaReg[1]_i_31_n_0\
    );
\SigGenState_StaReg[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => ClockTime_Nanosecond_DatReg(18),
      I2 => ClockTime_Nanosecond_DatReg(19),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \SigGenState_StaReg[1]_i_32_n_0\
    );
\SigGenState_StaReg[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => ClockTime_Nanosecond_DatReg(16),
      I2 => ClockTime_Nanosecond_DatReg(17),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \SigGenState_StaReg[1]_i_33_n_0\
    );
\SigGenState_StaReg[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(23),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => ClockTime_Nanosecond_DatReg(22),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SigGenState_StaReg[1]_i_34_n_0\
    );
\SigGenState_StaReg[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(21),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => ClockTime_Nanosecond_DatReg(20),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \SigGenState_StaReg[1]_i_35_n_0\
    );
\SigGenState_StaReg[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(19),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => ClockTime_Nanosecond_DatReg(18),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SigGenState_StaReg[1]_i_36_n_0\
    );
\SigGenState_StaReg[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(17),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => ClockTime_Nanosecond_DatReg(16),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SigGenState_StaReg[1]_i_37_n_0\
    );
\SigGenState_StaReg[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      O => \SigGenState_StaReg[1]_i_39_n_0\
    );
\SigGenState_StaReg[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      O => \SigGenState_StaReg[1]_i_40_n_0\
    );
\SigGenState_StaReg[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      O => \SigGenState_StaReg[1]_i_41_n_0\
    );
\SigGenState_StaReg[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      O => \SigGenState_StaReg[1]_i_42_n_0\
    );
\SigGenState_StaReg[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      O => \SigGenState_StaReg[1]_i_44_n_0\
    );
\SigGenState_StaReg[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      O => \SigGenState_StaReg[1]_i_45_n_0\
    );
\SigGenState_StaReg[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      O => \SigGenState_StaReg[1]_i_46_n_0\
    );
\SigGenState_StaReg[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      O => \SigGenState_StaReg[1]_i_47_n_0\
    );
\SigGenState_StaReg[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      O => \SigGenState_StaReg[1]_i_48_n_0\
    );
\SigGenState_StaReg[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      O => \SigGenState_StaReg[1]_i_49_n_0\
    );
\SigGenState_StaReg[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      O => \SigGenState_StaReg[1]_i_50_n_0\
    );
\SigGenState_StaReg[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      O => \SigGenState_StaReg[1]_i_51_n_0\
    );
\SigGenState_StaReg[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => ClockTime_Nanosecond_DatReg(14),
      I2 => ClockTime_Nanosecond_DatReg(15),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \SigGenState_StaReg[1]_i_53_n_0\
    );
\SigGenState_StaReg[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => ClockTime_Nanosecond_DatReg(12),
      I2 => ClockTime_Nanosecond_DatReg(13),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SigGenState_StaReg[1]_i_54_n_0\
    );
\SigGenState_StaReg[1]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => ClockTime_Nanosecond_DatReg(10),
      I2 => ClockTime_Nanosecond_DatReg(11),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \SigGenState_StaReg[1]_i_55_n_0\
    );
\SigGenState_StaReg[1]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => ClockTime_Nanosecond_DatReg(8),
      I2 => ClockTime_Nanosecond_DatReg(9),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SigGenState_StaReg[1]_i_56_n_0\
    );
\SigGenState_StaReg[1]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(15),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => ClockTime_Nanosecond_DatReg(14),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \SigGenState_StaReg[1]_i_57_n_0\
    );
\SigGenState_StaReg[1]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(13),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => ClockTime_Nanosecond_DatReg(12),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SigGenState_StaReg[1]_i_58_n_0\
    );
\SigGenState_StaReg[1]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(11),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => ClockTime_Nanosecond_DatReg(10),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SigGenState_StaReg[1]_i_59_n_0\
    );
\SigGenState_StaReg[1]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(9),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => ClockTime_Nanosecond_DatReg(8),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \SigGenState_StaReg[1]_i_60_n_0\
    );
\SigGenState_StaReg[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      O => \SigGenState_StaReg[1]_i_61_n_0\
    );
\SigGenState_StaReg[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      O => \SigGenState_StaReg[1]_i_62_n_0\
    );
\SigGenState_StaReg[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      O => \SigGenState_StaReg[1]_i_63_n_0\
    );
\SigGenState_StaReg[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I5 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      O => \SigGenState_StaReg[1]_i_64_n_0\
    );
\SigGenState_StaReg[1]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      O => \SigGenState_StaReg[1]_i_66_n_0\
    );
\SigGenState_StaReg[1]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      O => \SigGenState_StaReg[1]_i_67_n_0\
    );
\SigGenState_StaReg[1]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      O => \SigGenState_StaReg[1]_i_68_n_0\
    );
\SigGenState_StaReg[1]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      O => \SigGenState_StaReg[1]_i_69_n_0\
    );
\SigGenState_StaReg[1]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      O => \SigGenState_StaReg[1]_i_70_n_0\
    );
\SigGenState_StaReg[1]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      O => \SigGenState_StaReg[1]_i_71_n_0\
    );
\SigGenState_StaReg[1]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      O => \SigGenState_StaReg[1]_i_72_n_0\
    );
\SigGenState_StaReg[1]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      O => \SigGenState_StaReg[1]_i_73_n_0\
    );
\SigGenState_StaReg[1]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => ClockTime_Nanosecond_DatReg(6),
      I2 => ClockTime_Nanosecond_DatReg(7),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \SigGenState_StaReg[1]_i_74_n_0\
    );
\SigGenState_StaReg[1]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => ClockTime_Nanosecond_DatReg(4),
      I2 => ClockTime_Nanosecond_DatReg(5),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \SigGenState_StaReg[1]_i_75_n_0\
    );
\SigGenState_StaReg[1]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => ClockTime_Nanosecond_DatReg(2),
      I2 => ClockTime_Nanosecond_DatReg(3),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SigGenState_StaReg[1]_i_76_n_0\
    );
\SigGenState_StaReg[1]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => ClockTime_Nanosecond_DatReg(0),
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SigGenState_StaReg[1]_i_77_n_0\
    );
\SigGenState_StaReg[1]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(7),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => ClockTime_Nanosecond_DatReg(6),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \SigGenState_StaReg[1]_i_78_n_0\
    );
\SigGenState_StaReg[1]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(5),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => ClockTime_Nanosecond_DatReg(4),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \SigGenState_StaReg[1]_i_79_n_0\
    );
\SigGenState_StaReg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => ClockTime_Nanosecond_DatReg(30),
      I2 => ClockTime_Nanosecond_DatReg(31),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SigGenState_StaReg[1]_i_8_n_0\
    );
\SigGenState_StaReg[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(3),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => ClockTime_Nanosecond_DatReg(2),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SigGenState_StaReg[1]_i_80_n_0\
    );
\SigGenState_StaReg[1]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(1),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => ClockTime_Nanosecond_DatReg(0),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \SigGenState_StaReg[1]_i_81_n_0\
    );
\SigGenState_StaReg[1]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      O => \SigGenState_StaReg[1]_i_82_n_0\
    );
\SigGenState_StaReg[1]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      O => \SigGenState_StaReg[1]_i_83_n_0\
    );
\SigGenState_StaReg[1]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      O => \SigGenState_StaReg[1]_i_84_n_0\
    );
\SigGenState_StaReg[1]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      O => \SigGenState_StaReg[1]_i_85_n_0\
    );
\SigGenState_StaReg[1]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      O => \SigGenState_StaReg[1]_i_86_n_0\
    );
\SigGenState_StaReg[1]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      O => \SigGenState_StaReg[1]_i_87_n_0\
    );
\SigGenState_StaReg[1]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      O => \SigGenState_StaReg[1]_i_88_n_0\
    );
\SigGenState_StaReg[1]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      O => \SigGenState_StaReg[1]_i_89_n_0\
    );
\SigGenState_StaReg[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => ClockTime_Nanosecond_DatReg(28),
      I2 => ClockTime_Nanosecond_DatReg(29),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \SigGenState_StaReg[1]_i_9_n_0\
    );
\SigGenState_StaReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenState_StaReg[0]_i_1_n_0\,
      Q => SigGenState_StaReg(0)
    );
\SigGenState_StaReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenState_StaReg[1]_i_1_n_0\,
      Q => SigGenState_StaReg(1)
    );
\SigGenState_StaReg_reg[1]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_38_n_0\,
      CO(3) => \SigGenState_StaReg_reg[1]_i_16_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_16_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_16_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_39_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_40_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_41_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_42_n_0\
    );
\SigGenState_StaReg_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_43_n_0\,
      CO(3) => \SigGenState_StaReg_reg[1]_i_20_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_20_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_20_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_44_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_45_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_46_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_47_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_48_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_49_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_50_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_51_n_0\
    );
\SigGenState_StaReg_reg[1]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_52_n_0\,
      CO(3) => \SigGenState_StaReg_reg[1]_i_29_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_29_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_29_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_53_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_54_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_55_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_56_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_57_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_58_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_59_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_60_n_0\
    );
\SigGenState_StaReg_reg[1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SigGenState_StaReg_reg[1]_i_38_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_38_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_38_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_38_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_61_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_62_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_63_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_64_n_0\
    );
\SigGenState_StaReg_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_7_n_0\,
      CO(3) => Error_EvtReg445_in,
      CO(2) => \SigGenState_StaReg_reg[1]_i_4_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_4_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_8_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_9_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_10_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_11_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_12_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_13_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_14_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_15_n_0\
    );
\SigGenState_StaReg_reg[1]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_65_n_0\,
      CO(3) => \SigGenState_StaReg_reg[1]_i_43_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_43_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_43_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_66_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_67_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_68_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_69_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_70_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_71_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_72_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_73_n_0\
    );
\SigGenState_StaReg_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_16_n_0\,
      CO(3) => \NLW_SigGenState_StaReg_reg[1]_i_5_CO_UNCONNECTED\(3),
      CO(2) => Error_EvtReg4,
      CO(1) => \SigGenState_StaReg_reg[1]_i_5_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \SigGenState_StaReg[1]_i_17_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_18_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_19_n_0\
    );
\SigGenState_StaReg_reg[1]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SigGenState_StaReg_reg[1]_i_52_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_52_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_52_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_74_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_75_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_76_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_77_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_78_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_79_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_80_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_81_n_0\
    );
\SigGenState_StaReg_reg[1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_20_n_0\,
      CO(3) => Error_EvtReg315_in,
      CO(2) => \SigGenState_StaReg_reg[1]_i_6_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_6_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_21_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_22_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_23_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_24_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_25_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_26_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_27_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_28_n_0\
    );
\SigGenState_StaReg_reg[1]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SigGenState_StaReg_reg[1]_i_65_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_65_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_65_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_82_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_83_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_84_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_85_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_86_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_87_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_88_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_89_n_0\
    );
\SigGenState_StaReg_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \SigGenState_StaReg_reg[1]_i_29_n_0\,
      CO(3) => \SigGenState_StaReg_reg[1]_i_7_n_0\,
      CO(2) => \SigGenState_StaReg_reg[1]_i_7_n_1\,
      CO(1) => \SigGenState_StaReg_reg[1]_i_7_n_2\,
      CO(0) => \SigGenState_StaReg_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenState_StaReg[1]_i_30_n_0\,
      DI(2) => \SigGenState_StaReg[1]_i_31_n_0\,
      DI(1) => \SigGenState_StaReg[1]_i_32_n_0\,
      DI(0) => \SigGenState_StaReg[1]_i_33_n_0\,
      O(3 downto 0) => \NLW_SigGenState_StaReg_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \SigGenState_StaReg[1]_i_34_n_0\,
      S(2) => \SigGenState_StaReg[1]_i_35_n_0\,
      S(1) => \SigGenState_StaReg[1]_i_36_n_0\,
      S(0) => \SigGenState_StaReg[1]_i_37_n_0\
    );
\SigGenStatus_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F000"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => SigGenStatus_DatReg(1),
      I2 => Error_EvtReg_reg_n_0,
      I3 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I4 => Reg(0),
      O => \SigGenStatus_DatReg[0]_i_1_n_0\
    );
\SigGenStatus_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4CCCCCCC00CC"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I2 => SigGenStatus_DatReg(1),
      I3 => ClockTime_ValIn,
      I4 => ClockTime_TimeJump_DatIn,
      I5 => Reg(1),
      O => \SigGenStatus_DatReg[1]_i_1_n_0\
    );
\SigGenStatus_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => \SigGenCableDelay_DatReg[15]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(0),
      I4 => \SigGenControl_DatReg[1]_i_3_n_0\,
      I5 => \SigGenCableDelay_DatReg[15]_i_4_n_0\,
      O => SigGenStatus_DatReg(1)
    );
\SigGenStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenStatus_DatReg[0]_i_1_n_0\,
      Q => Reg(0)
    );
\SigGenStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SigGenStatus_DatReg[1]_i_1_n_0\,
      Q => Reg(1)
    );
SignalActive_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAAA2A2A2"
    )
        port map (
      I0 => SignalActive_DatReg3_out,
      I1 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I2 => \PulseCount_CntReg[31]_i_3_n_0\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_3_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I5 => SignalActive_DatReg_reg_n_0,
      O => SignalActive_DatReg_i_1_n_0
    );
SignalActive_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg1,
      I1 => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_0\,
      I2 => Error_EvtReg4,
      I3 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I4 => \SigGenControl_DatReg_reg[1]_rep_n_0\,
      I5 => SigGenState_StaReg(1),
      O => SignalActive_DatReg3_out
    );
SignalActive_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => SignalActive_DatReg_i_1_n_0,
      Q => SignalActive_DatReg_reg_n_0
    );
SignalGenerator_EvtOut_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Polarity_DatReg_reg_n_0,
      I1 => p_0_in,
      O => SignalGenerator_EvtOut_i_1_n_0
    );
SignalGenerator_EvtOut_reg: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => SignalGenerator_EvtOut_i_1_n_0,
      Q => SignalGenerator_EvtOut,
      R => '0'
    );
\SignalShiftSysClk1_DatReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClk_DatReg__0\(0),
      Q => SignalShiftSysClk1_DatReg(0),
      R => '0'
    );
\SignalShiftSysClk1_DatReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClk_DatReg__0\(1),
      Q => SignalShiftSysClk1_DatReg(1),
      R => '0'
    );
\SignalShiftSysClk1_DatReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClk_DatReg__0\(2),
      Q => SignalShiftSysClk1_DatReg(2),
      R => '0'
    );
\SignalShiftSysClk1_DatReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClk_DatReg__0\(3),
      Q => SignalShiftSysClk1_DatReg(3),
      R => '0'
    );
\SignalShiftSysClkNx_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF09F600"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg__0\(3),
      I1 => SignalShiftSysClk1_DatReg(3),
      I2 => \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\,
      I3 => \SignalShiftSysClk_DatReg__0\(0),
      I4 => \SignalShiftSysClkNx_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClkNx_DatReg[0]_i_1_n_0\
    );
\SignalShiftSysClkNx_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF09F600"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg__0\(3),
      I1 => SignalShiftSysClk1_DatReg(3),
      I2 => \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\,
      I3 => \SignalShiftSysClk_DatReg__0\(1),
      I4 => \SignalShiftSysClkNx_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClkNx_DatReg[1]_i_1_n_0\
    );
\SignalShiftSysClkNx_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF09F600"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg__0\(3),
      I1 => SignalShiftSysClk1_DatReg(3),
      I2 => \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\,
      I3 => \SignalShiftSysClk_DatReg__0\(2),
      I4 => \SignalShiftSysClkNx_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClkNx_DatReg[2]_i_1_n_0\
    );
\SignalShiftSysClkNx_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg__0\(0),
      I1 => SignalShiftSysClk1_DatReg(0),
      I2 => SignalShiftSysClk1_DatReg(2),
      I3 => \SignalShiftSysClk_DatReg__0\(2),
      I4 => SignalShiftSysClk1_DatReg(1),
      I5 => \SignalShiftSysClk_DatReg__0\(1),
      O => \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\
    );
\SignalShiftSysClkNx_DatReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClkNx_DatReg[0]_i_1_n_0\,
      Q => \SignalShiftSysClkNx_DatReg_reg_n_0_[0]\,
      R => '0'
    );
\SignalShiftSysClkNx_DatReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClkNx_DatReg[1]_i_1_n_0\,
      Q => \SignalShiftSysClkNx_DatReg_reg_n_0_[1]\,
      R => '0'
    );
\SignalShiftSysClkNx_DatReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClkNx_DatReg[2]_i_1_n_0\,
      Q => \SignalShiftSysClkNx_DatReg_reg_n_0_[2]\,
      R => '0'
    );
\SignalShiftSysClkNx_DatReg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => SysClkNx_ClkIn,
      D => \SignalShiftSysClkNx_DatReg_reg[6]_srl4_i_1_n_0\,
      Q => \SignalShiftSysClkNx_DatReg_reg[6]_srl4_n_0\
    );
\SignalShiftSysClkNx_DatReg_reg[6]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA2"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg__0\(3),
      I1 => SignalShiftSysClk1_DatReg(3),
      I2 => \SignalShiftSysClkNx_DatReg[2]_i_2_n_0\,
      I3 => \SignalShiftSysClkNx_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClkNx_DatReg_reg[6]_srl4_i_1_n_0\
    );
\SignalShiftSysClkNx_DatReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \SignalShiftSysClkNx_DatReg_reg[6]_srl4_n_0\,
      Q => p_0_in,
      R => '0'
    );
\SignalShiftSysClk_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[0]_i_2_n_0\,
      I1 => \SignalShiftSysClk_DatReg[0]_i_3_n_0\,
      I2 => SignalActive_DatReg_reg_n_0,
      I3 => StartTime_Nanosecond_DatReg0,
      I4 => \SigGenState_StaReg[1]_i_3_n_0\,
      O => \SignalShiftSysClk_DatReg[0]_i_1_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \SignalShiftSysClk_DatReg[0]_i_48_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I4 => \SignalShiftSysClk_DatReg[0]_i_49_n_0\,
      O => \SignalShiftSysClk_DatReg[0]_i_10_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I1 => plusOp(14),
      I2 => plusOp(15),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      O => \SignalShiftSysClk_DatReg[0]_i_104_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I1 => plusOp(12),
      I2 => plusOp(13),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[0]_i_105_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => plusOp(10),
      I2 => plusOp(11),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      O => \SignalShiftSysClk_DatReg[0]_i_106_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I1 => plusOp(8),
      I2 => plusOp(9),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[0]_i_107_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(15),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I2 => plusOp(14),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      O => \SignalShiftSysClk_DatReg[0]_i_108_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(13),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I2 => plusOp(12),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[0]_i_109_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(11),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I2 => plusOp(10),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[0]_i_110_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(9),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I2 => plusOp(8),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      O => \SignalShiftSysClk_DatReg[0]_i_111_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[0]_i_113_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[0]_i_114_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[0]_i_115_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[0]_i_116_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[0]_i_117_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[0]_i_118_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[0]_i_119_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => plusOp(30),
      I2 => plusOp(31),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[0]_i_12_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[0]_i_120_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[0]_i_123_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[0]_i_124_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[0]_i_125_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[0]_i_126_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I4 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[0]_i_127_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => plusOp0_in(10),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I3 => plusOp0_in(9),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I5 => plusOp0_in(11),
      O => \SignalShiftSysClk_DatReg[0]_i_128_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I1 => plusOp0_in(7),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I3 => plusOp0_in(6),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I5 => plusOp0_in(8),
      O => \SignalShiftSysClk_DatReg[0]_i_129_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => plusOp(28),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I3 => plusOp(27),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I5 => plusOp(29),
      O => \SignalShiftSysClk_DatReg[0]_i_13_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => plusOp0_in(4),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I3 => plusOp0_in(3),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I5 => plusOp0_in(5),
      O => \SignalShiftSysClk_DatReg[0]_i_130_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I3 => plusOp0_in(1),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I5 => plusOp0_in(2),
      O => \SignalShiftSysClk_DatReg[0]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[0]_i_134_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[0]_i_135_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[0]_i_136_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[0]_i_137_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[0]_i_138_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[0]_i_139_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I1 => plusOp(25),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I3 => plusOp(24),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I5 => plusOp(26),
      O => \SignalShiftSysClk_DatReg[0]_i_14_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[0]_i_140_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[0]_i_141_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[0]_i_144_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[0]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[0]_i_146_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[0]_i_147_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I4 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[0]_i_148_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I1 => plusOp(6),
      I2 => plusOp(7),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      O => \SignalShiftSysClk_DatReg[0]_i_151_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => plusOp(4),
      I2 => plusOp(5),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      O => \SignalShiftSysClk_DatReg[0]_i_152_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I1 => plusOp(2),
      I2 => plusOp(3),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[0]_i_153_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I2 => plusOp(1),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[0]_i_154_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(7),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I2 => plusOp(6),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      O => \SignalShiftSysClk_DatReg[0]_i_155_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(5),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I2 => plusOp(4),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      O => \SignalShiftSysClk_DatReg[0]_i_156_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(3),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I2 => plusOp(2),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[0]_i_157_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I1 => plusOp(1),
      I2 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[0]_i_158_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[0]_i_159_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => plusOp(30),
      I2 => plusOp(31),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[0]_i_16_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[0]_i_160_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[0]_i_161_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[0]_i_162_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[0]_i_163_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[0]_i_164_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[0]_i_165_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[0]_i_166_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[0]_i_169_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => plusOp(28),
      I2 => plusOp(29),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      O => \SignalShiftSysClk_DatReg[0]_i_17_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[0]_i_170_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[0]_i_171_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[0]_i_172_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[0]_i_174_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[0]_i_175_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[0]_i_176_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[0]_i_177_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => ClockTime_Nanosecond_DatReg(6),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \SignalShiftSysClk_DatReg[0]_i_178_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => ClockTime_Nanosecond_DatReg(4),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \SignalShiftSysClk_DatReg[0]_i_179_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I1 => plusOp(26),
      I2 => plusOp(27),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      O => \SignalShiftSysClk_DatReg[0]_i_18_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => ClockTime_Nanosecond_DatReg(2),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[0]_i_180_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => ClockTime_Nanosecond_DatReg(0),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[0]_i_181_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[0]_i_184_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[0]_i_185_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[0]_i_186_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[0]_i_187_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_188\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[0]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_189\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[0]_i_189_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I1 => plusOp(24),
      I2 => plusOp(25),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      O => \SignalShiftSysClk_DatReg[0]_i_19_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_190\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[0]_i_190_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_191\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[0]_i_191_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_192\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[0]_i_192_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_193\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[0]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_194\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[0]_i_194_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_195\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[0]_i_195_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1313"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_4_n_1\,
      I1 => SignalShiftSysClk_DatReg20_in,
      I2 => SignalShiftSysClk_DatReg3,
      I3 => PulseCount_CntReg1,
      I4 => \SignalShiftSysClk_DatReg[0]_i_7_n_0\,
      O => \SignalShiftSysClk_DatReg[0]_i_2_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(31),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I2 => plusOp(30),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[0]_i_20_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(29),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I2 => plusOp(28),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      O => \SignalShiftSysClk_DatReg[0]_i_21_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(27),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I2 => plusOp(26),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[0]_i_22_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(25),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I2 => plusOp(24),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      O => \SignalShiftSysClk_DatReg[0]_i_23_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[0]_i_25_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[0]_i_26_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[0]_i_27_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[0]_i_28_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[0]_i_29_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA00EA"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg14_in,
      I1 => SignalShiftSysClk_DatReg2,
      I2 => SignalShiftSysClk_DatReg232_in,
      I3 => \SignalShiftSysClk_DatReg[0]_i_10_n_0\,
      I4 => StartTime_Nanosecond_DatReg0,
      O => \SignalShiftSysClk_DatReg[0]_i_3_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[0]_i_30_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[0]_i_31_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[0]_i_32_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7FFF7F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => \SignalShiftSysClk_DatReg[0]_i_78_n_0\,
      I4 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I5 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[0]_i_33_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \SignalShiftSysClk_DatReg[0]_i_34_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => plusOp0_in(30),
      I2 => plusOp0_in(31),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[0]_i_36_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => plusOp0_in(28),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I3 => plusOp0_in(27),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I5 => plusOp0_in(29),
      O => \SignalShiftSysClk_DatReg[0]_i_37_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I1 => plusOp0_in(25),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I3 => plusOp0_in(24),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I5 => plusOp0_in(26),
      O => \SignalShiftSysClk_DatReg[0]_i_38_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[0]_i_40_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[0]_i_41_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[0]_i_42_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[0]_i_43_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[0]_i_44_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[0]_i_45_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[0]_i_46_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[0]_i_47_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7FFF7F"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => \SignalShiftSysClk_DatReg[0]_i_95_n_0\,
      I4 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I5 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[0]_i_48_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \SignalShiftSysClk_DatReg[0]_i_49_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => plusOp(22),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I3 => plusOp(21),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I5 => plusOp(23),
      O => \SignalShiftSysClk_DatReg[0]_i_51_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I1 => plusOp(19),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I3 => plusOp(18),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I5 => plusOp(20),
      O => \SignalShiftSysClk_DatReg[0]_i_52_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => plusOp(16),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I3 => plusOp(15),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I5 => plusOp(17),
      O => \SignalShiftSysClk_DatReg[0]_i_53_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I1 => plusOp(13),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I3 => plusOp(12),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I5 => plusOp(14),
      O => \SignalShiftSysClk_DatReg[0]_i_54_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => plusOp(22),
      I2 => plusOp(23),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      O => \SignalShiftSysClk_DatReg[0]_i_59_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I1 => plusOp(20),
      I2 => plusOp(21),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[0]_i_60_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I1 => plusOp(18),
      I2 => plusOp(19),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      O => \SignalShiftSysClk_DatReg[0]_i_61_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => plusOp(16),
      I2 => plusOp(17),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      O => \SignalShiftSysClk_DatReg[0]_i_62_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(23),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I2 => plusOp(22),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[0]_i_63_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(21),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I2 => plusOp(20),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      O => \SignalShiftSysClk_DatReg[0]_i_64_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(19),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I2 => plusOp(18),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[0]_i_65_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(17),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I2 => plusOp(16),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[0]_i_66_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[0]_i_68_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[0]_i_69_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \SignalShiftSysClk_DatReg[0]_i_33_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I4 => \SignalShiftSysClk_DatReg[0]_i_34_n_0\,
      O => \SignalShiftSysClk_DatReg[0]_i_7_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[0]_i_70_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[0]_i_71_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[0]_i_72_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[0]_i_73_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[0]_i_74_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[0]_i_75_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFBF"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[0]_i_126_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => \SignalShiftSysClk_DatReg[0]_i_127_n_0\,
      I4 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I5 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[0]_i_78_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => plusOp0_in(22),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I3 => plusOp0_in(21),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I5 => plusOp0_in(23),
      O => \SignalShiftSysClk_DatReg[0]_i_80_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I1 => plusOp0_in(19),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I3 => plusOp0_in(18),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I5 => plusOp0_in(20),
      O => \SignalShiftSysClk_DatReg[0]_i_81_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => plusOp0_in(16),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I3 => plusOp0_in(15),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I5 => plusOp0_in(17),
      O => \SignalShiftSysClk_DatReg[0]_i_82_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I1 => plusOp0_in(13),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I3 => plusOp0_in(12),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I5 => plusOp0_in(14),
      O => \SignalShiftSysClk_DatReg[0]_i_83_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[0]_i_85_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[0]_i_86_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[0]_i_87_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[0]_i_88_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[0]_i_89_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[0]_i_90_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[0]_i_91_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[0]_i_92_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFBF"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[0]_i_147_n_0\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => \SignalShiftSysClk_DatReg[0]_i_148_n_0\,
      I4 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I5 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[0]_i_95_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => plusOp(10),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I3 => plusOp(9),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I5 => plusOp(11),
      O => \SignalShiftSysClk_DatReg[0]_i_96_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I1 => plusOp(7),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I3 => plusOp(6),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I5 => plusOp(8),
      O => \SignalShiftSysClk_DatReg[0]_i_97_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => plusOp(4),
      I2 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I3 => plusOp(3),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I5 => plusOp(5),
      O => \SignalShiftSysClk_DatReg[0]_i_98_n_0\
    );
\SignalShiftSysClk_DatReg[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I3 => plusOp(1),
      I4 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I5 => plusOp(2),
      O => \SignalShiftSysClk_DatReg[0]_i_99_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_2_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_3_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_7_n_0\,
      I3 => \SignalShiftSysClk_DatReg[1]_i_4_n_0\,
      I4 => \SignalShiftSysClk_DatReg[1]_i_5_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_10_n_0\,
      O => \SignalShiftSysClk_DatReg[1]_i_1_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L(29),
      I1 => L(28),
      I2 => L(27),
      O => \SignalShiftSysClk_DatReg[1]_i_10_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(19),
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => L(18),
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[1]_i_100_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(17),
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => L(16),
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[1]_i_101_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[1]_i_103_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[1]_i_104_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[1]_i_105_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[1]_i_106_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[1]_i_107_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[1]_i_108_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[1]_i_109_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => PulseCount_CntReg3,
      I1 => SignalShiftSysClk_DatReg353_in,
      I2 => PulseCount_CntReg211_in,
      O => \SignalShiftSysClk_DatReg[1]_i_11_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[1]_i_110_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[1]_i_113_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[1]_i_114_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[1]_i_115_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[1]_i_116_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[1]_i_117_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[1]_i_118_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[1]_i_119_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[1]_i_120_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => minusOp(14),
      I2 => minusOp(15),
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[1]_i_125_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => minusOp(12),
      I2 => minusOp(13),
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[1]_i_126_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => minusOp(10),
      I2 => minusOp(11),
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[1]_i_127_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => minusOp(8),
      I2 => minusOp(9),
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[1]_i_128_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(15),
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => minusOp(14),
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[1]_i_129_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg333_in,
      I1 => Error_EvtReg4,
      O => \SignalShiftSysClk_DatReg[1]_i_13_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(13),
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => minusOp(12),
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[1]_i_130_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(11),
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => minusOp(10),
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[1]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(9),
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => minusOp(8),
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[1]_i_132_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[1]_i_135_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[1]_i_136_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[1]_i_137_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[1]_i_138_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[1]_i_139_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_5\,
      O => \SignalShiftSysClk_DatReg[1]_i_14_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => L(14),
      I2 => L(15),
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[1]_i_142_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => L(12),
      I2 => L(13),
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[1]_i_143_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => L(10),
      I2 => L(11),
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[1]_i_144_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => L(8),
      I2 => L(9),
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[1]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(15),
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => L(14),
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[1]_i_146_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(13),
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => L(12),
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[1]_i_147_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(11),
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => L(10),
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[1]_i_148_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(9),
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => L(8),
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[1]_i_149_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_30_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_31_n_0\,
      I2 => \SignalShiftSysClk_DatReg[1]_i_32_n_0\,
      I3 => \SignalShiftSysClk_DatReg[1]_i_33_n_0\,
      I4 => \SignalShiftSysClk_DatReg[1]_i_34_n_0\,
      I5 => \SignalShiftSysClk_DatReg[1]_i_35_n_0\,
      O => \SignalShiftSysClk_DatReg[1]_i_15_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[1]_i_151_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[1]_i_152_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[1]_i_153_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[1]_i_154_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[1]_i_155_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[1]_i_156_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[1]_i_157_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[1]_i_158_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[1]_i_161_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[1]_i_162_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[1]_i_163_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[1]_i_164_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[1]_i_165_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[1]_i_166_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[1]_i_167_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[1]_i_168_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_5\,
      O => \SignalShiftSysClk_DatReg[1]_i_17_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[1]_i_171_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[1]_i_172_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[1]_i_173_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[1]_i_174_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_175\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[1]_i_175_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => minusOp(6),
      I2 => minusOp(7),
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[1]_i_176_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => minusOp(4),
      I2 => minusOp(5),
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[1]_i_177_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => minusOp(2),
      I2 => minusOp(3),
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[1]_i_178_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => minusOp(1),
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[1]_i_179_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg329_in,
      I1 => SignalShiftSysClk_DatReg2,
      O => \SignalShiftSysClk_DatReg[1]_i_18_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(7),
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => minusOp(6),
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[1]_i_180_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(5),
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => minusOp(4),
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[1]_i_181_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(3),
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => minusOp(2),
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[1]_i_182_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => ClockTime_Nanosecond_DatReg(0),
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => minusOp(1),
      O => \SignalShiftSysClk_DatReg[1]_i_183_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[1]_i_186_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[1]_i_187_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_188\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[1]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_189\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[1]_i_189_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => L(6),
      I2 => L(7),
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[1]_i_190_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => L(4),
      I2 => L(5),
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[1]_i_191_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => L(2),
      I2 => L(3),
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[1]_i_192_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D890"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[1]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(7),
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => L(6),
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[1]_i_194_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(5),
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => L(4),
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[1]_i_195_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(3),
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => L(2),
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[1]_i_196_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[1]_i_197_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[1]_i_198_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[1]_i_199_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_6_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_7_n_0\,
      I2 => \SignalShiftSysClk_DatReg[1]_i_8_n_0\,
      I3 => L(26),
      I4 => \SignalShiftSysClk_DatReg[1]_i_10_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_12_n_0\,
      O => \SignalShiftSysClk_DatReg[1]_i_2_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L(25),
      I1 => L(24),
      I2 => L(23),
      O => \SignalShiftSysClk_DatReg[1]_i_20_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[1]_i_200_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[1]_i_201_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[1]_i_202_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[1]_i_203_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[1]_i_204_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => ClockTime_Nanosecond_DatReg(0),
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_7\,
      O => \SignalShiftSysClk_DatReg[1]_i_205_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_206\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[1]_i_206_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[1]_i_207_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[1]_i_208_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[1]_i_209_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => L(20),
      I1 => L(19),
      I2 => L(17),
      I3 => L(18),
      O => \SignalShiftSysClk_DatReg[1]_i_21_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D890"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[1]_i_210_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[1]_i_211_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[1]_i_212_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[1]_i_213_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[1]_i_214_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[1]_i_217_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[1]_i_218_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_219\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[1]_i_219_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => L(14),
      I1 => L(15),
      O => \SignalShiftSysClk_DatReg[1]_i_22_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_221\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[1]_i_221_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_222\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[1]_i_222_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_223\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[1]_i_223_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_225\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[1]_i_225_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[1]_i_226_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[1]_i_227_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[1]_i_228_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[1]_i_229_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => L(13),
      I1 => L(12),
      I2 => L(11),
      I3 => L(10),
      I4 => L(9),
      O => \SignalShiftSysClk_DatReg[1]_i_23_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L(18),
      I1 => L(16),
      O => \SignalShiftSysClk_DatReg[1]_i_24_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L(21),
      I1 => L(22),
      O => \SignalShiftSysClk_DatReg[1]_i_25_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A88"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_11_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_10_n_0\,
      I2 => L(26),
      I3 => \SignalShiftSysClk_DatReg[1]_i_8_n_0\,
      I4 => L(30),
      I5 => L(31),
      O => \SignalShiftSysClk_DatReg[1]_i_3_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_5\,
      O => \SignalShiftSysClk_DatReg[1]_i_30_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_4\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_7\,
      I3 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\,
      O => \SignalShiftSysClk_DatReg[1]_i_31_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_5\,
      O => \SignalShiftSysClk_DatReg[1]_i_32_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_5\,
      I3 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_6\,
      I4 => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_7\,
      O => \SignalShiftSysClk_DatReg[1]_i_33_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_4\,
      O => \SignalShiftSysClk_DatReg[1]_i_34_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_6\,
      O => \SignalShiftSysClk_DatReg[1]_i_35_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => minusOp(30),
      I2 => minusOp(31),
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[1]_i_39_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E00000E000"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_13_n_0\,
      I1 => StartTime_Nanosecond_DatReg1,
      I2 => \SignalShiftSysClk_DatReg[1]_i_14_n_0\,
      I3 => \SignalShiftSysClk_DatReg[1]_i_15_n_0\,
      I4 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\,
      I5 => \SignalShiftSysClk_DatReg[1]_i_17_n_0\,
      O => \SignalShiftSysClk_DatReg[1]_i_4_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => minusOp(28),
      I2 => minusOp(29),
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[1]_i_40_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => minusOp(26),
      I2 => minusOp(27),
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[1]_i_41_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => minusOp(24),
      I2 => minusOp(25),
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[1]_i_42_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(31),
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => minusOp(30),
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[1]_i_43_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(29),
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => minusOp(28),
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[1]_i_44_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(27),
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => minusOp(26),
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[1]_i_45_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(25),
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => minusOp(24),
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[1]_i_46_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_18_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_14_n_0\,
      I2 => \SignalShiftSysClk_DatReg[1]_i_15_n_0\,
      I3 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\,
      I4 => \SignalShiftSysClk_DatReg[1]_i_17_n_0\,
      I5 => SignalShiftSysClk_DatReg14_in,
      O => \SignalShiftSysClk_DatReg[1]_i_5_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => L(30),
      I2 => L(31),
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[1]_i_51_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => L(28),
      I2 => L(29),
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[1]_i_52_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => L(26),
      I2 => L(27),
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[1]_i_53_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => L(24),
      I2 => L(25),
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[1]_i_54_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(31),
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => L(30),
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[1]_i_55_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(29),
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => L(28),
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[1]_i_56_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(27),
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => L(26),
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[1]_i_57_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(25),
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => L(24),
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[1]_i_58_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg355_in,
      I1 => SignalShiftSysClk_DatReg20_in,
      O => \SignalShiftSysClk_DatReg[1]_i_6_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[1]_i_60_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[1]_i_61_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[1]_i_62_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[1]_i_63_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[1]_i_64_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[1]_i_65_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[1]_i_66_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[1]_i_67_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L(30),
      I1 => L(31),
      O => \SignalShiftSysClk_DatReg[1]_i_7_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[1]_i_72_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[1]_i_73_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[1]_i_74_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[1]_i_75_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[1]_i_76_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[1]_i_77_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[1]_i_78_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[1]_i_79_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[1]_i_20_n_0\,
      I1 => \SignalShiftSysClk_DatReg[1]_i_21_n_0\,
      I2 => \SignalShiftSysClk_DatReg[1]_i_22_n_0\,
      I3 => \SignalShiftSysClk_DatReg[1]_i_23_n_0\,
      I4 => \SignalShiftSysClk_DatReg[1]_i_24_n_0\,
      I5 => \SignalShiftSysClk_DatReg[1]_i_25_n_0\,
      O => \SignalShiftSysClk_DatReg[1]_i_8_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => minusOp(22),
      I2 => minusOp(23),
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[1]_i_81_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => minusOp(20),
      I2 => minusOp(21),
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[1]_i_82_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => minusOp(18),
      I2 => minusOp(19),
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[1]_i_83_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => minusOp(16),
      I2 => minusOp(17),
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[1]_i_84_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(23),
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => minusOp(22),
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[1]_i_85_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(21),
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => minusOp(20),
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[1]_i_86_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(19),
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => minusOp(18),
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[1]_i_87_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(17),
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => minusOp(16),
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[1]_i_88_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => L(22),
      I2 => L(23),
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[1]_i_94_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => L(20),
      I2 => L(21),
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[1]_i_95_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => L(18),
      I2 => L(19),
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[1]_i_96_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => L(16),
      I2 => L(17),
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[1]_i_97_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(23),
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => L(22),
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[1]_i_98_n_0\
    );
\SignalShiftSysClk_DatReg[1]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(21),
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => L(20),
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[1]_i_99_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_2_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_3_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_7_n_0\,
      I3 => \SignalShiftSysClk_DatReg[2]_i_4_n_0\,
      I4 => \SignalShiftSysClk_DatReg[2]_i_5_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_10_n_0\,
      O => \SignalShiftSysClk_DatReg[2]_i_1_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg357_in,
      I1 => SignalShiftSysClk_DatReg20_in,
      O => \SignalShiftSysClk_DatReg[2]_i_10_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[2]_i_100_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[2]_i_102_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[2]_i_103_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[2]_i_104_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[2]_i_105_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[2]_i_106_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[2]_i_107_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[2]_i_108_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[2]_i_109_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => PulseCount_CntReg3,
      I1 => SignalShiftSysClk_DatReg351_in,
      I2 => PulseCount_CntReg211_in,
      O => \SignalShiftSysClk_DatReg[2]_i_11_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[2]_i_112_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[2]_i_113_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[2]_i_114_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[2]_i_115_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[2]_i_116_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[2]_i_117_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[2]_i_118_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[2]_i_119_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[2]_i_124_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[2]_i_125_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[2]_i_126_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[2]_i_127_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[2]_i_128_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[2]_i_129_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg327_in,
      I1 => Error_EvtReg4,
      O => \SignalShiftSysClk_DatReg[2]_i_13_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[2]_i_130_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[2]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[2]_i_134_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[2]_i_135_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[2]_i_136_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[2]_i_138_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[2]_i_139_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_14_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[2]_i_140_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[2]_i_141_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[2]_i_142_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[2]_i_143_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[2]_i_144_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[2]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[2]_i_147_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[2]_i_148_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[2]_i_149_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_30_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_31_n_0\,
      I2 => \SignalShiftSysClk_DatReg[2]_i_32_n_0\,
      I3 => \SignalShiftSysClk_DatReg[2]_i_33_n_0\,
      I4 => \SignalShiftSysClk_DatReg[2]_i_34_n_0\,
      I5 => \SignalShiftSysClk_DatReg[2]_i_35_n_0\,
      O => \SignalShiftSysClk_DatReg[2]_i_15_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[2]_i_150_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[2]_i_151_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[2]_i_152_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[2]_i_153_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[2]_i_154_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[2]_i_157_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[2]_i_158_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[2]_i_159_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[2]_i_160_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[2]_i_161_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[2]_i_162_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[2]_i_163_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[2]_i_164_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[2]_i_167_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[2]_i_168_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[2]_i_169_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_17_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[2]_i_170_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[2]_i_171_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[2]_i_172_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[2]_i_173_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[2]_i_174_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[2]_i_175_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[2]_i_176_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[2]_i_177_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[2]_i_178_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[2]_i_179_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg2,
      I1 => SignalShiftSysClk_DatReg361_in,
      O => \SignalShiftSysClk_DatReg[2]_i_18_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_182\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[2]_i_182_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_183\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[2]_i_183_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[2]_i_184_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[2]_i_185_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[2]_i_186_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[2]_i_187_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[2]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[2]_i_189_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_19_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[2]_i_190_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[2]_i_191_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[2]_i_192_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[2]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[2]_i_194_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[2]_i_195_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[2]_i_196_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[2]_i_197_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[2]_i_198_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[2]_i_199_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_12_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_6_n_0\,
      I2 => \SignalShiftSysClk_DatReg[2]_i_7_n_0\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\,
      I4 => \SignalShiftSysClk_DatReg[2]_i_9_n_0\,
      I5 => \SignalShiftSysClk_DatReg[2]_i_10_n_0\,
      O => \SignalShiftSysClk_DatReg[2]_i_2_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_6\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\,
      O => \SignalShiftSysClk_DatReg[2]_i_20_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[2]_i_200_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[2]_i_201_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_202\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[2]_i_202_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_203\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[2]_i_203_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[2]_i_204_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[2]_i_205_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[2]_i_206_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \SignalShiftSysClk_DatReg[2]_i_207_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[2]_i_208_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[2]_i_209_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_21_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[2]_i_210_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[2]_i_211_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[2]_i_214_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[2]_i_215_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_216\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[2]_i_216_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[2]_i_217_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_4\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_5\,
      I4 => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_6\,
      O => \SignalShiftSysClk_DatReg[2]_i_22_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_220\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[2]_i_220_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_221\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[2]_i_221_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_222\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[2]_i_222_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_223\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[2]_i_223_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[2]_i_226_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[2]_i_227_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[2]_i_228_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[2]_i_229_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_7\,
      O => \SignalShiftSysClk_DatReg[2]_i_23_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[2]_i_230_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_231\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[2]_i_231_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_232\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[2]_i_232_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_233\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[2]_i_233_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_5\,
      O => \SignalShiftSysClk_DatReg[2]_i_24_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A88"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_11_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_9_n_0\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\,
      I3 => \SignalShiftSysClk_DatReg[2]_i_7_n_0\,
      I4 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\,
      I5 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_3_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_30_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_6\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\,
      O => \SignalShiftSysClk_DatReg[2]_i_31_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_32_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_4\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_5\,
      I4 => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_6\,
      O => \SignalShiftSysClk_DatReg[2]_i_33_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_7\,
      O => \SignalShiftSysClk_DatReg[2]_i_34_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_5\,
      O => \SignalShiftSysClk_DatReg[2]_i_35_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E00000E000"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_13_n_0\,
      I1 => StartTime_Nanosecond_DatReg1,
      I2 => \SignalShiftSysClk_DatReg[2]_i_14_n_0\,
      I3 => \SignalShiftSysClk_DatReg[2]_i_15_n_0\,
      I4 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\,
      I5 => \SignalShiftSysClk_DatReg[2]_i_17_n_0\,
      O => \SignalShiftSysClk_DatReg[2]_i_4_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[2]_i_42_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[2]_i_43_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[2]_i_44_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[2]_i_45_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[2]_i_46_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[2]_i_47_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[2]_i_48_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[2]_i_49_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_18_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_14_n_0\,
      I2 => \SignalShiftSysClk_DatReg[2]_i_15_n_0\,
      I3 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\,
      I4 => \SignalShiftSysClk_DatReg[2]_i_17_n_0\,
      I5 => SignalShiftSysClk_DatReg14_in,
      O => \SignalShiftSysClk_DatReg[2]_i_5_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[2]_i_51_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[2]_i_52_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[2]_i_53_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[2]_i_54_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[2]_i_55_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[2]_i_56_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[2]_i_57_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[2]_i_58_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_6_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[2]_i_60_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[2]_i_61_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[2]_i_62_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[2]_i_63_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[2]_i_64_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[2]_i_65_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[2]_i_66_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[2]_i_67_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[2]_i_19_n_0\,
      I1 => \SignalShiftSysClk_DatReg[2]_i_20_n_0\,
      I2 => \SignalShiftSysClk_DatReg[2]_i_21_n_0\,
      I3 => \SignalShiftSysClk_DatReg[2]_i_22_n_0\,
      I4 => \SignalShiftSysClk_DatReg[2]_i_23_n_0\,
      I5 => \SignalShiftSysClk_DatReg[2]_i_24_n_0\,
      O => \SignalShiftSysClk_DatReg[2]_i_7_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[2]_i_72_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[2]_i_73_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[2]_i_74_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[2]_i_75_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[2]_i_76_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[2]_i_77_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[2]_i_78_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[2]_i_79_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[2]_i_82_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[2]_i_83_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[2]_i_84_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[2]_i_85_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[2]_i_86_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[2]_i_87_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[2]_i_88_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[2]_i_89_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_4\,
      O => \SignalShiftSysClk_DatReg[2]_i_9_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[2]_i_93_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[2]_i_94_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[2]_i_95_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_7\,
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[2]_i_96_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[2]_i_97_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_6\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[2]_i_98_n_0\
    );
\SignalShiftSysClk_DatReg[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_4\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[2]_i_99_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F7F7F5F557F7F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I1 => Error_EvtReg1,
      I2 => SigGenState_StaReg(0),
      I3 => \SignalShiftSysClk_DatReg[3]_i_3_n_0\,
      I4 => SigGenState_StaReg(1),
      I5 => \SignalShiftSysClk_DatReg[3]_i_4_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_1_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => SignalActive_DatReg_reg_n_0,
      I1 => StartTime_Nanosecond_DatReg0,
      I2 => \SignalShiftSysClk_DatReg[3]_i_4_n_0\,
      I3 => SigGenState_StaReg(1),
      I4 => Signal_Val,
      I5 => \SigGenControl_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_10_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[3]_i_100_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[3]_i_101_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[3]_i_102_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[3]_i_107_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[3]_i_108_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[3]_i_109_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[3]_i_110_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[3]_i_111_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[3]_i_112_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[3]_i_113_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[3]_i_114_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => plusOp0_in(22),
      I2 => plusOp0_in(23),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      O => \SignalShiftSysClk_DatReg[3]_i_116_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I1 => plusOp0_in(20),
      I2 => plusOp0_in(21),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[3]_i_117_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I1 => plusOp0_in(18),
      I2 => plusOp0_in(19),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      O => \SignalShiftSysClk_DatReg[3]_i_118_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => plusOp0_in(16),
      I2 => plusOp0_in(17),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      O => \SignalShiftSysClk_DatReg[3]_i_119_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg20_in,
      I1 => \SignalShiftSysClk_DatReg_reg[0]_i_4_n_1\,
      O => \SignalShiftSysClk_DatReg[3]_i_12_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(23),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I2 => plusOp0_in(22),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[3]_i_120_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(21),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I2 => plusOp0_in(20),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      O => \SignalShiftSysClk_DatReg[3]_i_121_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(19),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I2 => plusOp0_in(18),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[3]_i_122_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(17),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I2 => plusOp0_in(16),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[3]_i_123_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[14]\,
      I1 => \PulseCount_CntReg_reg_n_0_[14]\,
      I2 => \PulseCount_CntReg_reg_n_0_[15]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[15]\,
      O => \SignalShiftSysClk_DatReg[3]_i_128_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[12]\,
      I1 => \PulseCount_CntReg_reg_n_0_[12]\,
      I2 => \PulseCount_CntReg_reg_n_0_[13]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[3]_i_129_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_13_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[10]\,
      I1 => \PulseCount_CntReg_reg_n_0_[10]\,
      I2 => \PulseCount_CntReg_reg_n_0_[11]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[11]\,
      O => \SignalShiftSysClk_DatReg[3]_i_130_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[8]\,
      I1 => \PulseCount_CntReg_reg_n_0_[8]\,
      I2 => \PulseCount_CntReg_reg_n_0_[9]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[3]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[15]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[15]\,
      I2 => \PulseCount_CntReg_reg_n_0_[14]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[14]\,
      O => \SignalShiftSysClk_DatReg[3]_i_132_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[13]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[13]\,
      I2 => \PulseCount_CntReg_reg_n_0_[12]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[3]_i_133_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[11]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[11]\,
      I2 => \PulseCount_CntReg_reg_n_0_[10]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[3]_i_134_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[9]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[9]\,
      I2 => \PulseCount_CntReg_reg_n_0_[8]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[8]\,
      O => \SignalShiftSysClk_DatReg[3]_i_135_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[3]_i_138_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[3]_i_139_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_36_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_37_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_38_n_0\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_39_n_0\,
      I4 => \SignalShiftSysClk_DatReg[3]_i_40_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_41_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_14_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[3]_i_140_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[3]_i_141_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[3]_i_142_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[3]_i_143_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[3]_i_144_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[3]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[3]_i_150_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[3]_i_151_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[3]_i_152_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[3]_i_153_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[3]_i_154_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[3]_i_155_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[3]_i_156_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[3]_i_157_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[3]_i_159_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_16_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[3]_i_160_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[3]_i_161_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[3]_i_162_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[3]_i_163_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[3]_i_164_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[3]_i_165_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[3]_i_166_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \SignalShiftSysClk_DatReg[3]_i_169_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg359_in,
      I1 => SignalShiftSysClk_DatReg20_in,
      O => \SignalShiftSysClk_DatReg[3]_i_17_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \SignalShiftSysClk_DatReg[3]_i_170_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \SignalShiftSysClk_DatReg[3]_i_171_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \SignalShiftSysClk_DatReg[3]_i_172_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \SignalShiftSysClk_DatReg[3]_i_173_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \SignalShiftSysClk_DatReg[3]_i_174_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \SignalShiftSysClk_DatReg[3]_i_175_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \SignalShiftSysClk_DatReg[3]_i_176_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg349_in,
      I1 => PulseCount_CntReg3,
      I2 => PulseCount_CntReg211_in,
      O => \SignalShiftSysClk_DatReg[3]_i_18_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I1 => plusOp0_in(14),
      I2 => plusOp0_in(15),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      O => \SignalShiftSysClk_DatReg[3]_i_181_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I1 => plusOp0_in(12),
      I2 => plusOp0_in(13),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[3]_i_182_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => plusOp0_in(10),
      I2 => plusOp0_in(11),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      O => \SignalShiftSysClk_DatReg[3]_i_183_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I1 => plusOp0_in(8),
      I2 => plusOp0_in(9),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[3]_i_184_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(15),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I2 => plusOp0_in(14),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      O => \SignalShiftSysClk_DatReg[3]_i_185_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(13),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I2 => plusOp0_in(12),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[3]_i_186_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(11),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I2 => plusOp0_in(10),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[3]_i_187_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(9),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I2 => plusOp0_in(8),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      O => \SignalShiftSysClk_DatReg[3]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[6]\,
      I1 => \PulseCount_CntReg_reg_n_0_[6]\,
      I2 => \PulseCount_CntReg_reg_n_0_[7]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[7]\,
      O => \SignalShiftSysClk_DatReg[3]_i_191_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[4]\,
      I1 => \PulseCount_CntReg_reg_n_0_[4]\,
      I2 => \PulseCount_CntReg_reg_n_0_[5]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[5]\,
      O => \SignalShiftSysClk_DatReg[3]_i_192_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[2]\,
      I1 => \PulseCount_CntReg_reg_n_0_[2]\,
      I2 => \PulseCount_CntReg_reg_n_0_[3]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[0]\,
      I1 => \PulseCount_CntReg_reg_n_0_[0]\,
      I2 => \PulseCount_CntReg_reg_n_0_[1]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_194_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[7]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[7]\,
      I2 => \PulseCount_CntReg_reg_n_0_[6]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[6]\,
      O => \SignalShiftSysClk_DatReg[3]_i_195_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[5]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[5]\,
      I2 => \PulseCount_CntReg_reg_n_0_[4]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[4]\,
      O => \SignalShiftSysClk_DatReg[3]_i_196_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[3]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[3]\,
      I2 => \PulseCount_CntReg_reg_n_0_[2]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_197_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[1]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[1]\,
      I2 => \PulseCount_CntReg_reg_n_0_[0]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_198_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_5_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_6_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_7_n_0\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_8_n_0\,
      I4 => \SignalShiftSysClk_DatReg[3]_i_9_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_10_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_2_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg335_in,
      I1 => Error_EvtReg4,
      O => \SignalShiftSysClk_DatReg[3]_i_20_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[3]_i_201_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[3]_i_202_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[3]_i_203_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[3]_i_204_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[3]_i_205_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[3]_i_206_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[3]_i_207_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[3]_i_208_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_21_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[3]_i_211_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_212\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[3]_i_212_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_213\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[3]_i_213_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[3]_i_214_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[3]_i_215_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[3]_i_217_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[3]_i_218_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[3]_i_219_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_47_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_48_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_49_n_0\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_50_n_0\,
      I4 => \SignalShiftSysClk_DatReg[3]_i_51_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_52_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_22_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[3]_i_220_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[3]_i_221_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[3]_i_222_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[3]_i_223_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[3]_i_224_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[3]_i_226_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[3]_i_227_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[3]_i_228_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[3]_i_229_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[3]_i_230_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[3]_i_231_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[3]_i_232_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[3]_i_233_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \SignalShiftSysClk_DatReg[3]_i_236_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \SignalShiftSysClk_DatReg[3]_i_237_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \SignalShiftSysClk_DatReg[3]_i_238_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \SignalShiftSysClk_DatReg[3]_i_239_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_24_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \SignalShiftSysClk_DatReg[3]_i_240_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \SignalShiftSysClk_DatReg[3]_i_241_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \SignalShiftSysClk_DatReg[3]_i_242_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \SignalShiftSysClk_DatReg[3]_i_243_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_246\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[3]_i_246_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[3]_i_247_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[3]_i_248_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_249\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[3]_i_249_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SignalShiftSysClk_DatReg363_in,
      I1 => SignalShiftSysClk_DatReg2,
      O => \SignalShiftSysClk_DatReg[3]_i_25_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[3]_i_250_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I1 => plusOp0_in(6),
      I2 => plusOp0_in(7),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      O => \SignalShiftSysClk_DatReg[3]_i_251_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => plusOp0_in(4),
      I2 => plusOp0_in(5),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      O => \SignalShiftSysClk_DatReg[3]_i_252_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I1 => plusOp0_in(2),
      I2 => plusOp0_in(3),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_253_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I2 => plusOp0_in(1),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_254_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(7),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I2 => plusOp0_in(6),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      O => \SignalShiftSysClk_DatReg[3]_i_255_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(5),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I2 => plusOp0_in(4),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      O => \SignalShiftSysClk_DatReg[3]_i_256_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(3),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I2 => plusOp0_in(2),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_257_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => plusOp0_in(1),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_258_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_260_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_261\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_261_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_262\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_262_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[3]_i_263_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[3]_i_264_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[3]_i_265_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[3]_i_266_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[3]_i_267_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[3]_i_268_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[3]_i_269_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => ClockTime_Nanosecond_DatReg(0),
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_7\,
      O => \SignalShiftSysClk_DatReg[3]_i_270_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_273\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[3]_i_273_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_274\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[3]_i_274_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[3]_i_275_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[3]_i_276_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[3]_i_277_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[3]_i_278_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E260"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[3]_i_279_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[30]\,
      I1 => \PulseCount_CntReg_reg_n_0_[30]\,
      I2 => \PulseCount_CntReg_reg_n_0_[31]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[3]_i_28_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[3]_i_280_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[3]_i_281_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[3]_i_282_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_283_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[3]_i_284_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[3]_i_285_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[3]_i_286_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[3]_i_287_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[3]_i_288_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[3]_i_289_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[28]\,
      I1 => \PulseCount_CntReg_reg_n_0_[28]\,
      I2 => \PulseCount_CntReg_reg_n_0_[29]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[29]\,
      O => \SignalShiftSysClk_DatReg[3]_i_29_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[3]_i_290_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => ClockTime_Nanosecond_DatReg(0),
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_7\,
      O => \SignalShiftSysClk_DatReg[3]_i_291_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_292\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_292_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_293\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_293_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_294\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_294_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \SignalShiftSysClk_DatReg[3]_i_295_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \SignalShiftSysClk_DatReg[3]_i_296_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \SignalShiftSysClk_DatReg[3]_i_297_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E260"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => ClockTime_Nanosecond_DatReg(1),
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \SignalShiftSysClk_DatReg[3]_i_298_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \SignalShiftSysClk_DatReg[3]_i_299_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg1,
      I1 => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_0\,
      I2 => Error_EvtReg4,
      I3 => PulseCount_CntReg211_in,
      I4 => PulseCount_CntReg3,
      I5 => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_3_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[26]\,
      I1 => \PulseCount_CntReg_reg_n_0_[26]\,
      I2 => \PulseCount_CntReg_reg_n_0_[27]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[27]\,
      O => \SignalShiftSysClk_DatReg[3]_i_30_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \SignalShiftSysClk_DatReg[3]_i_300_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \SignalShiftSysClk_DatReg[3]_i_301_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_302_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_305\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[3]_i_305_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[3]_i_306_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_307\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \SignalShiftSysClk_DatReg[3]_i_307_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_309\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[3]_i_309_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[24]\,
      I1 => \PulseCount_CntReg_reg_n_0_[24]\,
      I2 => \PulseCount_CntReg_reg_n_0_[25]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[25]\,
      O => \SignalShiftSysClk_DatReg[3]_i_31_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_310\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[3]_i_310_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_311\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[3]_i_311_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_313\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \SignalShiftSysClk_DatReg[3]_i_313_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_314\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \SignalShiftSysClk_DatReg[3]_i_314_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_315\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \SignalShiftSysClk_DatReg[3]_i_315_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_316\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_316_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_317\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_317_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_318\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_318_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_319\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \SignalShiftSysClk_DatReg[3]_i_319_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[31]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[31]\,
      I2 => \PulseCount_CntReg_reg_n_0_[30]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[3]_i_32_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_320\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \SignalShiftSysClk_DatReg[3]_i_320_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_321\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \SignalShiftSysClk_DatReg[3]_i_321_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[29]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[29]\,
      I2 => \PulseCount_CntReg_reg_n_0_[28]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[28]\,
      O => \SignalShiftSysClk_DatReg[3]_i_33_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[27]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[27]\,
      I2 => \PulseCount_CntReg_reg_n_0_[26]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[3]_i_34_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[25]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[25]\,
      I2 => \PulseCount_CntReg_reg_n_0_[24]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[24]\,
      O => \SignalShiftSysClk_DatReg[3]_i_35_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_36_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_4\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_7\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\,
      O => \SignalShiftSysClk_DatReg[3]_i_37_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_38_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_5\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_6\,
      I4 => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_7\,
      O => \SignalShiftSysClk_DatReg[3]_i_39_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => ClockTime_TimeJump_DatReg,
      I1 => ClockTime_ValReg,
      I2 => StartTime_Nanosecond_DatReg2,
      I3 => StartTime_Nanosecond_DatReg213_in,
      O => \SignalShiftSysClk_DatReg[3]_i_4_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_4\,
      O => \SignalShiftSysClk_DatReg[3]_i_40_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_6\,
      O => \SignalShiftSysClk_DatReg[3]_i_41_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_47_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_4\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_5\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_7\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\,
      O => \SignalShiftSysClk_DatReg[3]_i_48_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_49_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_12_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_13_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_14_n_0\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\,
      I4 => \SignalShiftSysClk_DatReg[3]_i_16_n_0\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_17_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_5_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_5\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_6\,
      I4 => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_7\,
      O => \SignalShiftSysClk_DatReg[3]_i_50_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_4\,
      O => \SignalShiftSysClk_DatReg[3]_i_51_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_7\,
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_6\,
      O => \SignalShiftSysClk_DatReg[3]_i_52_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => plusOp0_in(30),
      I2 => plusOp0_in(31),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \SignalShiftSysClk_DatReg[3]_i_56_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => plusOp0_in(28),
      I2 => plusOp0_in(29),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      O => \SignalShiftSysClk_DatReg[3]_i_57_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I1 => plusOp0_in(26),
      I2 => plusOp0_in(27),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      O => \SignalShiftSysClk_DatReg[3]_i_58_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I1 => plusOp0_in(24),
      I2 => plusOp0_in(25),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      O => \SignalShiftSysClk_DatReg[3]_i_59_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A88"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_18_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_16_n_0\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_14_n_0\,
      I4 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\,
      I5 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\,
      O => \SignalShiftSysClk_DatReg[3]_i_6_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(31),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I2 => plusOp0_in(30),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      O => \SignalShiftSysClk_DatReg[3]_i_60_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(29),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I2 => plusOp0_in(28),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      O => \SignalShiftSysClk_DatReg[3]_i_61_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(27),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I2 => plusOp0_in(26),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      O => \SignalShiftSysClk_DatReg[3]_i_62_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp0_in(25),
      I1 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I2 => plusOp0_in(24),
      I3 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      O => \SignalShiftSysClk_DatReg[3]_i_63_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[22]\,
      I1 => \PulseCount_CntReg_reg_n_0_[22]\,
      I2 => \PulseCount_CntReg_reg_n_0_[23]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[23]\,
      O => \SignalShiftSysClk_DatReg[3]_i_65_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[20]\,
      I1 => \PulseCount_CntReg_reg_n_0_[20]\,
      I2 => \PulseCount_CntReg_reg_n_0_[21]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[21]\,
      O => \SignalShiftSysClk_DatReg[3]_i_66_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[18]\,
      I1 => \PulseCount_CntReg_reg_n_0_[18]\,
      I2 => \PulseCount_CntReg_reg_n_0_[19]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[19]\,
      O => \SignalShiftSysClk_DatReg[3]_i_67_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \RepeatCount_DatReg_reg_n_0_[16]\,
      I1 => \PulseCount_CntReg_reg_n_0_[16]\,
      I2 => \PulseCount_CntReg_reg_n_0_[17]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[17]\,
      O => \SignalShiftSysClk_DatReg[3]_i_68_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[23]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[23]\,
      I2 => \PulseCount_CntReg_reg_n_0_[22]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[22]\,
      O => \SignalShiftSysClk_DatReg[3]_i_69_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg0,
      I1 => SignalActive_DatReg_reg_n_0,
      I2 => \SignalShiftSysClk_DatReg[3]_i_4_n_0\,
      I3 => SigGenState_StaReg(1),
      I4 => Signal_Val,
      I5 => \SigGenControl_DatReg_reg_n_0_[0]\,
      O => \SignalShiftSysClk_DatReg[3]_i_7_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[21]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[21]\,
      I2 => \PulseCount_CntReg_reg_n_0_[20]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[20]\,
      O => \SignalShiftSysClk_DatReg[3]_i_70_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[19]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[19]\,
      I2 => \PulseCount_CntReg_reg_n_0_[18]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[18]\,
      O => \SignalShiftSysClk_DatReg[3]_i_71_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PulseCount_CntReg_reg_n_0_[17]\,
      I1 => \RepeatCount_DatReg_reg_n_0_[17]\,
      I2 => \PulseCount_CntReg_reg_n_0_[16]\,
      I3 => \RepeatCount_DatReg_reg_n_0_[16]\,
      O => \SignalShiftSysClk_DatReg[3]_i_72_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[3]_i_77_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[3]_i_78_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[3]_i_79_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E00000E000"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_20_n_0\,
      I1 => StartTime_Nanosecond_DatReg1,
      I2 => \SignalShiftSysClk_DatReg[3]_i_21_n_0\,
      I3 => \SignalShiftSysClk_DatReg[3]_i_22_n_0\,
      I4 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\,
      I5 => \SignalShiftSysClk_DatReg[3]_i_24_n_0\,
      O => \SignalShiftSysClk_DatReg[3]_i_8_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[3]_i_80_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[3]_i_81_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[3]_i_82_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[3]_i_83_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[3]_i_84_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[3]_i_86_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[3]_i_87_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[3]_i_88_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[3]_i_89_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF3F2222AA2A"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_25_n_0\,
      I1 => \SignalShiftSysClk_DatReg[3]_i_21_n_0\,
      I2 => \SignalShiftSysClk_DatReg[3]_i_22_n_0\,
      I3 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\,
      I4 => \SignalShiftSysClk_DatReg[3]_i_24_n_0\,
      I5 => SignalShiftSysClk_DatReg14_in,
      O => \SignalShiftSysClk_DatReg[3]_i_9_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[3]_i_90_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \SignalShiftSysClk_DatReg[3]_i_91_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \SignalShiftSysClk_DatReg[3]_i_92_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_7\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_4\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \SignalShiftSysClk_DatReg[3]_i_93_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \SignalShiftSysClk_DatReg[3]_i_95_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \SignalShiftSysClk_DatReg[3]_i_96_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_5\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \SignalShiftSysClk_DatReg[3]_i_97_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_4\,
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_7\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \SignalShiftSysClk_DatReg[3]_i_98_n_0\
    );
\SignalShiftSysClk_DatReg[3]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_5\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_6\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \SignalShiftSysClk_DatReg[3]_i_99_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \SignalShiftSysClk_DatReg[3]_i_1_n_0\,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SignalShiftSysClk_DatReg[0]_i_1_n_0\,
      Q => \SignalShiftSysClk_DatReg__0\(0)
    );
\SignalShiftSysClk_DatReg_reg[0]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_101_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_100_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_100_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_100_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_100_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[20]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[19]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[18]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_102_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_101_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_101_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_101_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_101_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[16]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[15]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[14]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_149_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_102_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_102_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_102_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_102_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[12]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[11]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[10]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_103_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_103_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_103_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_103_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_151_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_152_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_153_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_154_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_155_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_156_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_157_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_158_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_50_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_11_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_11_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_11_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_51_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_52_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_53_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_54_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_112_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_112_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_112_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_112_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_159_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_160_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_161_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_162_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_163_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_164_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_165_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_166_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_169_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_170_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => '0',
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_122_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_171_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_172_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_259_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_132_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_132_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_132_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_132_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(12 downto 9),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[12]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[11]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[10]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_133_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_133_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_133_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_133_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_174_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_175_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_176_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_177_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_133_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_178_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_179_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_180_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_181_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_184_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_185_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => '0',
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_143_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_186_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_187_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_150_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_149_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_149_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_149_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_149_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[8]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[7]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[6]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_58_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_15_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_15_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_15_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_59_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_60_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_61_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_62_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_63_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_64_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_65_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_66_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_150_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_150_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_150_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_150_n_3\,
      CYINIT => \StopTime_Second_DatReg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[4]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[3]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[2]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_167_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_188_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_189_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_168_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_190_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_191_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_173_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_173_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_173_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_173_n_3\,
      CYINIT => \StartTime_Second_DatReg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(4 downto 1),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[4]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[3]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[2]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_182\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_182_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_192_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_183_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_194_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_195_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_67_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_24_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_24_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_24_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_68_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_69_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_70_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_71_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_72_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_73_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_74_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_75_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_79_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_35_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_35_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_35_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_80_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_81_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_82_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_83_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_84_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_39_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_39_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_39_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_85_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_86_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_87_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_88_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_89_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_90_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_91_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_92_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_11_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_4_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_4_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[0]_i_12_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_13_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_14_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_15_n_0\,
      CO(3) => SignalShiftSysClk_DatReg20_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_5_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_5_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_16_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_17_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_18_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_20_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_21_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_22_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_23_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_50_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_50_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_50_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_50_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_96_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_97_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_98_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_99_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_56_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_55_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_55_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_55_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \StopTime_Second_DatReg_reg_n_0_[31]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[30]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_57_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_56_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_56_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_56_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[28]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[27]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[26]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_100_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_57_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_57_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_57_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \StopTime_Second_DatReg_reg_n_0_[24]\,
      S(2) => \StopTime_Second_DatReg_reg_n_0_[23]\,
      S(1) => \StopTime_Second_DatReg_reg_n_0_[22]\,
      S(0) => \StopTime_Second_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_103_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_58_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_58_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_58_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_104_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_105_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_106_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_107_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_108_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_109_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_110_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_111_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_24_n_0\,
      CO(3) => SignalShiftSysClk_DatReg3,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_6_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_6_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_25_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_26_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_27_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_28_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_29_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_30_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_31_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_32_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_112_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_67_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_67_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_67_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_113_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_114_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_115_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_116_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_117_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_118_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_119_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_120_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_76_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_76_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[0]_i_123_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_124_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_121_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_77_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_125_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_79_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_79_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_79_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_79_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_128_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_129_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_130_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_35_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_8_CO_UNCONNECTED\(3),
      CO(2) => SignalShiftSysClk_DatReg2,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_8_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[0]_i_36_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_37_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_38_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_133_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_84_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_84_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_84_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_134_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_135_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_136_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_137_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_84_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_138_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_139_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_140_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_141_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_39_n_0\,
      CO(3) => SignalShiftSysClk_DatReg232_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_9_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_9_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[0]_i_40_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[0]_i_41_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[0]_i_42_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[0]_i_44_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_45_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[0]_i_46_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[0]_i_47_n_0\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[0]_i_93_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_93_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[0]_i_144_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_145_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[0]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_142_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[0]_i_94_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \SignalShiftSysClk_DatReg[0]_i_146_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \SignalShiftSysClk_DatReg[3]_i_1_n_0\,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SignalShiftSysClk_DatReg[1]_i_1_n_0\,
      Q => \SignalShiftSysClk_DatReg__0\(1)
    );
\SignalShiftSysClk_DatReg_reg[1]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_150_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_102_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_102_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_102_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_151_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_152_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_153_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_154_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_102_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_155_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_156_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_157_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_158_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_160_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_112_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_112_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_112_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_161_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_162_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_163_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_164_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_165_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_166_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_167_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_168_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_9_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_12_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => L(31 downto 29),
      S(3) => '0',
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_121_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_121_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_121_n_7\,
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[1]_i_171_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_172_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_122_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_173_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_123_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_174_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_175_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_124_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_124_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_124_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_124_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_176_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_177_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_178_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_179_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_124_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_180_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_181_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_182_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_183_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_134_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_133_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_133_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_133_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_133_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(0) => '0',
      O(3 downto 0) => minusOp(20 downto 17),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_186_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_184_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_134_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_134_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_134_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      DI(2 downto 1) => B"00",
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O(3 downto 0) => minusOp(16 downto 13),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_187_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_140_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_140_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_140_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_140_n_3\,
      CYINIT => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 1) => L(4 downto 2),
      O(0) => minusOp(1),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_189_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_141_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_141_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_141_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_141_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_190_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_191_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_192_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_193_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_194_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_195_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_196_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_197_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_150_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_150_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_150_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_150_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_198_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_199_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_200_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_201_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_150_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_202_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_203_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_204_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_205_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_3\,
      CYINIT => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_159_n_6\,
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_159_O_UNCONNECTED\(0),
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_206_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_160_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_160_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_160_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_160_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_207_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_208_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_209_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_210_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_211_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_212_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_213_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_214_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_169_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_217_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      DI(2 downto 1) => B"00",
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_170_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[1]_i_218_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_219_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_185_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_184_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_184_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_184_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_184_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_221_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_222_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_223_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_220_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_185_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_185_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_185_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_185_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_38_n_0\,
      CO(3) => SignalShiftSysClk_DatReg355_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_19_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_19_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_39_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_40_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_41_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_42_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_43_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_44_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_45_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_46_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_215_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[1]_i_225_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_226_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_227_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_216_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_220_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_220_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_220_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_220_n_3\,
      CYINIT => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 1) => minusOp(4 downto 2),
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_220_O_UNCONNECTED\(0),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_228_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_3\,
      CYINIT => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_224_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_229_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_47_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_26_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_26_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_26_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(24 downto 21),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_50_n_0\,
      CO(3) => SignalShiftSysClk_DatReg353_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_27_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_27_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_51_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_52_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_53_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_54_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_55_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_56_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_57_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_58_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_59_n_0\,
      CO(3) => SignalShiftSysClk_DatReg333_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_28_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_28_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_60_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_61_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_62_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_63_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_64_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_65_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_66_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_67_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_16_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_29_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_29_n_7\,
      S(3) => '0',
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_36_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_71_n_0\,
      CO(3) => SignalShiftSysClk_DatReg329_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_37_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_37_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_72_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_73_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_74_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_75_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_76_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_77_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_78_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_79_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_80_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_38_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_38_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_38_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_81_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_82_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_83_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_84_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_85_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_86_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_87_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_88_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_48_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_47_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_47_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_47_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(20 downto 17),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_49_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_48_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_48_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_48_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(16 downto 13),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_92_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_49_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_49_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_49_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(12 downto 9),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_93_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_50_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_50_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_50_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_94_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_95_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_96_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_97_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_98_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_99_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_100_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_101_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_102_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_59_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_59_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_59_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_103_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_104_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_105_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_106_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_107_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_108_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_109_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_110_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_68_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_69_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_111_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[1]_i_70_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_112_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_71_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_71_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_71_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_113_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_114_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_115_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_116_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_117_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_118_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_119_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_120_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_124_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_80_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_80_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_80_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_125_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_126_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_127_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_128_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_129_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_130_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_131_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_132_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_90_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_89_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_89_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_89_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(31 downto 29),
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[1]_i_135_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_136_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_26_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_9_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_9_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_9_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(28 downto 25),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_91_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_90_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_90_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_90_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(0) => '0',
      O(3 downto 0) => minusOp(28 downto 25),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_137_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_133_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_91_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_91_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_91_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O(3 downto 0) => minusOp(24 downto 21),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_138_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_139_n_0\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_140_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_92_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_92_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_92_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(8 downto 5),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[1]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[1]_i_141_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[1]_i_93_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[1]_i_93_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[1]_i_93_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[1]_i_93_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[1]_i_142_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[1]_i_143_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[1]_i_144_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[1]_i_145_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[1]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[1]_i_146_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[1]_i_147_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[1]_i_148_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[1]_i_149_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \SignalShiftSysClk_DatReg[3]_i_1_n_0\,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SignalShiftSysClk_DatReg[2]_i_1_n_0\,
      Q => \SignalShiftSysClk_DatReg__0\(2)
    );
\SignalShiftSysClk_DatReg_reg[2]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_146_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_101_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_101_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_101_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_101_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_147_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_148_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_149_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_150_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_101_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_151_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_152_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_153_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_154_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_156_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_111_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_111_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_111_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_157_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_158_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_159_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_160_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_161_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_162_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_163_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_164_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_12_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_120_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_120_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[2]_i_167_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_168_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_121_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_169_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => '0',
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[2]_i_170_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_171_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_123_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_123_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_123_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_172_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_173_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_174_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_175_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_176_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_177_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_178_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_179_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_182_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_183_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => '0',
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_133_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_184_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_185_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_137_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_137_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_137_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_137_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_186_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_187_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_188_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_189_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_190_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_191_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_192_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_193_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_146_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_146_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_146_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_146_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_194_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_195_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_196_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_197_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_146_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_198_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_199_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_200_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_201_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => '0',
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_155_n_6\,
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_155_O_UNCONNECTED\(0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_202_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_203_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_156_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_156_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_156_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_156_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_204_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_205_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_206_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_207_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_156_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_208_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_209_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_210_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_211_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_165_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_214_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_215_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => '0',
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_166_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_216_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_217_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_180_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_220_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_221_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_181_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_222_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_223_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_212_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_226_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_227_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_213_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_228_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_229_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_218_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => '0',
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_219_n_6\,
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_219_O_UNCONNECTED\(0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_230_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_231_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_224_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => '0',
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_225_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[2]_i_232_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_233_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_41_n_0\,
      CO(3) => SignalShiftSysClk_DatReg357_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_26_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_26_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_42_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_43_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_44_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_45_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_46_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_47_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_48_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_49_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_50_n_0\,
      CO(3) => SignalShiftSysClk_DatReg351_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_27_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_27_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_51_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_52_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_53_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_54_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_55_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_56_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_57_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_58_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_59_n_0\,
      CO(3) => SignalShiftSysClk_DatReg327_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_28_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_28_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_60_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_61_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_62_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_63_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_64_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_65_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_66_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_67_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_16_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_29_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_29_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_36_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_71_n_0\,
      CO(3) => SignalShiftSysClk_DatReg361_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_37_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_37_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_72_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_73_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_74_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_75_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_76_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_77_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_78_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_79_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_38_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_39_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_40_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_81_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_41_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_41_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_41_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_82_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_83_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_84_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_85_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_86_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_87_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_88_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_89_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_92_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_50_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_50_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_50_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_93_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_94_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_95_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_96_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_97_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_98_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_99_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_100_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_101_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_59_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_59_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_59_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_102_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_103_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_104_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_105_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_106_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_107_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_108_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_109_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_68_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_69_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_110_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_70_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_111_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_71_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_71_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_71_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_112_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_113_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_114_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_115_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_116_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_117_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_118_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_119_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_25_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_8_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_122_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_80_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_123_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_81_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_81_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_81_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_124_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_125_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_126_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_127_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_128_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_129_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_130_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_131_n_0\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_0\,
      CO(3) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_90_CO_UNCONNECTED\(3),
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_90_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[2]_i_134_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_135_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_132_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1 downto 0) => B"00",
      O(3) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[2]_i_91_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_136_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\SignalShiftSysClk_DatReg_reg[2]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[2]_i_137_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[2]_i_92_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[2]_i_92_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[2]_i_92_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[2]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[2]_i_138_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[2]_i_139_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[2]_i_140_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[2]_i_141_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[2]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[2]_i_142_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[2]_i_143_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[2]_i_144_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[2]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \SignalShiftSysClk_DatReg[3]_i_1_n_0\,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \SignalShiftSysClk_DatReg[3]_i_2_n_0\,
      Q => \SignalShiftSysClk_DatReg__0\(3)
    );
\SignalShiftSysClk_DatReg_reg[3]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_104_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_105_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_168_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_106_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_106_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_106_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_106_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_169_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_170_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_171_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_172_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_173_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_174_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_175_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_176_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_27_n_0\,
      CO(3) => StartTime_Nanosecond_DatReg2,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_11_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_11_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_28_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_29_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_30_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_31_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_32_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_33_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_34_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_35_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_180_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_115_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_115_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_115_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_181_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_182_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_183_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_184_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_115_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_185_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_186_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_187_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_188_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_125_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_124_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_124_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_124_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp0_in(31 downto 29),
      S(3) => '0',
      S(2) => \StartTime_Second_DatReg_reg_n_0_[31]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[30]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_126_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_125_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_125_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_125_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(28 downto 25),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[28]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[27]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[26]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_189_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_126_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_126_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_126_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(24 downto 21),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[24]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[23]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[22]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_127_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_127_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_127_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_191_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_192_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_193_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_194_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_127_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_195_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_196_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_197_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_198_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_200_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_137_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_137_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_137_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_201_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_202_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_203_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_204_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_205_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_206_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_207_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_208_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_146_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_146_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_146_n_7\,
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[3]_i_211_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_212_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_147_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_213_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_148_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_214_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_215_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_216_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_149_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_149_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_149_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_149_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_217_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_218_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_219_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_220_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_149_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_221_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_222_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_223_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_224_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_225_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_158_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_158_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_158_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_158_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_226_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_227_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_228_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_229_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_230_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_231_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_232_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_233_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_167_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_235_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_168_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_168_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_168_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_236_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_237_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_238_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_239_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_240_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_241_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_242_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_243_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_177\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_177_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_177_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_177_n_7\,
      S(3) => '0',
      S(2) => \SignalShiftSysClk_DatReg[3]_i_246_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_247_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_178\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_178_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_248_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_179\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_179_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_249_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_250_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_180_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_180_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_180_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_180_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_251_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_252_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_253_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_254_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_180_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_255_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_256_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_257_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_258_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_190_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_189_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_189_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_189_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(20 downto 17),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[20]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[19]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[18]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_15_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_19_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_19_n_7\,
      S(3) => '0',
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_132_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_190_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_190_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_190_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_190_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(16 downto 13),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[16]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[15]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[14]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_3\,
      CYINIT => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_199_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_260_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_261_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_262_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_200_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_200_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_200_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_200_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_263_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_264_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_265_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_266_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_200_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_267_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_268_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_269_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_270_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_209_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_273_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_210\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      DI(2 downto 1) => B"00",
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_210_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[3]_i_274_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_275_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_216_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_216_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_216_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_216_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_276_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_277_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_278_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_279_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_216_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_280_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_281_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_282_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_283_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_225_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_225_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_225_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_225_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_284_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_285_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_286_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_287_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_225_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_288_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_289_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_290_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_291_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_3\,
      CYINIT => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_234_n_6\,
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_234_O_UNCONNECTED\(0),
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_292_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_293_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_294_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_235_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_235_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_235_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_235_n_3\,
      CYINIT => '1',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_295_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_296_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_297_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_298_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_235_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_299_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_300_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_301_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_302_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(0) => '0',
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_244_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_305_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      DI(2 downto 1) => B"00",
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_245_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[3]_i_306_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_307_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_259\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[0]_i_173_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_259_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_259_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_259_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_259_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp0_in(8 downto 5),
      S(3) => \StartTime_Second_DatReg_reg_n_0_[8]\,
      S(2) => \StartTime_Second_DatReg_reg_n_0_[7]\,
      S(1) => \StartTime_Second_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Second_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_55_n_0\,
      CO(3) => SignalShiftSysClk_DatReg14_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_26_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_26_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_56_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_57_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_58_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_59_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_60_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_61_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_62_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_63_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_64_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_27_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_27_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_27_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_65_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_66_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_67_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_68_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_69_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_70_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_71_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_72_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_271_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[3]_i_309_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_310_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_311_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_272_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_303\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_303_n_7\,
      S(3) => \SignalShiftSysClk_DatReg[3]_i_313_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_314_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_315_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_304\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_304_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_308\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_3\,
      CYINIT => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_308_n_6\,
      O(0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_308_O_UNCONNECTED\(0),
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_316_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_317_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_318_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_312\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_3\,
      CYINIT => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_312_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_319_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_320_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_321_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_42_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_76_n_0\,
      CO(3) => SignalShiftSysClk_DatReg359_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_43_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_43_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_77_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_78_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_79_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_80_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_81_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_82_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_83_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_84_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_85_n_0\,
      CO(3) => SignalShiftSysClk_DatReg349_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_44_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_44_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_86_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_87_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_88_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_89_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_90_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_91_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_92_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_93_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_94_n_0\,
      CO(3) => SignalShiftSysClk_DatReg335_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_45_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_45_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_95_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_96_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_97_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_98_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_99_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_100_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_101_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_102_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_23_n_0\,
      CO(3 downto 2) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_46_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_46_O_UNCONNECTED\(3),
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_46_n_7\,
      S(3) => '0',
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_103_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_53_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_106_n_0\,
      CO(3) => SignalShiftSysClk_DatReg363_in,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_54_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_54_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_107_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_108_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_109_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_110_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_111_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_112_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_113_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_114_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_115_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_55_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_55_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_55_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_116_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_117_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_118_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_119_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_120_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_121_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_122_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_123_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_127_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_64_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_64_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_64_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_128_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_129_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_130_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_131_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_132_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_133_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_134_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_135_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_73_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_74_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_136_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_4\,
      O(2) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_5\,
      O(1) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_6\,
      O(0) => \SignalShiftSysClk_DatReg_reg[3]_i_75_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      S(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_137_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_76_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_76_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_76_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_138_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_139_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_140_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_141_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_142_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_143_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_144_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_145_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_149_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_85_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_85_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_85_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_150_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_151_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_152_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_153_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_154_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_155_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_156_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_157_n_0\
    );
\SignalShiftSysClk_DatReg_reg[3]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \SignalShiftSysClk_DatReg_reg[3]_i_158_n_0\,
      CO(3) => \SignalShiftSysClk_DatReg_reg[3]_i_94_n_0\,
      CO(2) => \SignalShiftSysClk_DatReg_reg[3]_i_94_n_1\,
      CO(1) => \SignalShiftSysClk_DatReg_reg[3]_i_94_n_2\,
      CO(0) => \SignalShiftSysClk_DatReg_reg[3]_i_94_n_3\,
      CYINIT => '0',
      DI(3) => \SignalShiftSysClk_DatReg[3]_i_159_n_0\,
      DI(2) => \SignalShiftSysClk_DatReg[3]_i_160_n_0\,
      DI(1) => \SignalShiftSysClk_DatReg[3]_i_161_n_0\,
      DI(0) => \SignalShiftSysClk_DatReg[3]_i_162_n_0\,
      O(3 downto 0) => \NLW_SignalShiftSysClk_DatReg_reg[3]_i_94_O_UNCONNECTED\(3 downto 0),
      S(3) => \SignalShiftSysClk_DatReg[3]_i_163_n_0\,
      S(2) => \SignalShiftSysClk_DatReg[3]_i_164_n_0\,
      S(1) => \SignalShiftSysClk_DatReg[3]_i_165_n_0\,
      S(0) => \SignalShiftSysClk_DatReg[3]_i_166_n_0\
    );
\StartTime_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7444"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      I2 => SigGenState_StaReg(1),
      I3 => L1_out(0),
      O => \StartTime_Nanosecond_DatReg[0]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(10),
      O => \StartTime_Nanosecond_DatReg[10]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(10),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[10]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[11]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(11),
      O => \StartTime_Nanosecond_DatReg[11]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Period_Nanosecond_DatReg(8),
      O => \StartTime_Nanosecond_DatReg[11]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(11),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[11]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(10),
      O => \StartTime_Nanosecond_DatReg[11]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(9),
      O => \StartTime_Nanosecond_DatReg[11]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Period_Nanosecond_DatReg(11),
      O => \StartTime_Nanosecond_DatReg[11]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Period_Nanosecond_DatReg(10),
      O => \StartTime_Nanosecond_DatReg[11]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => Period_Nanosecond_DatReg(9),
      O => \StartTime_Nanosecond_DatReg[11]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[12]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(12),
      O => \StartTime_Nanosecond_DatReg[12]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(12),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[12]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\,
      O => \StartTime_Nanosecond_DatReg[12]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      O => \StartTime_Nanosecond_DatReg[12]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\,
      O => \StartTime_Nanosecond_DatReg[12]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\,
      O => \StartTime_Nanosecond_DatReg[12]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      O => \StartTime_Nanosecond_DatReg[12]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(13),
      O => \StartTime_Nanosecond_DatReg[13]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(13),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[13]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(14),
      O => \StartTime_Nanosecond_DatReg[14]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(14),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[14]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[15]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(15),
      O => \StartTime_Nanosecond_DatReg[15]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Period_Nanosecond_DatReg(12),
      O => \StartTime_Nanosecond_DatReg[15]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(15),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[15]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(13),
      O => \StartTime_Nanosecond_DatReg[15]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(12),
      O => \StartTime_Nanosecond_DatReg[15]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => Period_Nanosecond_DatReg(15),
      O => \StartTime_Nanosecond_DatReg[15]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Period_Nanosecond_DatReg(14),
      O => \StartTime_Nanosecond_DatReg[15]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => Period_Nanosecond_DatReg(13),
      O => \StartTime_Nanosecond_DatReg[15]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(16),
      O => \StartTime_Nanosecond_DatReg[16]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(16),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[16]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      O => \StartTime_Nanosecond_DatReg[16]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[17]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(17),
      O => \StartTime_Nanosecond_DatReg[17]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(17),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[17]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(18),
      O => \StartTime_Nanosecond_DatReg[18]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(18),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[18]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[19]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(19),
      O => \StartTime_Nanosecond_DatReg[19]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Period_Nanosecond_DatReg(16),
      O => \StartTime_Nanosecond_DatReg[19]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(19),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[19]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(18),
      O => \StartTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(16),
      O => \StartTime_Nanosecond_DatReg[19]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Period_Nanosecond_DatReg(19),
      O => \StartTime_Nanosecond_DatReg[19]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Period_Nanosecond_DatReg(18),
      O => \StartTime_Nanosecond_DatReg[19]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Period_Nanosecond_DatReg(17),
      O => \StartTime_Nanosecond_DatReg[19]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[1]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      I4 => StartTime_Nanosecond_DatReg01_in(1),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[1]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => L1_out(1),
      I1 => SigGenState_StaReg(1),
      I2 => Signal_Val,
      O => \StartTime_Nanosecond_DatReg[1]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(20),
      O => \StartTime_Nanosecond_DatReg[20]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(20),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[20]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      O => \StartTime_Nanosecond_DatReg[20]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(21),
      O => \StartTime_Nanosecond_DatReg[21]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(21),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[21]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(22),
      O => \StartTime_Nanosecond_DatReg[22]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(22),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[22]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[23]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(23),
      O => \StartTime_Nanosecond_DatReg[23]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Period_Nanosecond_DatReg(20),
      O => \StartTime_Nanosecond_DatReg[23]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(23),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[23]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(22),
      O => \StartTime_Nanosecond_DatReg[23]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(21),
      O => \StartTime_Nanosecond_DatReg[23]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Period_Nanosecond_DatReg(23),
      O => \StartTime_Nanosecond_DatReg[23]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Period_Nanosecond_DatReg(22),
      O => \StartTime_Nanosecond_DatReg[23]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => Period_Nanosecond_DatReg(21),
      O => \StartTime_Nanosecond_DatReg[23]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(24),
      O => \StartTime_Nanosecond_DatReg[24]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(24),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[24]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      O => \StartTime_Nanosecond_DatReg[24]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[25]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(25),
      O => \StartTime_Nanosecond_DatReg[25]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(25),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[25]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(26),
      O => \StartTime_Nanosecond_DatReg[26]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(26),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[26]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[27]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(27),
      O => \StartTime_Nanosecond_DatReg[27]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(27),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[27]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(26),
      O => \StartTime_Nanosecond_DatReg[27]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Period_Nanosecond_DatReg(27),
      O => \StartTime_Nanosecond_DatReg[27]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Period_Nanosecond_DatReg(26),
      O => \StartTime_Nanosecond_DatReg[27]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => Period_Nanosecond_DatReg(25),
      O => \StartTime_Nanosecond_DatReg[27]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Period_Nanosecond_DatReg(24),
      O => \StartTime_Nanosecond_DatReg[27]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(28),
      O => \StartTime_Nanosecond_DatReg[28]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(28),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[28]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[28]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      O => \StartTime_Nanosecond_DatReg[28]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(29),
      O => \StartTime_Nanosecond_DatReg[29]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(29),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[29]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(2),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_6\,
      I4 => StartTime_Nanosecond_DatReg01_in(2),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[2]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[30]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(30),
      O => \StartTime_Nanosecond_DatReg[30]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(30),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[30]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA02AA02AA02"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => SigGenState_StaReg(1),
      I2 => SigGenState_StaReg(0),
      I3 => Signal_Val,
      I4 => \StartTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I5 => StartTime_Nanosecond_DatReg0,
      O => StartTime_Nanosecond_DatReg
    );
\StartTime_Nanosecond_DatReg[31]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_100_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_101_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L1_out(29),
      I1 => L1_out(28),
      I2 => L1_out(27),
      O => \StartTime_Nanosecond_DatReg[31]_i_14_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[31]_i_44_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_45_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[31]_i_46_n_0\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_47_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[31]_i_48_n_0\,
      I5 => \StartTime_Nanosecond_DatReg[31]_i_49_n_0\,
      O => \StartTime_Nanosecond_DatReg[31]_i_15_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(31),
      O => \StartTime_Nanosecond_DatReg[31]_i_16_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(30),
      O => \StartTime_Nanosecond_DatReg[31]_i_17_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => Period_Nanosecond_DatReg(31),
      O => \StartTime_Nanosecond_DatReg[31]_i_18_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => Period_Nanosecond_DatReg(30),
      O => \StartTime_Nanosecond_DatReg[31]_i_19_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(31),
      O => \StartTime_Nanosecond_DatReg[31]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => Period_Nanosecond_DatReg(29),
      O => \StartTime_Nanosecond_DatReg[31]_i_20_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Period_Nanosecond_DatReg(28),
      O => \StartTime_Nanosecond_DatReg[31]_i_21_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \StartTime_Nanosecond_DatReg[31]_i_23_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \StartTime_Nanosecond_DatReg[31]_i_24_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \StartTime_Nanosecond_DatReg[31]_i_25_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \StartTime_Nanosecond_DatReg[31]_i_26_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => ClockTime_Nanosecond_DatReg(30),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_27_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => ClockTime_Nanosecond_DatReg(28),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_28_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => ClockTime_Nanosecond_DatReg(26),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_29_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SignalShiftSysClk_DatReg[3]_i_4_n_0\,
      I1 => SigGenState_StaReg(0),
      O => \StartTime_Nanosecond_DatReg[31]_i_3_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => ClockTime_Nanosecond_DatReg(24),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_30_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_32_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_33_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_34_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_35_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_36_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_37_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_38_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_39_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Error_EvtReg4,
      I1 => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_0\,
      I2 => StartTime_Nanosecond_DatReg1,
      O => StartTime_Nanosecond_DatReg0
    );
\StartTime_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_40_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_41_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_42_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_43_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L1_out(25),
      I1 => L1_out(24),
      I2 => L1_out(23),
      O => \StartTime_Nanosecond_DatReg[31]_i_44_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => L1_out(20),
      I1 => L1_out(19),
      I2 => L1_out(17),
      I3 => L1_out(18),
      O => \StartTime_Nanosecond_DatReg[31]_i_45_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => L1_out(14),
      I1 => L1_out(15),
      O => \StartTime_Nanosecond_DatReg[31]_i_46_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => L1_out(13),
      I1 => L1_out(12),
      I2 => L1_out(11),
      I3 => L1_out(10),
      I4 => L1_out(9),
      O => \StartTime_Nanosecond_DatReg[31]_i_47_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(18),
      I1 => L1_out(16),
      O => \StartTime_Nanosecond_DatReg[31]_i_48_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L1_out(21),
      I1 => L1_out(22),
      O => \StartTime_Nanosecond_DatReg[31]_i_49_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(31),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_5\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[31]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \StartTime_Nanosecond_DatReg[31]_i_51_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \StartTime_Nanosecond_DatReg[31]_i_52_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \StartTime_Nanosecond_DatReg[31]_i_53_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \StartTime_Nanosecond_DatReg[31]_i_54_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => ClockTime_Nanosecond_DatReg(22),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_55_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => ClockTime_Nanosecond_DatReg(20),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_56_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => ClockTime_Nanosecond_DatReg(18),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_57_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => ClockTime_Nanosecond_DatReg(16),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_58_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551011"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_14_n_0\,
      I2 => L1_out(26),
      I3 => \StartTime_Nanosecond_DatReg[31]_i_15_n_0\,
      I4 => L1_out(30),
      I5 => L1_out(31),
      O => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_60_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_61_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_62_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_63_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_64_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_65_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_66_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_67_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \StartTime_Nanosecond_DatReg[31]_i_69_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \StartTime_Nanosecond_DatReg[31]_i_70_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \StartTime_Nanosecond_DatReg[31]_i_71_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \StartTime_Nanosecond_DatReg[31]_i_72_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => ClockTime_Nanosecond_DatReg(14),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_73_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => ClockTime_Nanosecond_DatReg(12),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_74_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => ClockTime_Nanosecond_DatReg(10),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_75_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => ClockTime_Nanosecond_DatReg(8),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_76_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_78_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_79_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[31]_i_14_n_0\,
      I1 => L1_out(26),
      I2 => \StartTime_Nanosecond_DatReg[31]_i_15_n_0\,
      I3 => L1_out(30),
      I4 => L1_out(31),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      O => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_80_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_81_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_82_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_83_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_84_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_85_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \StartTime_Nanosecond_DatReg[31]_i_86_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \StartTime_Nanosecond_DatReg[31]_i_87_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \StartTime_Nanosecond_DatReg[31]_i_88_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \StartTime_Nanosecond_DatReg[31]_i_89_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => ClockTime_Nanosecond_DatReg(6),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_90_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => ClockTime_Nanosecond_DatReg(4),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_91_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => ClockTime_Nanosecond_DatReg(2),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_92_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => ClockTime_Nanosecond_DatReg(0),
      I3 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_93_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_94_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_95_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_96_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_97_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_98_n_0\
    );
\StartTime_Nanosecond_DatReg[31]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I3 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      O => \StartTime_Nanosecond_DatReg[31]_i_99_n_0\
    );
\StartTime_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(3),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_5\,
      I4 => StartTime_Nanosecond_DatReg01_in(3),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[3]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => Period_Nanosecond_DatReg(3),
      O => \StartTime_Nanosecond_DatReg[3]_i_3_n_0\
    );
\StartTime_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Period_Nanosecond_DatReg(2),
      O => \StartTime_Nanosecond_DatReg[3]_i_4_n_0\
    );
\StartTime_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => Period_Nanosecond_DatReg(1),
      O => \StartTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Period_Nanosecond_DatReg(0),
      O => \StartTime_Nanosecond_DatReg[3]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(4),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_4\,
      I4 => StartTime_Nanosecond_DatReg01_in(4),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[4]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      O => \StartTime_Nanosecond_DatReg[4]_i_4_n_0\
    );
\StartTime_Nanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      O => \StartTime_Nanosecond_DatReg[4]_i_5_n_0\
    );
\StartTime_Nanosecond_DatReg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      O => \StartTime_Nanosecond_DatReg[4]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      O => \StartTime_Nanosecond_DatReg[4]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(5),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_7\,
      I4 => StartTime_Nanosecond_DatReg01_in(5),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[5]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(6),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_6\,
      I4 => StartTime_Nanosecond_DatReg01_in(6),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[6]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => L1_out(7),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I3 => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_5\,
      I4 => StartTime_Nanosecond_DatReg01_in(7),
      I5 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \StartTime_Nanosecond_DatReg[7]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => Period_Nanosecond_DatReg(5),
      O => \StartTime_Nanosecond_DatReg[7]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Period_Nanosecond_DatReg(4),
      O => \StartTime_Nanosecond_DatReg[7]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_22_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[7]_i_23_n_0\,
      O => \StartTime_Nanosecond_DatReg[7]_i_12_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFCFEFCFEFC"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\,
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      I5 => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_13_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_24_n_0\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\,
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_14_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_15_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_16_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_17_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_18_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_19_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_20_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_21_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_22_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_23_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      I1 => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\,
      I3 => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\,
      I4 => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\,
      I5 => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      O => \StartTime_Nanosecond_DatReg[7]_i_24_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Signal_Val,
      I1 => SigGenState_StaReg(1),
      O => \StartTime_Nanosecond_DatReg[7]_i_3_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_12_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[7]_i_13_n_0\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_14_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[7]_i_15_n_0\,
      I5 => Signal_Val,
      O => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_12_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[7]_i_13_n_0\,
      I2 => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_14_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[7]_i_15_n_0\,
      I5 => Signal_Val,
      O => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => Period_Nanosecond_DatReg(7),
      O => \StartTime_Nanosecond_DatReg[7]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Period_Nanosecond_DatReg(6),
      O => \StartTime_Nanosecond_DatReg[7]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[8]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(8),
      O => \StartTime_Nanosecond_DatReg[8]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(8),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_4\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[8]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => \StartTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I4 => L1_out(9),
      O => \StartTime_Nanosecond_DatReg[9]_i_1_n_0\
    );
\StartTime_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg01_in(9),
      I1 => \StartTime_Nanosecond_DatReg[7]_i_7_n_0\,
      I2 => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_7\,
      I3 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \StartTime_Nanosecond_DatReg[9]_i_2_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\StartTime_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\
    );
\StartTime_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\
    );
\StartTime_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => L1_out(10 downto 9),
      DI(0) => '0',
      O(3) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      S(3) => L1_out(11),
      S(2) => \StartTime_Nanosecond_DatReg[11]_i_5_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[11]_i_6_n_0\,
      S(0) => L1_out(8)
    );
\StartTime_Nanosecond_DatReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => L1_out(11 downto 8),
      S(3) => \StartTime_Nanosecond_DatReg[11]_i_7_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[11]_i_8_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[11]_i_9_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[11]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\
    );
\StartTime_Nanosecond_DatReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(12 downto 9),
      S(3) => \StartTime_Nanosecond_DatReg[12]_i_5_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[12]_i_6_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[12]_i_7_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[12]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[11]\,
      DI(1 downto 0) => B"00",
      O(3) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_7\,
      S(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[12]\,
      S(2) => \StartTime_Nanosecond_DatReg[12]_i_9_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[10]\,
      S(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[9]\
    );
\StartTime_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\StartTime_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\
    );
\StartTime_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\
    );
\StartTime_Nanosecond_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => L1_out(13 downto 12),
      O(3) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      S(3 downto 2) => L1_out(15 downto 14),
      S(1) => \StartTime_Nanosecond_DatReg[15]_i_5_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[15]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => L1_out(15 downto 12),
      S(3) => \StartTime_Nanosecond_DatReg[15]_i_7_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[15]_i_8_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[15]_i_9_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[15]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\
    );
\StartTime_Nanosecond_DatReg_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(16 downto 13),
      S(3) => \StartTime_Nanosecond_DatReg[16]_i_5_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[16]_i_6_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[16]_i_7_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[16]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[16]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[15]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[14]\,
      DI(0) => '0',
      O(3) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_7\,
      S(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[16]\,
      S(2) => \StartTime_Nanosecond_DatReg[16]_i_9_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[16]_i_10_n_0\,
      S(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[13]\
    );
\StartTime_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\StartTime_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\
    );
\StartTime_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\
    );
\StartTime_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => L1_out(18),
      DI(1) => '0',
      DI(0) => L1_out(16),
      O(3) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      S(3) => L1_out(19),
      S(2) => \StartTime_Nanosecond_DatReg[19]_i_5_n_0\,
      S(1) => L1_out(17),
      S(0) => \StartTime_Nanosecond_DatReg[19]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => L1_out(19 downto 16),
      S(3) => \StartTime_Nanosecond_DatReg[19]_i_7_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[19]_i_8_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[19]_i_9_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[19]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\StartTime_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\StartTime_Nanosecond_DatReg_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[16]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(20 downto 17),
      S(3) => \StartTime_Nanosecond_DatReg[20]_i_5_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[20]_i_6_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[20]_i_7_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[20]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[16]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[20]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[19]\,
      DI(1) => '0',
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[17]\,
      O(3) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg[20]_i_9_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[20]_i_10_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[18]\,
      S(0) => \StartTime_Nanosecond_DatReg[20]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\StartTime_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\
    );
\StartTime_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\
    );
\StartTime_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => L1_out(22 downto 21),
      DI(0) => '0',
      O(3) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      S(3) => L1_out(23),
      S(2) => \StartTime_Nanosecond_DatReg[23]_i_5_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[23]_i_6_n_0\,
      S(0) => L1_out(20)
    );
\StartTime_Nanosecond_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => L1_out(23 downto 20),
      S(3) => \StartTime_Nanosecond_DatReg[23]_i_7_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[23]_i_8_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[23]_i_9_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[23]_i_10_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\StartTime_Nanosecond_DatReg_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(24 downto 21),
      S(3) => \StartTime_Nanosecond_DatReg[24]_i_5_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[24]_i_6_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[24]_i_7_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[24]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[24]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[23]\,
      DI(1 downto 0) => B"00",
      O(3) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg[24]_i_9_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[24]_i_10_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[22]\,
      S(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[21]\
    );
\StartTime_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\StartTime_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\
    );
\StartTime_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\
    );
\StartTime_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => L1_out(26),
      DI(1 downto 0) => B"00",
      O(3) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      S(3) => L1_out(27),
      S(2) => \StartTime_Nanosecond_DatReg[27]_i_5_n_0\,
      S(1 downto 0) => L1_out(25 downto 24)
    );
\StartTime_Nanosecond_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => L1_out(27 downto 24),
      S(3) => \StartTime_Nanosecond_DatReg[27]_i_6_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[27]_i_7_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[27]_i_8_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[27]_i_9_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\StartTime_Nanosecond_DatReg_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[24]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(28 downto 25),
      S(3) => \StartTime_Nanosecond_DatReg[28]_i_5_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[28]_i_6_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[28]_i_7_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[28]_i_8_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[28]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[28]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[27]\,
      DI(1) => '0',
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[25]\,
      O(3) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg[28]_i_9_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[28]_i_10_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[26]\,
      S(0) => \StartTime_Nanosecond_DatReg[28]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\StartTime_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\
    );
\StartTime_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\
    );
\StartTime_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_23_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_24_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_25_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_26_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_27_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_28_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_29_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_30_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_0\,
      CO(3) => StartTime_Nanosecond_DatReg1,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_32_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_33_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_34_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_35_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_36_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_37_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_38_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_39_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[28]_i_3_n_0\,
      CO(3 downto 2) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_12_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\,
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      O(3) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => StartTime_Nanosecond_DatReg01_in(31 downto 29),
      S(3) => '0',
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_40_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_41_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_42_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[28]_i_4_n_0\,
      CO(3 downto 2) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[29]\,
      O(3) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_13_O_UNCONNECTED\(3),
      O(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_13_n_7\,
      S(3) => '0',
      S(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[31]\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[30]\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_43_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_51_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_52_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_53_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_54_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_55_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_56_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_57_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_58_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_60_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_61_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_62_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_63_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_64_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_65_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_66_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_67_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_69_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_70_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_71_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_72_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_73_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_74_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_75_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_76_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_78_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_79_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_80_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_81_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_82_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_83_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_84_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_85_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_68_n_3\,
      CYINIT => '1',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_86_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_87_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_88_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_89_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_90_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_91_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_92_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_93_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => L1_out(30),
      DI(1 downto 0) => B"00",
      O(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_7_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_16_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_17_n_0\,
      S(1 downto 0) => L1_out(29 downto 28)
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[31]_i_94_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[31]_i_95_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[31]_i_96_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[31]_i_97_n_0\,
      O(3 downto 0) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_98_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_99_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_100_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_101_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_StartTime_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => L1_out(31 downto 28),
      S(3) => \StartTime_Nanosecond_DatReg[31]_i_18_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[31]_i_19_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[31]_i_20_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[31]_i_21_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\
    );
\StartTime_Nanosecond_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => L1_out(3 downto 0),
      S(3) => \StartTime_Nanosecond_DatReg[3]_i_3_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[3]_i_4_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[3]_i_5_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[3]_i_6_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\StartTime_Nanosecond_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_3\,
      CYINIT => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      DI(2) => '0',
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_6\,
      O(0) => StartTime_Nanosecond_DatReg01_in(1),
      S(3) => \StartTime_Nanosecond_DatReg[4]_i_4_n_0\,
      S(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\,
      S(1) => \StartTime_Nanosecond_DatReg[4]_i_5_n_0\,
      S(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\
    );
\StartTime_Nanosecond_DatReg_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_3\,
      CYINIT => \SigGenStartTimeValueL_DatReg_reg_n_0_[0]\,
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[4]\,
      DI(2) => '0',
      DI(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 1) => StartTime_Nanosecond_DatReg01_in(4 downto 2),
      O(0) => \NLW_StartTime_Nanosecond_DatReg_reg[4]_i_3_O_UNCONNECTED\(0),
      S(3) => \StartTime_Nanosecond_DatReg[4]_i_6_n_0\,
      S(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[3]\,
      S(1) => \StartTime_Nanosecond_DatReg[4]_i_7_n_0\,
      S(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[1]\
    );
\StartTime_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\StartTime_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\
    );
\StartTime_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\
    );
\StartTime_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => L1_out(7 downto 4),
      S(3) => \StartTime_Nanosecond_DatReg[7]_i_8_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[7]_i_9_n_0\,
      S(1) => \StartTime_Nanosecond_DatReg[7]_i_10_n_0\,
      S(0) => \StartTime_Nanosecond_DatReg[7]_i_11_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      O(3) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_4\,
      O(2) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_5\,
      O(1) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_6\,
      O(0) => \StartTime_Nanosecond_DatReg_reg[7]_i_5_n_7\,
      S(3) => \StartTime_Nanosecond_DatReg[7]_i_16_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[7]_i_17_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg[7]_i_18_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Nanosecond_DatReg_reg[4]_i_3_n_0\,
      CO(3) => \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \StartTime_Nanosecond_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \SigGenStartTimeValueL_DatReg_reg_n_0_[8]\,
      DI(2) => \SigGenStartTimeValueL_DatReg_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \SigGenStartTimeValueL_DatReg_reg_n_0_[5]\,
      O(3 downto 0) => StartTime_Nanosecond_DatReg01_in(8 downto 5),
      S(3) => \StartTime_Nanosecond_DatReg[7]_i_19_n_0\,
      S(2) => \StartTime_Nanosecond_DatReg[7]_i_20_n_0\,
      S(1) => \SigGenStartTimeValueL_DatReg_reg_n_0_[6]\,
      S(0) => \StartTime_Nanosecond_DatReg[7]_i_21_n_0\
    );
\StartTime_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\StartTime_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\StartTime_Second_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      I1 => Period_Second_DatReg(8),
      O => \StartTime_Second_DatReg[11]_i_10_n_0\
    );
\StartTime_Second_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(11),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[11]\,
      O => \StartTime_Second_DatReg[11]_i_2_n_0\
    );
\StartTime_Second_DatReg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(10),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[10]\,
      O => \StartTime_Second_DatReg[11]_i_3_n_0\
    );
\StartTime_Second_DatReg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(9),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[9]\,
      O => \StartTime_Second_DatReg[11]_i_4_n_0\
    );
\StartTime_Second_DatReg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(8),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[8]\,
      O => \StartTime_Second_DatReg[11]_i_5_n_0\
    );
\StartTime_Second_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      I1 => Period_Second_DatReg(11),
      O => \StartTime_Second_DatReg[11]_i_7_n_0\
    );
\StartTime_Second_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      I1 => Period_Second_DatReg(10),
      O => \StartTime_Second_DatReg[11]_i_8_n_0\
    );
\StartTime_Second_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I1 => Period_Second_DatReg(9),
      O => \StartTime_Second_DatReg[11]_i_9_n_0\
    );
\StartTime_Second_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      I1 => Period_Second_DatReg(12),
      O => \StartTime_Second_DatReg[15]_i_10_n_0\
    );
\StartTime_Second_DatReg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(15),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[15]\,
      O => \StartTime_Second_DatReg[15]_i_2_n_0\
    );
\StartTime_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(14),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[14]\,
      O => \StartTime_Second_DatReg[15]_i_3_n_0\
    );
\StartTime_Second_DatReg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(13),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[13]\,
      O => \StartTime_Second_DatReg[15]_i_4_n_0\
    );
\StartTime_Second_DatReg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(12),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[12]\,
      O => \StartTime_Second_DatReg[15]_i_5_n_0\
    );
\StartTime_Second_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I1 => Period_Second_DatReg(15),
      O => \StartTime_Second_DatReg[15]_i_7_n_0\
    );
\StartTime_Second_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      I1 => Period_Second_DatReg(14),
      O => \StartTime_Second_DatReg[15]_i_8_n_0\
    );
\StartTime_Second_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I1 => Period_Second_DatReg(13),
      O => \StartTime_Second_DatReg[15]_i_9_n_0\
    );
\StartTime_Second_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      I1 => Period_Second_DatReg(16),
      O => \StartTime_Second_DatReg[19]_i_10_n_0\
    );
\StartTime_Second_DatReg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(19),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[19]\,
      O => \StartTime_Second_DatReg[19]_i_2_n_0\
    );
\StartTime_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(18),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[18]\,
      O => \StartTime_Second_DatReg[19]_i_3_n_0\
    );
\StartTime_Second_DatReg[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(17),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[17]\,
      O => \StartTime_Second_DatReg[19]_i_4_n_0\
    );
\StartTime_Second_DatReg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(16),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[16]\,
      O => \StartTime_Second_DatReg[19]_i_5_n_0\
    );
\StartTime_Second_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I1 => Period_Second_DatReg(19),
      O => \StartTime_Second_DatReg[19]_i_7_n_0\
    );
\StartTime_Second_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      I1 => Period_Second_DatReg(18),
      O => \StartTime_Second_DatReg[19]_i_8_n_0\
    );
\StartTime_Second_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      I1 => Period_Second_DatReg(17),
      O => \StartTime_Second_DatReg[19]_i_9_n_0\
    );
\StartTime_Second_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      I1 => Period_Second_DatReg(20),
      O => \StartTime_Second_DatReg[23]_i_10_n_0\
    );
\StartTime_Second_DatReg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(23),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[23]\,
      O => \StartTime_Second_DatReg[23]_i_2_n_0\
    );
\StartTime_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(22),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[22]\,
      O => \StartTime_Second_DatReg[23]_i_3_n_0\
    );
\StartTime_Second_DatReg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(21),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[21]\,
      O => \StartTime_Second_DatReg[23]_i_4_n_0\
    );
\StartTime_Second_DatReg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(20),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[20]\,
      O => \StartTime_Second_DatReg[23]_i_5_n_0\
    );
\StartTime_Second_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      I1 => Period_Second_DatReg(23),
      O => \StartTime_Second_DatReg[23]_i_7_n_0\
    );
\StartTime_Second_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      I1 => Period_Second_DatReg(22),
      O => \StartTime_Second_DatReg[23]_i_8_n_0\
    );
\StartTime_Second_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I1 => Period_Second_DatReg(21),
      O => \StartTime_Second_DatReg[23]_i_9_n_0\
    );
\StartTime_Second_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      I1 => Period_Second_DatReg(24),
      O => \StartTime_Second_DatReg[27]_i_10_n_0\
    );
\StartTime_Second_DatReg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(27),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[27]\,
      O => \StartTime_Second_DatReg[27]_i_2_n_0\
    );
\StartTime_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(26),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[26]\,
      O => \StartTime_Second_DatReg[27]_i_3_n_0\
    );
\StartTime_Second_DatReg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(25),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[25]\,
      O => \StartTime_Second_DatReg[27]_i_4_n_0\
    );
\StartTime_Second_DatReg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(24),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[24]\,
      O => \StartTime_Second_DatReg[27]_i_5_n_0\
    );
\StartTime_Second_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I1 => Period_Second_DatReg(27),
      O => \StartTime_Second_DatReg[27]_i_7_n_0\
    );
\StartTime_Second_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      I1 => Period_Second_DatReg(26),
      O => \StartTime_Second_DatReg[27]_i_8_n_0\
    );
\StartTime_Second_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I1 => Period_Second_DatReg(25),
      O => \StartTime_Second_DatReg[27]_i_9_n_0\
    );
\StartTime_Second_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      I1 => Period_Second_DatReg(28),
      O => \StartTime_Second_DatReg[31]_i_10_n_0\
    );
\StartTime_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(31),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[31]\,
      O => \StartTime_Second_DatReg[31]_i_2_n_0\
    );
\StartTime_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(30),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[30]\,
      O => \StartTime_Second_DatReg[31]_i_3_n_0\
    );
\StartTime_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(29),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[29]\,
      O => \StartTime_Second_DatReg[31]_i_4_n_0\
    );
\StartTime_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(28),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[28]\,
      O => \StartTime_Second_DatReg[31]_i_5_n_0\
    );
\StartTime_Second_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      I1 => Period_Second_DatReg(31),
      O => \StartTime_Second_DatReg[31]_i_7_n_0\
    );
\StartTime_Second_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      I1 => Period_Second_DatReg(30),
      O => \StartTime_Second_DatReg[31]_i_8_n_0\
    );
\StartTime_Second_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      I1 => Period_Second_DatReg(29),
      O => \StartTime_Second_DatReg[31]_i_9_n_0\
    );
\StartTime_Second_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StartTime_Second_DatReg[3]_i_11_n_0\,
      O => \StartTime_Second_DatReg[3]_i_10_n_0\
    );
\StartTime_Second_DatReg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100001110"
    )
        port map (
      I0 => L1_out(31),
      I1 => L1_out(30),
      I2 => \StartTime_Second_DatReg[3]_i_12_n_0\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_44_n_0\,
      I4 => L1_out(26),
      I5 => \StartTime_Nanosecond_DatReg[31]_i_14_n_0\,
      O => \StartTime_Second_DatReg[3]_i_11_n_0\
    );
\StartTime_Second_DatReg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110101000"
    )
        port map (
      I0 => L1_out(22),
      I1 => L1_out(21),
      I2 => \StartTime_Nanosecond_DatReg[31]_i_48_n_0\,
      I3 => \StartTime_Nanosecond_DatReg[31]_i_47_n_0\,
      I4 => \StartTime_Nanosecond_DatReg[31]_i_46_n_0\,
      I5 => \StartTime_Nanosecond_DatReg[31]_i_45_n_0\,
      O => \StartTime_Second_DatReg[3]_i_12_n_0\
    );
\StartTime_Second_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(3),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[3]\,
      O => \StartTime_Second_DatReg[3]_i_2_n_0\
    );
\StartTime_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(2),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[2]\,
      O => \StartTime_Second_DatReg[3]_i_3_n_0\
    );
\StartTime_Second_DatReg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(1),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[1]\,
      O => \StartTime_Second_DatReg[3]_i_4_n_0\
    );
\StartTime_Second_DatReg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(0),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[0]\,
      O => \StartTime_Second_DatReg[3]_i_5_n_0\
    );
\StartTime_Second_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I1 => Period_Second_DatReg(3),
      O => \StartTime_Second_DatReg[3]_i_7_n_0\
    );
\StartTime_Second_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      I1 => Period_Second_DatReg(2),
      O => \StartTime_Second_DatReg[3]_i_8_n_0\
    );
\StartTime_Second_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I1 => Period_Second_DatReg(1),
      O => \StartTime_Second_DatReg[3]_i_9_n_0\
    );
\StartTime_Second_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      I1 => Period_Second_DatReg(4),
      O => \StartTime_Second_DatReg[7]_i_10_n_0\
    );
\StartTime_Second_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(7),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[7]\,
      O => \StartTime_Second_DatReg[7]_i_2_n_0\
    );
\StartTime_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(6),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[6]\,
      O => \StartTime_Second_DatReg[7]_i_3_n_0\
    );
\StartTime_Second_DatReg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(5),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[5]\,
      O => \StartTime_Second_DatReg[7]_i_4_n_0\
    );
\StartTime_Second_DatReg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      I1 => \StartTime_Second_DatReg__0\(4),
      I2 => SigGenState_StaReg(1),
      I3 => Signal_Val,
      I4 => \SigGenStartTimeValueH_DatReg_reg_n_0_[4]\,
      O => \StartTime_Second_DatReg[7]_i_5_n_0\
    );
\StartTime_Second_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I1 => Period_Second_DatReg(7),
      O => \StartTime_Second_DatReg[7]_i_7_n_0\
    );
\StartTime_Second_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      I1 => Period_Second_DatReg(6),
      O => \StartTime_Second_DatReg[7]_i_8_n_0\
    );
\StartTime_Second_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      I1 => Period_Second_DatReg(5),
      O => \StartTime_Second_DatReg[7]_i_9_n_0\
    );
\StartTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[3]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[0]\
    );
\StartTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[11]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[10]\
    );
\StartTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[11]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[11]\
    );
\StartTime_Second_DatReg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[7]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[11]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[11]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[11]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[11]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[11]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[11]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[11]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[11]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[11]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[11]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[11]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[11]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[9]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(11 downto 8),
      S(3) => \StartTime_Second_DatReg[11]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[11]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[11]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[11]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[15]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[12]\
    );
\StartTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[15]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[13]\
    );
\StartTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[15]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[14]\
    );
\StartTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[15]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[15]\
    );
\StartTime_Second_DatReg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[11]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[15]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[15]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[15]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[15]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[15]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[15]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[15]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[15]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[15]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[15]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[15]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[15]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[14]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(15 downto 12),
      S(3) => \StartTime_Second_DatReg[15]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[15]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[15]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[15]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[19]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[16]\
    );
\StartTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[19]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[17]\
    );
\StartTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[19]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[18]\
    );
\StartTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[19]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[19]\
    );
\StartTime_Second_DatReg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[15]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[19]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[19]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[19]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[19]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[19]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[19]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[19]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[19]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[19]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[19]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[19]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[19]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[18]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[17]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(19 downto 16),
      S(3) => \StartTime_Second_DatReg[19]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[19]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[19]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[19]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[3]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[1]\
    );
\StartTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[23]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[20]\
    );
\StartTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[23]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[21]\
    );
\StartTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[23]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[22]\
    );
\StartTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[23]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[23]\
    );
\StartTime_Second_DatReg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[19]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[23]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[23]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[23]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[23]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[23]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[23]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[23]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[23]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[23]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[23]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[23]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[23]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(23 downto 20),
      S(3) => \StartTime_Second_DatReg[23]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[23]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[23]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[23]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[27]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[24]\
    );
\StartTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[27]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[25]\
    );
\StartTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[27]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[26]\
    );
\StartTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[27]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[27]\
    );
\StartTime_Second_DatReg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[23]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[27]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[27]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[27]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[27]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[27]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[27]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[27]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[27]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[27]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[27]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[27]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[27]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[26]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[25]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(27 downto 24),
      S(3) => \StartTime_Second_DatReg[27]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[27]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[27]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[27]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[31]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[28]\
    );
\StartTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[31]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[29]\
    );
\StartTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[3]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[2]\
    );
\StartTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[31]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[30]\
    );
\StartTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[31]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[31]\
    );
\StartTime_Second_DatReg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[27]_i_1_n_0\,
      CO(3) => \NLW_StartTime_Second_DatReg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \StartTime_Second_DatReg_reg[31]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[31]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[31]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[31]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[31]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[31]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[31]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[31]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[31]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[31]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \NLW_StartTime_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \StartTime_Second_DatReg_reg[31]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[31]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[30]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[29]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(31 downto 28),
      S(3) => \StartTime_Second_DatReg[31]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[31]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[31]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[31]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[3]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[3]\
    );
\StartTime_Second_DatReg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Second_DatReg_reg[3]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[3]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[3]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[3]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[3]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[3]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[3]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[3]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[3]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[3]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[3]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartTime_Second_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[3]_i_6_n_3\,
      CYINIT => Period_Second_DatReg(0),
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[3]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[2]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[1]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(3 downto 0),
      S(3) => \StartTime_Second_DatReg[3]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[3]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[3]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[3]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[7]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[4]\
    );
\StartTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[7]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[5]\
    );
\StartTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[7]_i_1_n_5\,
      Q => \StartTime_Second_DatReg_reg_n_0_[6]\
    );
\StartTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[7]_i_1_n_4\,
      Q => \StartTime_Second_DatReg_reg_n_0_[7]\
    );
\StartTime_Second_DatReg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[3]_i_1_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[7]_i_1_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[7]_i_1_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[7]_i_1_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(2) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(1) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      DI(0) => \StartTime_Nanosecond_DatReg[7]_i_4_n_0\,
      O(3) => \StartTime_Second_DatReg_reg[7]_i_1_n_4\,
      O(2) => \StartTime_Second_DatReg_reg[7]_i_1_n_5\,
      O(1) => \StartTime_Second_DatReg_reg[7]_i_1_n_6\,
      O(0) => \StartTime_Second_DatReg_reg[7]_i_1_n_7\,
      S(3) => \StartTime_Second_DatReg[7]_i_2_n_0\,
      S(2) => \StartTime_Second_DatReg[7]_i_3_n_0\,
      S(1) => \StartTime_Second_DatReg[7]_i_4_n_0\,
      S(0) => \StartTime_Second_DatReg[7]_i_5_n_0\
    );
\StartTime_Second_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartTime_Second_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \StartTime_Second_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \StartTime_Second_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \StartTime_Second_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \StartTime_Second_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[7]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[6]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[5]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => \StartTime_Second_DatReg__0\(7 downto 4),
      S(3) => \StartTime_Second_DatReg[7]_i_7_n_0\,
      S(2) => \StartTime_Second_DatReg[7]_i_8_n_0\,
      S(1) => \StartTime_Second_DatReg[7]_i_9_n_0\,
      S(0) => \StartTime_Second_DatReg[7]_i_10_n_0\
    );
\StartTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[11]_i_1_n_7\,
      Q => \StartTime_Second_DatReg_reg_n_0_[8]\
    );
\StartTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => StartTime_Nanosecond_DatReg,
      CLR => AxiWriteAddrReady_RdyReg_i_2_n_0,
      D => \StartTime_Second_DatReg_reg[11]_i_1_n_6\,
      Q => \StartTime_Second_DatReg_reg_n_0_[9]\
    );
\StopTime_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(0),
      O => \StopTime_Nanosecond_DatReg[0]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg[10]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[10]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[10]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(10),
      O => \StopTime_Nanosecond_DatReg[10]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(10),
      O => \StopTime_Nanosecond_DatReg[10]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      I4 => \StopTime_Nanosecond_DatReg[11]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[11]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[11]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => Period_Nanosecond_DatReg(9),
      O => \StopTime_Nanosecond_DatReg[11]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Period_Nanosecond_DatReg(8),
      O => \StopTime_Nanosecond_DatReg[11]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(10),
      O => \StopTime_Nanosecond_DatReg[11]_i_14_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(9),
      O => \StopTime_Nanosecond_DatReg[11]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PulseWidth_Nanosecond_DatReg(11),
      O => \StopTime_Nanosecond_DatReg[11]_i_16_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => PulseWidth_Nanosecond_DatReg(10),
      O => \StopTime_Nanosecond_DatReg[11]_i_17_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => PulseWidth_Nanosecond_DatReg(9),
      O => \StopTime_Nanosecond_DatReg[11]_i_18_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => PulseWidth_Nanosecond_DatReg(8),
      O => \StopTime_Nanosecond_DatReg[11]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(11),
      O => \StopTime_Nanosecond_DatReg[11]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(11),
      O => \StopTime_Nanosecond_DatReg[11]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[11]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O => \StopTime_Nanosecond_DatReg[11]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Period_Nanosecond_DatReg(11),
      O => \StopTime_Nanosecond_DatReg[11]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Period_Nanosecond_DatReg(10),
      O => \StopTime_Nanosecond_DatReg[11]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[12]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[12]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[12]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(12),
      O => \StopTime_Nanosecond_DatReg[12]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(12),
      O => \StopTime_Nanosecond_DatReg[12]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[13]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[13]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[13]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(13),
      O => \StopTime_Nanosecond_DatReg[13]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(13),
      O => \StopTime_Nanosecond_DatReg[13]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg[14]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[14]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[14]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(14),
      O => \StopTime_Nanosecond_DatReg[14]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(14),
      O => \StopTime_Nanosecond_DatReg[14]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      I4 => \StopTime_Nanosecond_DatReg[15]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[15]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[15]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => Period_Nanosecond_DatReg(13),
      O => \StopTime_Nanosecond_DatReg[15]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Period_Nanosecond_DatReg(12),
      O => \StopTime_Nanosecond_DatReg[15]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(13),
      O => \StopTime_Nanosecond_DatReg[15]_i_14_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(12),
      O => \StopTime_Nanosecond_DatReg[15]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PulseWidth_Nanosecond_DatReg(15),
      O => \StopTime_Nanosecond_DatReg[15]_i_16_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PulseWidth_Nanosecond_DatReg(14),
      O => \StopTime_Nanosecond_DatReg[15]_i_17_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => PulseWidth_Nanosecond_DatReg(13),
      O => \StopTime_Nanosecond_DatReg[15]_i_18_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => PulseWidth_Nanosecond_DatReg(12),
      O => \StopTime_Nanosecond_DatReg[15]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(15),
      O => \StopTime_Nanosecond_DatReg[15]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(15),
      O => \StopTime_Nanosecond_DatReg[15]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O => \StopTime_Nanosecond_DatReg[15]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      O => \StopTime_Nanosecond_DatReg[15]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => Period_Nanosecond_DatReg(15),
      O => \StopTime_Nanosecond_DatReg[15]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Period_Nanosecond_DatReg(14),
      O => \StopTime_Nanosecond_DatReg[15]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[16]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[16]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[16]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(16),
      O => \StopTime_Nanosecond_DatReg[16]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(16),
      O => \StopTime_Nanosecond_DatReg[16]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[17]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[17]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[17]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(17),
      O => \StopTime_Nanosecond_DatReg[17]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(17),
      O => \StopTime_Nanosecond_DatReg[17]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg[18]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[18]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[18]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(18),
      O => \StopTime_Nanosecond_DatReg[18]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(18),
      O => \StopTime_Nanosecond_DatReg[18]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      I4 => \StopTime_Nanosecond_DatReg[19]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[19]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[19]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Period_Nanosecond_DatReg(17),
      O => \StopTime_Nanosecond_DatReg[19]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Period_Nanosecond_DatReg(16),
      O => \StopTime_Nanosecond_DatReg[19]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(18),
      O => \StopTime_Nanosecond_DatReg[19]_i_14_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(16),
      O => \StopTime_Nanosecond_DatReg[19]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PulseWidth_Nanosecond_DatReg(19),
      O => \StopTime_Nanosecond_DatReg[19]_i_16_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => PulseWidth_Nanosecond_DatReg(18),
      O => \StopTime_Nanosecond_DatReg[19]_i_17_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PulseWidth_Nanosecond_DatReg(17),
      O => \StopTime_Nanosecond_DatReg[19]_i_18_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => PulseWidth_Nanosecond_DatReg(16),
      O => \StopTime_Nanosecond_DatReg[19]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(19),
      O => \StopTime_Nanosecond_DatReg[19]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(19),
      O => \StopTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[19]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      O => \StopTime_Nanosecond_DatReg[19]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Period_Nanosecond_DatReg(19),
      O => \StopTime_Nanosecond_DatReg[19]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Period_Nanosecond_DatReg(18),
      O => \StopTime_Nanosecond_DatReg[19]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(1),
      O => \StopTime_Nanosecond_DatReg[1]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[20]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[20]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[20]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(20),
      O => \StopTime_Nanosecond_DatReg[20]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(20),
      O => \StopTime_Nanosecond_DatReg[20]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[21]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[21]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[21]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(21),
      O => \StopTime_Nanosecond_DatReg[21]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(21),
      O => \StopTime_Nanosecond_DatReg[21]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg[22]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[22]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[22]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(22),
      O => \StopTime_Nanosecond_DatReg[22]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(22),
      O => \StopTime_Nanosecond_DatReg[22]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      I4 => \StopTime_Nanosecond_DatReg[23]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[23]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[23]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => Period_Nanosecond_DatReg(21),
      O => \StopTime_Nanosecond_DatReg[23]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Period_Nanosecond_DatReg(20),
      O => \StopTime_Nanosecond_DatReg[23]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(22),
      O => \StopTime_Nanosecond_DatReg[23]_i_14_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(21),
      O => \StopTime_Nanosecond_DatReg[23]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PulseWidth_Nanosecond_DatReg(23),
      O => \StopTime_Nanosecond_DatReg[23]_i_16_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => PulseWidth_Nanosecond_DatReg(22),
      O => \StopTime_Nanosecond_DatReg[23]_i_17_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => PulseWidth_Nanosecond_DatReg(21),
      O => \StopTime_Nanosecond_DatReg[23]_i_18_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PulseWidth_Nanosecond_DatReg(20),
      O => \StopTime_Nanosecond_DatReg[23]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(23),
      O => \StopTime_Nanosecond_DatReg[23]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(23),
      O => \StopTime_Nanosecond_DatReg[23]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[23]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O => \StopTime_Nanosecond_DatReg[23]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Period_Nanosecond_DatReg(23),
      O => \StopTime_Nanosecond_DatReg[23]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Period_Nanosecond_DatReg(22),
      O => \StopTime_Nanosecond_DatReg[23]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[24]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[24]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[24]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(24),
      O => \StopTime_Nanosecond_DatReg[24]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(24),
      O => \StopTime_Nanosecond_DatReg[24]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[25]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[25]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[25]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(25),
      O => \StopTime_Nanosecond_DatReg[25]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(25),
      O => \StopTime_Nanosecond_DatReg[25]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg[26]_i_2_n_0\,
      O => \StopTime_Nanosecond_DatReg[26]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E2AAAA"
    )
        port map (
      I0 => minusOp1_in(26),
      I1 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I2 => L0_out(26),
      I3 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I4 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I5 => SigGenState_StaReg(1),
      O => \StopTime_Nanosecond_DatReg[26]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      I4 => \StopTime_Nanosecond_DatReg[27]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[27]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[27]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Period_Nanosecond_DatReg(24),
      O => \StopTime_Nanosecond_DatReg[27]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(27),
      O => \StopTime_Nanosecond_DatReg[27]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(27),
      O => \StopTime_Nanosecond_DatReg[27]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[27]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Period_Nanosecond_DatReg(27),
      O => \StopTime_Nanosecond_DatReg[27]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Period_Nanosecond_DatReg(26),
      O => \StopTime_Nanosecond_DatReg[27]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => Period_Nanosecond_DatReg(25),
      O => \StopTime_Nanosecond_DatReg[27]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[28]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[28]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[28]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(28),
      O => \StopTime_Nanosecond_DatReg[28]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(28),
      O => \StopTime_Nanosecond_DatReg[28]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[29]_i_4_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[29]_i_5_n_0\,
      O => \StopTime_Nanosecond_DatReg[29]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^starttime_nanosecond_datreg_reg[30]_0\(0),
      I1 => \^starttime_nanosecond_datreg_reg[30]_0\(1),
      O => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BA00000000"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_14_n_0\,
      I3 => \^stoptime_nanosecond_datreg_reg[30]_0\(0),
      I4 => \^stoptime_nanosecond_datreg_reg[30]_0\(1),
      I5 => SigGenState_StaReg(1),
      O => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(29),
      O => \StopTime_Nanosecond_DatReg[29]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(29),
      O => \StopTime_Nanosecond_DatReg[29]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => Period_Nanosecond_DatReg(31),
      O => \StopTime_Nanosecond_DatReg[29]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => Period_Nanosecond_DatReg(30),
      O => \StopTime_Nanosecond_DatReg[29]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => Period_Nanosecond_DatReg(29),
      O => \StopTime_Nanosecond_DatReg[29]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Period_Nanosecond_DatReg(28),
      O => \StopTime_Nanosecond_DatReg[29]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(2),
      O => \StopTime_Nanosecond_DatReg[2]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_5\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I3 => minusOp1_in(30),
      O => \StopTime_Nanosecond_DatReg[30]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => SysRstN_RstIn,
      I1 => \StopTime_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_4_n_0\,
      I3 => Error_EvtReg1,
      I4 => \StopTime_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \StartTime_Nanosecond_DatReg[31]_i_3_n_0\,
      O => StopTime_Nanosecond_DatReg0
    );
\StopTime_Nanosecond_DatReg[31]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[7]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[6]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[8]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_100_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[3]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[5]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_101_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[1]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[2]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_102_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(14),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => ClockTime_Nanosecond_DatReg(15),
      O => \StopTime_Nanosecond_DatReg[31]_i_104_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(12),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => ClockTime_Nanosecond_DatReg(13),
      O => \StopTime_Nanosecond_DatReg[31]_i_105_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(10),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => ClockTime_Nanosecond_DatReg(11),
      O => \StopTime_Nanosecond_DatReg[31]_i_106_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(8),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => ClockTime_Nanosecond_DatReg(9),
      O => \StopTime_Nanosecond_DatReg[31]_i_107_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => ClockTime_Nanosecond_DatReg(15),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => ClockTime_Nanosecond_DatReg(14),
      O => \StopTime_Nanosecond_DatReg[31]_i_108_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => ClockTime_Nanosecond_DatReg(13),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => ClockTime_Nanosecond_DatReg(12),
      O => \StopTime_Nanosecond_DatReg[31]_i_109_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => ClockTime_Nanosecond_DatReg(11),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => ClockTime_Nanosecond_DatReg(10),
      O => \StopTime_Nanosecond_DatReg[31]_i_110_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => ClockTime_Nanosecond_DatReg(9),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      I3 => ClockTime_Nanosecond_DatReg(8),
      O => \StopTime_Nanosecond_DatReg[31]_i_111_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[6]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[7]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_112_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[4]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[5]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_113_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[2]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[3]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_114_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_115_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[7]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[6]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[6]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_116_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[5]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[5]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[4]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[4]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_117_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[3]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[3]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[2]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[2]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_118_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[1]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[1]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_119_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(6),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => ClockTime_Nanosecond_DatReg(7),
      O => \StopTime_Nanosecond_DatReg[31]_i_120_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(4),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => ClockTime_Nanosecond_DatReg(5),
      O => \StopTime_Nanosecond_DatReg[31]_i_121_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(2),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => ClockTime_Nanosecond_DatReg(3),
      O => \StopTime_Nanosecond_DatReg[31]_i_122_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(0),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => ClockTime_Nanosecond_DatReg(1),
      O => \StopTime_Nanosecond_DatReg[31]_i_123_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => ClockTime_Nanosecond_DatReg(7),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => ClockTime_Nanosecond_DatReg(6),
      O => \StopTime_Nanosecond_DatReg[31]_i_124_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => ClockTime_Nanosecond_DatReg(5),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => ClockTime_Nanosecond_DatReg(4),
      O => \StopTime_Nanosecond_DatReg[31]_i_125_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => ClockTime_Nanosecond_DatReg(3),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => ClockTime_Nanosecond_DatReg(2),
      O => \StopTime_Nanosecond_DatReg[31]_i_126_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => ClockTime_Nanosecond_DatReg(1),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => ClockTime_Nanosecond_DatReg(0),
      O => \StopTime_Nanosecond_DatReg[31]_i_127_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_6\,
      I1 => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_7\,
      I2 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O => \StopTime_Nanosecond_DatReg[31]_i_13_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_46_n_0\,
      I1 => \StopTime_Nanosecond_DatReg[31]_i_47_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_48_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_49_n_0\,
      I4 => \StopTime_Nanosecond_DatReg[31]_i_50_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[31]_i_51_n_0\,
      O => \StopTime_Nanosecond_DatReg[31]_i_14_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L0_out(29),
      I1 => L0_out(28),
      I2 => L0_out(27),
      O => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_56_n_0\,
      I1 => \StopTime_Nanosecond_DatReg[31]_i_57_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_58_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_59_n_0\,
      I4 => \StopTime_Nanosecond_DatReg[31]_i_60_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[31]_i_61_n_0\,
      O => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_4\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_8_n_0\,
      I3 => minusOp1_in(31),
      O => \StopTime_Nanosecond_DatReg[31]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[30]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[31]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_25_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[28]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[29]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_26_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[26]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[27]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_27_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[24]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[25]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_28_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[31]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[30]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_29_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SigGenControl_DatReg_reg_n_0_[0]\,
      I1 => Signal_Val,
      O => \StopTime_Nanosecond_DatReg[31]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[29]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[28]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_30_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[27]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[26]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_31_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[24]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_32_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[30]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[31]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[31]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_34_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[28]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[27]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[27]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[29]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[29]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_35_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[25]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[24]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[24]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[26]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[26]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_36_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(30),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => ClockTime_Nanosecond_DatReg(31),
      O => \StopTime_Nanosecond_DatReg[31]_i_38_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(28),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => ClockTime_Nanosecond_DatReg(29),
      O => \StopTime_Nanosecond_DatReg[31]_i_39_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SigGenState_StaReg(0),
      I1 => SigGenState_StaReg(1),
      O => \StopTime_Nanosecond_DatReg[31]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(26),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => ClockTime_Nanosecond_DatReg(27),
      O => \StopTime_Nanosecond_DatReg[31]_i_40_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(24),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => ClockTime_Nanosecond_DatReg(25),
      O => \StopTime_Nanosecond_DatReg[31]_i_41_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => ClockTime_Nanosecond_DatReg(31),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => ClockTime_Nanosecond_DatReg(30),
      O => \StopTime_Nanosecond_DatReg[31]_i_42_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => ClockTime_Nanosecond_DatReg(29),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => ClockTime_Nanosecond_DatReg(28),
      O => \StopTime_Nanosecond_DatReg[31]_i_43_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => ClockTime_Nanosecond_DatReg(27),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => ClockTime_Nanosecond_DatReg(26),
      O => \StopTime_Nanosecond_DatReg[31]_i_44_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => ClockTime_Nanosecond_DatReg(25),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => ClockTime_Nanosecond_DatReg(24),
      O => \StopTime_Nanosecond_DatReg[31]_i_45_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      I1 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      I2 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O => \StopTime_Nanosecond_DatReg[31]_i_46_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      I2 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      I3 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[31]_i_47_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O => \StopTime_Nanosecond_DatReg[31]_i_48_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      I1 => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      I2 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      I3 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      I4 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O => \StopTime_Nanosecond_DatReg[31]_i_49_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => StartTime_Nanosecond_DatReg0,
      I1 => SigGenState_StaReg(1),
      I2 => PulseCount_CntReg211_in,
      I3 => PulseCount_CntReg3,
      I4 => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_0\,
      O => \StopTime_Nanosecond_DatReg[31]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      I1 => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      O => \StopTime_Nanosecond_DatReg[31]_i_50_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O => \StopTime_Nanosecond_DatReg[31]_i_51_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PulseWidth_Nanosecond_DatReg(27),
      O => \StopTime_Nanosecond_DatReg[31]_i_52_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => PulseWidth_Nanosecond_DatReg(26),
      O => \StopTime_Nanosecond_DatReg[31]_i_53_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PulseWidth_Nanosecond_DatReg(25),
      O => \StopTime_Nanosecond_DatReg[31]_i_54_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PulseWidth_Nanosecond_DatReg(24),
      O => \StopTime_Nanosecond_DatReg[31]_i_55_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => L0_out(25),
      I1 => L0_out(24),
      I2 => L0_out(23),
      O => \StopTime_Nanosecond_DatReg[31]_i_56_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => L0_out(20),
      I1 => L0_out(19),
      I2 => L0_out(17),
      I3 => L0_out(18),
      O => \StopTime_Nanosecond_DatReg[31]_i_57_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => L0_out(14),
      I1 => L0_out(15),
      O => \StopTime_Nanosecond_DatReg[31]_i_58_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => L0_out(13),
      I1 => L0_out(12),
      I2 => L0_out(11),
      I3 => L0_out(10),
      I4 => L0_out(9),
      O => \StopTime_Nanosecond_DatReg[31]_i_59_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2022"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[31]_i_13_n_0\,
      I2 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_14_n_0\,
      I4 => \^stoptime_nanosecond_datreg_reg[30]_0\(0),
      I5 => \^stoptime_nanosecond_datreg_reg[30]_0\(1),
      O => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(18),
      I1 => L0_out(16),
      O => \StopTime_Nanosecond_DatReg[31]_i_60_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(21),
      I1 => L0_out(22),
      O => \StopTime_Nanosecond_DatReg[31]_i_61_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => PulseWidth_Nanosecond_DatReg(31),
      O => \StopTime_Nanosecond_DatReg[31]_i_62_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => PulseWidth_Nanosecond_DatReg(30),
      O => \StopTime_Nanosecond_DatReg[31]_i_63_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PulseWidth_Nanosecond_DatReg(29),
      O => \StopTime_Nanosecond_DatReg[31]_i_64_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PulseWidth_Nanosecond_DatReg(28),
      O => \StopTime_Nanosecond_DatReg[31]_i_65_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(26),
      O => \StopTime_Nanosecond_DatReg[31]_i_66_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[22]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[23]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_68_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[20]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[21]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_69_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[18]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[19]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_70_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[17]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_71_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[23]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[22]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_72_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[21]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[20]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_73_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[18]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_74_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[17]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[16]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_75_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[22]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[21]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[21]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[23]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[23]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_77_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[19]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[18]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[18]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[20]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[20]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_78_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[16]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[15]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[17]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[17]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_79_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF45"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I1 => L0_out(26),
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => \^starttime_nanosecond_datreg_reg[30]_0\(0),
      I4 => \^starttime_nanosecond_datreg_reg[30]_0\(1),
      I5 => SigGenState_StaReg(1),
      O => \StopTime_Nanosecond_DatReg[31]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[13]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[12]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[14]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_80_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(22),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => ClockTime_Nanosecond_DatReg(23),
      O => \StopTime_Nanosecond_DatReg[31]_i_82_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(20),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => ClockTime_Nanosecond_DatReg(21),
      O => \StopTime_Nanosecond_DatReg[31]_i_83_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(18),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => ClockTime_Nanosecond_DatReg(19),
      O => \StopTime_Nanosecond_DatReg[31]_i_84_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ClockTime_Nanosecond_DatReg(16),
      I1 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => ClockTime_Nanosecond_DatReg(17),
      O => \StopTime_Nanosecond_DatReg[31]_i_85_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => ClockTime_Nanosecond_DatReg(23),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => ClockTime_Nanosecond_DatReg(22),
      O => \StopTime_Nanosecond_DatReg[31]_i_86_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => ClockTime_Nanosecond_DatReg(21),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => ClockTime_Nanosecond_DatReg(20),
      O => \StopTime_Nanosecond_DatReg[31]_i_87_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => ClockTime_Nanosecond_DatReg(19),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => ClockTime_Nanosecond_DatReg(18),
      O => \StopTime_Nanosecond_DatReg[31]_i_88_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => ClockTime_Nanosecond_DatReg(17),
      I2 => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => ClockTime_Nanosecond_DatReg(16),
      O => \StopTime_Nanosecond_DatReg[31]_i_89_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[14]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[15]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_91_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[12]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[13]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_92_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[10]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[11]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_93_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[8]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[9]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_94_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[15]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[15]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[14]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[14]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_95_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[13]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[12]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[12]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_96_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[11]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[10]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_97_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[9]\,
      I1 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I2 => \StopTime_Second_DatReg_reg_n_0_[8]\,
      I3 => \ClockTime_Second_DatReg_reg_n_0_[8]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_98_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \StopTime_Second_DatReg_reg_n_0_[10]\,
      I2 => \ClockTime_Second_DatReg_reg_n_0_[9]\,
      I3 => \StopTime_Second_DatReg_reg_n_0_[9]\,
      I4 => \ClockTime_Second_DatReg_reg_n_0_[11]\,
      I5 => \StopTime_Second_DatReg_reg_n_0_[11]\,
      O => \StopTime_Nanosecond_DatReg[31]_i_99_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(3),
      O => \StopTime_Nanosecond_DatReg[3]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => PulseWidth_Nanosecond_DatReg(1),
      O => \StopTime_Nanosecond_DatReg[3]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PulseWidth_Nanosecond_DatReg(0),
      O => \StopTime_Nanosecond_DatReg[3]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => Period_Nanosecond_DatReg(3),
      O => \StopTime_Nanosecond_DatReg[3]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Period_Nanosecond_DatReg(2),
      O => \StopTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => Period_Nanosecond_DatReg(1),
      O => \StopTime_Nanosecond_DatReg[3]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Period_Nanosecond_DatReg(0),
      O => \StopTime_Nanosecond_DatReg[3]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => PulseWidth_Nanosecond_DatReg(3),
      O => \StopTime_Nanosecond_DatReg[3]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => PulseWidth_Nanosecond_DatReg(2),
      O => \StopTime_Nanosecond_DatReg[3]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_7\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(4),
      O => \StopTime_Nanosecond_DatReg[4]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_6\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(5),
      O => \StopTime_Nanosecond_DatReg[5]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_5\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(6),
      O => \StopTime_Nanosecond_DatReg[6]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_4\,
      I1 => SigGenState_StaReg(1),
      I2 => L0_out(7),
      O => \StopTime_Nanosecond_DatReg[7]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => PulseWidth_Nanosecond_DatReg(5),
      O => \StopTime_Nanosecond_DatReg[7]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => PulseWidth_Nanosecond_DatReg(4),
      O => \StopTime_Nanosecond_DatReg[7]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => Period_Nanosecond_DatReg(7),
      O => \StopTime_Nanosecond_DatReg[7]_i_4_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Period_Nanosecond_DatReg(6),
      O => \StopTime_Nanosecond_DatReg[7]_i_5_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => Period_Nanosecond_DatReg(5),
      O => \StopTime_Nanosecond_DatReg[7]_i_6_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Period_Nanosecond_DatReg(4),
      O => \StopTime_Nanosecond_DatReg[7]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => PulseWidth_Nanosecond_DatReg(7),
      O => \StopTime_Nanosecond_DatReg[7]_i_8_n_0\
    );
\StopTime_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => PulseWidth_Nanosecond_DatReg(6),
      O => \StopTime_Nanosecond_DatReg[7]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_7\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      I4 => \StopTime_Nanosecond_DatReg[8]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[8]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[8]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(8),
      O => \StopTime_Nanosecond_DatReg[8]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(8),
      O => \StopTime_Nanosecond_DatReg[8]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I3 => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      I4 => \StopTime_Nanosecond_DatReg[9]_i_2_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[9]_i_3_n_0\,
      O => \StopTime_Nanosecond_DatReg[9]_i_1_n_0\
    );
\StopTime_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111551500000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => minusOp1_in(9),
      O => \StopTime_Nanosecond_DatReg[9]_i_2_n_0\
    );
\StopTime_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004000000000"
    )
        port map (
      I0 => SigGenState_StaReg(1),
      I1 => \StopTime_Nanosecond_DatReg[29]_i_10_n_0\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => L0_out(26),
      I4 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      I5 => L0_out(9),
      O => \StopTime_Nanosecond_DatReg[9]_i_3_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => L0_out(10 downto 9),
      DI(0) => '0',
      O(3 downto 0) => minusOp1_in(11 downto 8),
      S(3) => L0_out(11),
      S(2) => \StopTime_Nanosecond_DatReg[11]_i_14_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[11]_i_15_n_0\,
      S(0) => L0_out(8)
    );
\StopTime_Nanosecond_DatReg_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => L0_out(11 downto 8),
      S(3) => \StopTime_Nanosecond_DatReg[11]_i_16_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[11]_i_17_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[11]_i_18_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[11]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      DI(0) => '0',
      O(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      S(2) => \StopTime_Nanosecond_DatReg[11]_i_6_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[11]_i_7_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_7\
    );
\StopTime_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[11]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[11]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[11]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[11]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => L0_out(13 downto 12),
      O(3 downto 0) => minusOp1_in(15 downto 12),
      S(3 downto 2) => L0_out(15 downto 14),
      S(1) => \StopTime_Nanosecond_DatReg[15]_i_14_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[15]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[11]_i_13_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => L0_out(15 downto 12),
      S(3) => \StopTime_Nanosecond_DatReg[15]_i_16_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[15]_i_17_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[15]_i_18_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[15]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      S(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      S(1) => \StopTime_Nanosecond_DatReg[15]_i_6_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[15]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[15]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[15]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[15]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[15]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => L0_out(18),
      DI(1) => '0',
      DI(0) => L0_out(16),
      O(3 downto 0) => minusOp1_in(19 downto 16),
      S(3) => L0_out(19),
      S(2) => \StopTime_Nanosecond_DatReg[19]_i_14_n_0\,
      S(1) => L0_out(17),
      S(0) => \StopTime_Nanosecond_DatReg[19]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[15]_i_13_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => L0_out(19 downto 16),
      S(3) => \StopTime_Nanosecond_DatReg[19]_i_16_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[19]_i_17_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[19]_i_18_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[19]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      DI(1) => '0',
      DI(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      S(2) => \StopTime_Nanosecond_DatReg[19]_i_6_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      S(0) => \StopTime_Nanosecond_DatReg[19]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[19]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[19]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[19]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[19]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[19]_i_12_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => L0_out(22 downto 21),
      DI(0) => '0',
      O(3 downto 0) => minusOp1_in(23 downto 20),
      S(3) => L0_out(23),
      S(2) => \StopTime_Nanosecond_DatReg[23]_i_14_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[23]_i_15_n_0\,
      S(0) => L0_out(20)
    );
\StopTime_Nanosecond_DatReg_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[19]_i_13_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => L0_out(23 downto 20),
      S(3) => \StopTime_Nanosecond_DatReg[23]_i_16_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[23]_i_17_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[23]_i_18_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[23]_i_19_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      DI(0) => '0',
      O(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      S(2) => \StopTime_Nanosecond_DatReg[23]_i_6_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[23]_i_7_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_7\
    );
\StopTime_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[23]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[23]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[23]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[23]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      DI(1 downto 0) => B"00",
      O(3) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      S(2) => \StopTime_Nanosecond_DatReg[27]_i_6_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      S(0) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_7\
    );
\StopTime_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[27]_i_7_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[27]_i_8_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[27]_i_9_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[27]_i_10_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_StopTime_Nanosecond_DatReg_reg[29]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 2) => \^stoptime_nanosecond_datreg_reg[30]_0\(1 downto 0),
      O(1) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[29]_i_6_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[29]_i_7_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[29]_i_8_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[29]_i_9_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[30]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[31]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_0\,
      CO(3) => PulseCount_CntReg211_in,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_25_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_26_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_27_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_28_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_29_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_30_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_31_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_32_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_3\,
      CYINIT => '1',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_120_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_121_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_122_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_123_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_124_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_125_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_126_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_127_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_0\,
      CO(3) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => PulseCount_CntReg3,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_11_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_34_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_35_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_36_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_38_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_39_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_40_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_41_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_42_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_43_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_44_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_45_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[23]_i_13_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => L0_out(27 downto 24),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_52_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_53_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_54_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_55_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_18_n_0\,
      CO(3) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 2) => \^starttime_nanosecond_datreg_reg[30]_0\(1 downto 0),
      O(1 downto 0) => L0_out(29 downto 28),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_62_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_63_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_64_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_65_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[23]_i_12_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => L0_out(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => minusOp1_in(27 downto 24),
      S(3) => L0_out(27),
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_66_n_0\,
      S(1 downto 0) => L0_out(25 downto 24)
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_68_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_69_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_70_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_71_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_72_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_73_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_74_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_75_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_77_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_78_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_79_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_80_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_82_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_83_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_84_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_85_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_86_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_87_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_88_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_89_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_91_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_92_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_93_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_94_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_95_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_96_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_97_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_98_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^stoptime_nanosecond_datreg_reg[30]_0\(0),
      DI(1 downto 0) => B"00",
      O(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_7_n_7\,
      S(3 downto 2) => S(1 downto 0),
      S(1) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_6\,
      S(0) => \StopTime_Nanosecond_DatReg_reg[29]_i_3_n_7\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_76_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_99_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_100_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_101_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_102_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_103_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_104_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_105_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_106_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_107_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_108_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_109_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_110_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_111_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[31]_i_21_n_0\,
      CO(3) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^starttime_nanosecond_datreg_reg[30]_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => minusOp1_in(31 downto 28),
      S(3 downto 2) => \StopTime_Nanosecond_DatReg_reg[31]_0\(1 downto 0),
      S(1 downto 0) => L0_out(29 downto 28)
    );
\StopTime_Nanosecond_DatReg_reg[31]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[31]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg[31]_i_112_n_0\,
      DI(2) => \StopTime_Nanosecond_DatReg[31]_i_113_n_0\,
      DI(1) => \StopTime_Nanosecond_DatReg[31]_i_114_n_0\,
      DI(0) => \StopTime_Nanosecond_DatReg[31]_i_115_n_0\,
      O(3 downto 0) => \NLW_StopTime_Nanosecond_DatReg_reg[31]_i_90_O_UNCONNECTED\(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[31]_i_116_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[31]_i_117_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_118_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_119_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[3]_i_4_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[3]_i_5_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[3]_i_6_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[3]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => L0_out(3 downto 0),
      S(3) => \StopTime_Nanosecond_DatReg[3]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[3]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[3]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[3]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \StopTime_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \StopTime_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \StopTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_4\,
      O(2) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_5\,
      O(1) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_6\,
      O(0) => \StopTime_Nanosecond_DatReg_reg[7]_i_2_n_7\,
      S(3) => \StopTime_Nanosecond_DatReg[7]_i_4_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[7]_i_5_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[7]_i_6_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[7]_i_7_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_0\,
      CO(2) => \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \StopTime_Nanosecond_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \StartTime_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \StartTime_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \StartTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => L0_out(7 downto 4),
      S(3) => \StopTime_Nanosecond_DatReg[7]_i_8_n_0\,
      S(2) => \StopTime_Nanosecond_DatReg[7]_i_9_n_0\,
      S(1) => \StopTime_Nanosecond_DatReg[7]_i_10_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[7]_i_11_n_0\
    );
\StopTime_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[8]\,
      R => '0'
    );
\StopTime_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \StopTime_Nanosecond_DatReg_reg_n_0_[9]\,
      R => '0'
    );
\StopTime_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(0),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(0),
      O => \StopTime_Second_DatReg[0]_i_1_n_0\
    );
\StopTime_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(10),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(10),
      O => \StopTime_Second_DatReg[10]_i_1_n_0\
    );
\StopTime_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(11),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(11),
      O => \StopTime_Second_DatReg[11]_i_1_n_0\
    );
\StopTime_Second_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[9]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[9]\,
      O => \StopTime_Second_DatReg[11]_i_10_n_0\
    );
\StopTime_Second_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[8]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[8]\,
      O => \StopTime_Second_DatReg[11]_i_11_n_0\
    );
\StopTime_Second_DatReg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[11]\,
      I1 => Period_Second_DatReg(11),
      O => \StopTime_Second_DatReg[11]_i_4_n_0\
    );
\StopTime_Second_DatReg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[10]\,
      I1 => Period_Second_DatReg(10),
      O => \StopTime_Second_DatReg[11]_i_5_n_0\
    );
\StopTime_Second_DatReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[9]\,
      I1 => Period_Second_DatReg(9),
      O => \StopTime_Second_DatReg[11]_i_6_n_0\
    );
\StopTime_Second_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[8]\,
      I1 => Period_Second_DatReg(8),
      O => \StopTime_Second_DatReg[11]_i_7_n_0\
    );
\StopTime_Second_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[11]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[11]\,
      O => \StopTime_Second_DatReg[11]_i_8_n_0\
    );
\StopTime_Second_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[10]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[10]\,
      O => \StopTime_Second_DatReg[11]_i_9_n_0\
    );
\StopTime_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(12),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(12),
      O => \StopTime_Second_DatReg[12]_i_1_n_0\
    );
\StopTime_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(13),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(13),
      O => \StopTime_Second_DatReg[13]_i_1_n_0\
    );
\StopTime_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(14),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(14),
      O => \StopTime_Second_DatReg[14]_i_1_n_0\
    );
\StopTime_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(15),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(15),
      O => \StopTime_Second_DatReg[15]_i_1_n_0\
    );
\StopTime_Second_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[13]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[13]\,
      O => \StopTime_Second_DatReg[15]_i_10_n_0\
    );
\StopTime_Second_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[12]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[12]\,
      O => \StopTime_Second_DatReg[15]_i_11_n_0\
    );
\StopTime_Second_DatReg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[15]\,
      I1 => Period_Second_DatReg(15),
      O => \StopTime_Second_DatReg[15]_i_4_n_0\
    );
\StopTime_Second_DatReg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[14]\,
      I1 => Period_Second_DatReg(14),
      O => \StopTime_Second_DatReg[15]_i_5_n_0\
    );
\StopTime_Second_DatReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[13]\,
      I1 => Period_Second_DatReg(13),
      O => \StopTime_Second_DatReg[15]_i_6_n_0\
    );
\StopTime_Second_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[12]\,
      I1 => Period_Second_DatReg(12),
      O => \StopTime_Second_DatReg[15]_i_7_n_0\
    );
\StopTime_Second_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[15]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[15]\,
      O => \StopTime_Second_DatReg[15]_i_8_n_0\
    );
\StopTime_Second_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[14]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[14]\,
      O => \StopTime_Second_DatReg[15]_i_9_n_0\
    );
\StopTime_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(16),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(16),
      O => \StopTime_Second_DatReg[16]_i_1_n_0\
    );
\StopTime_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(17),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(17),
      O => \StopTime_Second_DatReg[17]_i_1_n_0\
    );
\StopTime_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(18),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(18),
      O => \StopTime_Second_DatReg[18]_i_1_n_0\
    );
\StopTime_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(19),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(19),
      O => \StopTime_Second_DatReg[19]_i_1_n_0\
    );
\StopTime_Second_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[17]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[17]\,
      O => \StopTime_Second_DatReg[19]_i_10_n_0\
    );
\StopTime_Second_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[16]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[16]\,
      O => \StopTime_Second_DatReg[19]_i_11_n_0\
    );
\StopTime_Second_DatReg[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[19]\,
      I1 => Period_Second_DatReg(19),
      O => \StopTime_Second_DatReg[19]_i_4_n_0\
    );
\StopTime_Second_DatReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[18]\,
      I1 => Period_Second_DatReg(18),
      O => \StopTime_Second_DatReg[19]_i_5_n_0\
    );
\StopTime_Second_DatReg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[17]\,
      I1 => Period_Second_DatReg(17),
      O => \StopTime_Second_DatReg[19]_i_6_n_0\
    );
\StopTime_Second_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[16]\,
      I1 => Period_Second_DatReg(16),
      O => \StopTime_Second_DatReg[19]_i_7_n_0\
    );
\StopTime_Second_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[19]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[19]\,
      O => \StopTime_Second_DatReg[19]_i_8_n_0\
    );
\StopTime_Second_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[18]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[18]\,
      O => \StopTime_Second_DatReg[19]_i_9_n_0\
    );
\StopTime_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(1),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(1),
      O => \StopTime_Second_DatReg[1]_i_1_n_0\
    );
\StopTime_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(20),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(20),
      O => \StopTime_Second_DatReg[20]_i_1_n_0\
    );
\StopTime_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(21),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(21),
      O => \StopTime_Second_DatReg[21]_i_1_n_0\
    );
\StopTime_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(22),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(22),
      O => \StopTime_Second_DatReg[22]_i_1_n_0\
    );
\StopTime_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(23),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(23),
      O => \StopTime_Second_DatReg[23]_i_1_n_0\
    );
\StopTime_Second_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[21]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[21]\,
      O => \StopTime_Second_DatReg[23]_i_10_n_0\
    );
\StopTime_Second_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[20]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[20]\,
      O => \StopTime_Second_DatReg[23]_i_11_n_0\
    );
\StopTime_Second_DatReg[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[23]\,
      I1 => Period_Second_DatReg(23),
      O => \StopTime_Second_DatReg[23]_i_4_n_0\
    );
\StopTime_Second_DatReg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[22]\,
      I1 => Period_Second_DatReg(22),
      O => \StopTime_Second_DatReg[23]_i_5_n_0\
    );
\StopTime_Second_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[21]\,
      I1 => Period_Second_DatReg(21),
      O => \StopTime_Second_DatReg[23]_i_6_n_0\
    );
\StopTime_Second_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[20]\,
      I1 => Period_Second_DatReg(20),
      O => \StopTime_Second_DatReg[23]_i_7_n_0\
    );
\StopTime_Second_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[23]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[23]\,
      O => \StopTime_Second_DatReg[23]_i_8_n_0\
    );
\StopTime_Second_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[22]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[22]\,
      O => \StopTime_Second_DatReg[23]_i_9_n_0\
    );
\StopTime_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(24),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(24),
      O => \StopTime_Second_DatReg[24]_i_1_n_0\
    );
\StopTime_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(25),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(25),
      O => \StopTime_Second_DatReg[25]_i_1_n_0\
    );
\StopTime_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(26),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(26),
      O => \StopTime_Second_DatReg[26]_i_1_n_0\
    );
\StopTime_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(27),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(27),
      O => \StopTime_Second_DatReg[27]_i_1_n_0\
    );
\StopTime_Second_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[25]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[25]\,
      O => \StopTime_Second_DatReg[27]_i_10_n_0\
    );
\StopTime_Second_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[24]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[24]\,
      O => \StopTime_Second_DatReg[27]_i_11_n_0\
    );
\StopTime_Second_DatReg[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[27]\,
      I1 => Period_Second_DatReg(27),
      O => \StopTime_Second_DatReg[27]_i_4_n_0\
    );
\StopTime_Second_DatReg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[26]\,
      I1 => Period_Second_DatReg(26),
      O => \StopTime_Second_DatReg[27]_i_5_n_0\
    );
\StopTime_Second_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[25]\,
      I1 => Period_Second_DatReg(25),
      O => \StopTime_Second_DatReg[27]_i_6_n_0\
    );
\StopTime_Second_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[24]\,
      I1 => Period_Second_DatReg(24),
      O => \StopTime_Second_DatReg[27]_i_7_n_0\
    );
\StopTime_Second_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[27]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[27]\,
      O => \StopTime_Second_DatReg[27]_i_8_n_0\
    );
\StopTime_Second_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[26]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[26]\,
      O => \StopTime_Second_DatReg[27]_i_9_n_0\
    );
\StopTime_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(28),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(28),
      O => \StopTime_Second_DatReg[28]_i_1_n_0\
    );
\StopTime_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(29),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(29),
      O => \StopTime_Second_DatReg[29]_i_1_n_0\
    );
\StopTime_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(2),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(2),
      O => \StopTime_Second_DatReg[2]_i_1_n_0\
    );
\StopTime_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(30),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(30),
      O => \StopTime_Second_DatReg[30]_i_1_n_0\
    );
\StopTime_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(31),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(31),
      O => \StopTime_Second_DatReg[31]_i_1_n_0\
    );
\StopTime_Second_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[29]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[29]\,
      O => \StopTime_Second_DatReg[31]_i_10_n_0\
    );
\StopTime_Second_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[28]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[28]\,
      O => \StopTime_Second_DatReg[31]_i_11_n_0\
    );
\StopTime_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[31]\,
      I1 => Period_Second_DatReg(31),
      O => \StopTime_Second_DatReg[31]_i_4_n_0\
    );
\StopTime_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[30]\,
      I1 => Period_Second_DatReg(30),
      O => \StopTime_Second_DatReg[31]_i_5_n_0\
    );
\StopTime_Second_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[29]\,
      I1 => Period_Second_DatReg(29),
      O => \StopTime_Second_DatReg[31]_i_6_n_0\
    );
\StopTime_Second_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[28]\,
      I1 => Period_Second_DatReg(28),
      O => \StopTime_Second_DatReg[31]_i_7_n_0\
    );
\StopTime_Second_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[31]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[31]\,
      O => \StopTime_Second_DatReg[31]_i_8_n_0\
    );
\StopTime_Second_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[30]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[30]\,
      O => \StopTime_Second_DatReg[31]_i_9_n_0\
    );
\StopTime_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(3),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(3),
      O => \StopTime_Second_DatReg[3]_i_1_n_0\
    );
\StopTime_Second_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[1]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[1]\,
      O => \StopTime_Second_DatReg[3]_i_10_n_0\
    );
\StopTime_Second_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StopTime_Second_DatReg[3]_i_13_n_0\,
      O => \StopTime_Second_DatReg[3]_i_11_n_0\
    );
\StopTime_Second_DatReg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100001110"
    )
        port map (
      I0 => \^stoptime_nanosecond_datreg_reg[30]_0\(1),
      I1 => \^stoptime_nanosecond_datreg_reg[30]_0\(0),
      I2 => \StopTime_Second_DatReg[3]_i_14_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_46_n_0\,
      I4 => \StopTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I5 => \StopTime_Nanosecond_DatReg[31]_i_13_n_0\,
      O => \StopTime_Second_DatReg[3]_i_12_n_0\
    );
\StopTime_Second_DatReg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100001110"
    )
        port map (
      I0 => \^starttime_nanosecond_datreg_reg[30]_0\(1),
      I1 => \^starttime_nanosecond_datreg_reg[30]_0\(0),
      I2 => \StopTime_Second_DatReg[3]_i_15_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_56_n_0\,
      I4 => L0_out(26),
      I5 => \StopTime_Nanosecond_DatReg[31]_i_17_n_0\,
      O => \StopTime_Second_DatReg[3]_i_13_n_0\
    );
\StopTime_Second_DatReg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110101000"
    )
        port map (
      I0 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      I1 => \StopTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      I2 => \StopTime_Nanosecond_DatReg[31]_i_50_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_49_n_0\,
      I4 => \StopTime_Nanosecond_DatReg[31]_i_48_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[31]_i_47_n_0\,
      O => \StopTime_Second_DatReg[3]_i_14_n_0\
    );
\StopTime_Second_DatReg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110101000"
    )
        port map (
      I0 => L0_out(22),
      I1 => L0_out(21),
      I2 => \StopTime_Nanosecond_DatReg[31]_i_60_n_0\,
      I3 => \StopTime_Nanosecond_DatReg[31]_i_59_n_0\,
      I4 => \StopTime_Nanosecond_DatReg[31]_i_58_n_0\,
      I5 => \StopTime_Nanosecond_DatReg[31]_i_57_n_0\,
      O => \StopTime_Second_DatReg[3]_i_15_n_0\
    );
\StopTime_Second_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[3]\,
      I1 => Period_Second_DatReg(3),
      O => \StopTime_Second_DatReg[3]_i_4_n_0\
    );
\StopTime_Second_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[2]\,
      I1 => Period_Second_DatReg(2),
      O => \StopTime_Second_DatReg[3]_i_5_n_0\
    );
\StopTime_Second_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[1]\,
      I1 => Period_Second_DatReg(1),
      O => \StopTime_Second_DatReg[3]_i_6_n_0\
    );
\StopTime_Second_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[0]\,
      I1 => \StopTime_Second_DatReg[3]_i_12_n_0\,
      O => \StopTime_Second_DatReg[3]_i_7_n_0\
    );
\StopTime_Second_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[3]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[3]\,
      O => \StopTime_Second_DatReg[3]_i_8_n_0\
    );
\StopTime_Second_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[2]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[2]\,
      O => \StopTime_Second_DatReg[3]_i_9_n_0\
    );
\StopTime_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(4),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(4),
      O => \StopTime_Second_DatReg[4]_i_1_n_0\
    );
\StopTime_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(5),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(5),
      O => \StopTime_Second_DatReg[5]_i_1_n_0\
    );
\StopTime_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(6),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(6),
      O => \StopTime_Second_DatReg[6]_i_1_n_0\
    );
\StopTime_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(7),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(7),
      O => \StopTime_Second_DatReg[7]_i_1_n_0\
    );
\StopTime_Second_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[5]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[5]\,
      O => \StopTime_Second_DatReg[7]_i_10_n_0\
    );
\StopTime_Second_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[4]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[4]\,
      O => \StopTime_Second_DatReg[7]_i_11_n_0\
    );
\StopTime_Second_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[7]\,
      I1 => Period_Second_DatReg(7),
      O => \StopTime_Second_DatReg[7]_i_4_n_0\
    );
\StopTime_Second_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[6]\,
      I1 => Period_Second_DatReg(6),
      O => \StopTime_Second_DatReg[7]_i_5_n_0\
    );
\StopTime_Second_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[5]\,
      I1 => Period_Second_DatReg(5),
      O => \StopTime_Second_DatReg[7]_i_6_n_0\
    );
\StopTime_Second_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StopTime_Second_DatReg_reg_n_0_[4]\,
      I1 => Period_Second_DatReg(4),
      O => \StopTime_Second_DatReg[7]_i_7_n_0\
    );
\StopTime_Second_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[7]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[7]\,
      O => \StopTime_Second_DatReg[7]_i_8_n_0\
    );
\StopTime_Second_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \StartTime_Second_DatReg_reg_n_0_[6]\,
      I1 => \PulseWidth_Second_DatReg_reg_n_0_[6]\,
      O => \StopTime_Second_DatReg[7]_i_9_n_0\
    );
\StopTime_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(8),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(8),
      O => \StopTime_Second_DatReg[8]_i_1_n_0\
    );
\StopTime_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \StopTime_Second_DatReg__0\(9),
      I1 => SigGenState_StaReg(1),
      I2 => StopTime_Second_DatReg0_in(9),
      O => \StopTime_Second_DatReg[9]_i_1_n_0\
    );
\StopTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[0]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[0]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[10]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[10]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[11]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[11]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[11]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[10]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[9]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(11 downto 8),
      S(3) => \StopTime_Second_DatReg[11]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[11]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[11]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[11]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[7]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[11]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[10]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[9]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(11 downto 8),
      S(3) => \StopTime_Second_DatReg[11]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[11]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[11]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[11]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[12]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[12]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[13]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[13]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[14]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[14]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[15]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[15]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[15]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[14]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[13]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(15 downto 12),
      S(3) => \StopTime_Second_DatReg[15]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[15]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[15]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[15]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[15]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[14]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[13]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(15 downto 12),
      S(3) => \StopTime_Second_DatReg[15]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[15]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[15]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[15]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[16]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[16]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[17]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[17]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[18]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[18]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[19]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[19]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[19]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[18]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[17]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(19 downto 16),
      S(3) => \StopTime_Second_DatReg[19]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[19]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[19]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[19]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[19]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[18]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[17]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(19 downto 16),
      S(3) => \StopTime_Second_DatReg[19]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[19]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[19]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[19]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[1]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[1]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[20]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[20]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[21]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[21]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[22]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[22]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[23]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[23]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[23]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[22]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(23 downto 20),
      S(3) => \StopTime_Second_DatReg[23]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[23]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[23]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[23]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[23]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[22]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(23 downto 20),
      S(3) => \StopTime_Second_DatReg[23]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[23]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[23]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[23]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[24]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[24]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[25]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[25]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[26]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[26]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[27]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[27]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[27]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[26]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[25]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(27 downto 24),
      S(3) => \StopTime_Second_DatReg[27]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[27]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[27]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[27]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[27]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[26]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[25]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(27 downto 24),
      S(3) => \StopTime_Second_DatReg[27]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[27]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[27]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[27]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[28]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[28]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[29]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[29]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[2]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[2]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[30]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[30]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[31]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[31]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_StopTime_Second_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Second_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[30]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[29]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(31 downto 28),
      S(3) => \StopTime_Second_DatReg[31]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[31]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[31]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[31]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_StopTime_Second_DatReg_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \StopTime_Second_DatReg_reg[31]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[31]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[30]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[29]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(31 downto 28),
      S(3) => \StopTime_Second_DatReg[31]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[31]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[31]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[31]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[3]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[3]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Second_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[3]_i_2_n_3\,
      CYINIT => Period_Second_DatReg(0),
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[3]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[2]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[1]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(3 downto 0),
      S(3) => \StopTime_Second_DatReg[3]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[3]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[3]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[3]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StopTime_Second_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[3]_i_3_n_3\,
      CYINIT => \PulseWidth_Second_DatReg_reg_n_0_[0]\,
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[3]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[2]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[1]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(3 downto 0),
      S(3) => \StopTime_Second_DatReg[3]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[3]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[3]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[3]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[4]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[4]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[5]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[5]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[6]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[6]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[7]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[7]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \StopTime_Second_DatReg_reg_n_0_[7]\,
      DI(2) => \StopTime_Second_DatReg_reg_n_0_[6]\,
      DI(1) => \StopTime_Second_DatReg_reg_n_0_[5]\,
      DI(0) => \StopTime_Second_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => \StopTime_Second_DatReg__0\(7 downto 4),
      S(3) => \StopTime_Second_DatReg[7]_i_4_n_0\,
      S(2) => \StopTime_Second_DatReg[7]_i_5_n_0\,
      S(1) => \StopTime_Second_DatReg[7]_i_6_n_0\,
      S(0) => \StopTime_Second_DatReg[7]_i_7_n_0\
    );
\StopTime_Second_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \StopTime_Second_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \StopTime_Second_DatReg_reg[7]_i_3_n_0\,
      CO(2) => \StopTime_Second_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \StopTime_Second_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \StopTime_Second_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \StartTime_Second_DatReg_reg_n_0_[7]\,
      DI(2) => \StartTime_Second_DatReg_reg_n_0_[6]\,
      DI(1) => \StartTime_Second_DatReg_reg_n_0_[5]\,
      DI(0) => \StartTime_Second_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => StopTime_Second_DatReg0_in(7 downto 4),
      S(3) => \StopTime_Second_DatReg[7]_i_8_n_0\,
      S(2) => \StopTime_Second_DatReg[7]_i_9_n_0\,
      S(1) => \StopTime_Second_DatReg[7]_i_10_n_0\,
      S(0) => \StopTime_Second_DatReg[7]_i_11_n_0\
    );
\StopTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[8]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[8]\,
      R => '0'
    );
\StopTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => SysClk_ClkIn,
      CE => StopTime_Nanosecond_DatReg0,
      D => \StopTime_Second_DatReg[9]_i_1_n_0\,
      Q => \StopTime_Second_DatReg_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_TC_SignalGenerator_2_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of TimeCard_TC_SignalGenerator_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of TimeCard_TC_SignalGenerator_2_0 : entity is "TimeCard_TC_SignalGenerator_2_0,SignalGenerator,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of TimeCard_TC_SignalGenerator_2_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of TimeCard_TC_SignalGenerator_2_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of TimeCard_TC_SignalGenerator_2_0 : entity is "SignalGenerator,Vivado 2022.1";
end TimeCard_TC_SignalGenerator_2_0;

architecture STRUCTURE of TimeCard_TC_SignalGenerator_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ClockTime_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal L0_out : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \StopTime_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \StopTime_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_12 : STD_LOGIC;
  signal U0_n_13 : STD_LOGIC;
  signal U0_n_14 : STD_LOGIC;
  signal U0_n_15 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_24 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[31]_i_6\ : label is 35;
  attribute x_interface_info : string;
  attribute x_interface_info of AxiReadAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARREADY";
  attribute x_interface_info of AxiReadAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARVALID";
  attribute x_interface_info of AxiReadDataReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RREADY";
  attribute x_interface_info of AxiReadDataValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RVALID";
  attribute x_interface_info of AxiWriteAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWREADY";
  attribute x_interface_info of AxiWriteAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of AxiWriteAddrValid_ValIn : signal is "XIL_INTERFACENAME axi4l_slave, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of AxiWriteDataReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WREADY";
  attribute x_interface_info of AxiWriteDataValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WVALID";
  attribute x_interface_info of AxiWriteRespReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BREADY";
  attribute x_interface_info of AxiWriteRespValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BVALID";
  attribute x_interface_info of ClockTime_TimeJump_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in TimeJump";
  attribute x_interface_info of ClockTime_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Valid";
  attribute x_interface_info of Irq_EvtOut : signal is "xilinx.com:signal:interrupt:1.0 Irq_EvtOut INTERRUPT";
  attribute x_interface_parameter of Irq_EvtOut : signal is "XIL_INTERFACENAME Irq_EvtOut, SENSITIVITY EDGE_RISING, PORTWIDTH 1";
  attribute x_interface_info of SignalGenerator_EvtOut : signal is "xilinx.com:signal:data:1.0 SignalGenerator_EvtOut DATA";
  attribute x_interface_parameter of SignalGenerator_EvtOut : signal is "XIL_INTERFACENAME SignalGenerator_EvtOut, LAYERED_METADATA undef";
  attribute x_interface_info of SysClkNx_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClkNx_ClkIn CLK";
  attribute x_interface_parameter of SysClkNx_ClkIn : signal is "XIL_INTERFACENAME SysClkNx_ClkIn, ASSOCIATED_BUSIF SignalGenerator_EvtOut, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysClk_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClk_ClkIn CLK";
  attribute x_interface_parameter of SysClk_ClkIn : signal is "XIL_INTERFACENAME SysClk_ClkIn, ASSOCIATED_BUSIF axi4l_slave:time_in:Irq_EvtOut, ASSOCIATED_RESET SysRstN_RstIn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysRstN_RstIn : signal is "xilinx.com:signal:reset:1.0 SysRstN_RstIn RST";
  attribute x_interface_parameter of SysRstN_RstIn : signal is "XIL_INTERFACENAME SysRstN_RstIn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of AxiReadAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARADDR";
  attribute x_interface_info of AxiReadAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARPROT";
  attribute x_interface_info of AxiReadDataData_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RDATA";
  attribute x_interface_info of AxiReadDataResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RRESP";
  attribute x_interface_info of AxiWriteAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWADDR";
  attribute x_interface_info of AxiWriteAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWPROT";
  attribute x_interface_info of AxiWriteDataData_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WDATA";
  attribute x_interface_info of AxiWriteDataStrobe_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WSTRB";
  attribute x_interface_info of AxiWriteRespResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BRESP";
  attribute x_interface_info of ClockTime_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Nanosecond";
  attribute x_interface_info of ClockTime_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Second";
begin
  AxiReadDataResponse_DatOut(1) <= \^axireaddataresponse_datout\(1);
  AxiReadDataResponse_DatOut(0) <= \<const0>\;
  AxiWriteRespResponse_DatOut(1) <= \^axiwriterespresponse_datout\(1);
  AxiWriteRespResponse_DatOut(0) <= \<const0>\;
\ClockTime_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_7,
      O => \ClockTime_Nanosecond_DatReg[11]_i_8_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_8,
      O => \ClockTime_Nanosecond_DatReg[11]_i_9_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_16,
      O => \ClockTime_Nanosecond_DatReg[15]_i_8_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_17,
      O => \ClockTime_Nanosecond_DatReg[15]_i_9_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_19,
      O => \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_21,
      O => \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_23,
      O => \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_24,
      O => \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_27,
      O => \ClockTime_Nanosecond_DatReg[27]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_10,
      O => \ClockTime_Nanosecond_DatReg[31]_i_8_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_11,
      O => \ClockTime_Nanosecond_DatReg[31]_i_9_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => U0_n_7,
      DI(1) => U0_n_8,
      DI(0) => '0',
      O(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      S(3) => U0_n_6,
      S(2) => \ClockTime_Nanosecond_DatReg[11]_i_8_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[11]_i_9_n_0\,
      S(0) => U0_n_9
    );
\ClockTime_Nanosecond_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => U0_n_16,
      DI(0) => U0_n_17,
      O(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      S(3) => U0_n_14,
      S(2) => U0_n_15,
      S(1) => \ClockTime_Nanosecond_DatReg[15]_i_8_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[15]_i_9_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => U0_n_19,
      DI(1) => '0',
      DI(0) => U0_n_21,
      O(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      S(3) => U0_n_18,
      S(2) => \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\,
      S(1) => U0_n_20,
      S(0) => \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => U0_n_23,
      DI(1) => U0_n_24,
      DI(0) => '0',
      O(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      S(3) => U0_n_22,
      S(2) => \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\,
      S(0) => U0_n_25
    );
\ClockTime_Nanosecond_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => U0_n_27,
      DI(1 downto 0) => B"00",
      O(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_7\,
      S(3) => U0_n_26,
      S(2) => \ClockTime_Nanosecond_DatReg[27]_i_3_n_0\,
      S(1) => U0_n_28,
      S(0) => U0_n_29
    );
\ClockTime_Nanosecond_DatReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => U0_n_11,
      DI(1 downto 0) => B"00",
      O(3) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_7\,
      S(3) => \ClockTime_Nanosecond_DatReg[31]_i_8_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[31]_i_9_n_0\,
      S(1) => U0_n_12,
      S(0) => U0_n_13
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\StopTime_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_32,
      O => \StopTime_Nanosecond_DatReg[31]_i_15_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_33,
      O => \StopTime_Nanosecond_DatReg[31]_i_16_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(31),
      O => \StopTime_Nanosecond_DatReg[31]_i_22_n_0\
    );
\StopTime_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L0_out(30),
      O => \StopTime_Nanosecond_DatReg[31]_i_23_n_0\
    );
U0: entity work.TimeCard_TC_SignalGenerator_2_0_SignalGenerator
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => AxiReadAddrAddress_AdrIn(15 downto 0),
      AxiReadAddrReady_RdyReg_reg_0 => AxiReadAddrReady_RdyOut,
      AxiReadAddrValid_ValIn => AxiReadAddrValid_ValIn,
      AxiReadDataData_DatOut(31 downto 0) => AxiReadDataData_DatOut(31 downto 0),
      AxiReadDataReady_RdyIn => AxiReadDataReady_RdyIn,
      AxiReadDataResponse_DatOut(0) => \^axireaddataresponse_datout\(1),
      AxiReadDataValid_ValOut => AxiReadDataValid_ValOut,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => AxiWriteAddrAddress_AdrIn(15 downto 0),
      AxiWriteAddrReady_RdyReg_reg_0 => AxiWriteAddrReady_RdyOut,
      AxiWriteAddrValid_ValIn => AxiWriteAddrValid_ValIn,
      AxiWriteDataData_DatIn(31 downto 0) => AxiWriteDataData_DatIn(31 downto 0),
      AxiWriteDataReady_RdyReg_reg_0 => AxiWriteDataReady_RdyOut,
      AxiWriteDataValid_ValIn => AxiWriteDataValid_ValIn,
      AxiWriteRespReady_RdyIn => AxiWriteRespReady_RdyIn,
      AxiWriteRespResponse_DatOut(0) => \^axiwriterespresponse_datout\(1),
      AxiWriteRespValid_ValOut => AxiWriteRespValid_ValOut,
      ClockTime_Nanosecond_DatIn(31 downto 0) => ClockTime_Nanosecond_DatIn(31 downto 0),
      \ClockTime_Nanosecond_DatIn[15]\(3) => U0_n_14,
      \ClockTime_Nanosecond_DatIn[15]\(2) => U0_n_15,
      \ClockTime_Nanosecond_DatIn[15]\(1) => U0_n_16,
      \ClockTime_Nanosecond_DatIn[15]\(0) => U0_n_17,
      \ClockTime_Nanosecond_DatIn[19]\(3) => U0_n_18,
      \ClockTime_Nanosecond_DatIn[19]\(2) => U0_n_19,
      \ClockTime_Nanosecond_DatIn[19]\(1) => U0_n_20,
      \ClockTime_Nanosecond_DatIn[19]\(0) => U0_n_21,
      \ClockTime_Nanosecond_DatIn[23]\(3) => U0_n_22,
      \ClockTime_Nanosecond_DatIn[23]\(2) => U0_n_23,
      \ClockTime_Nanosecond_DatIn[23]\(1) => U0_n_24,
      \ClockTime_Nanosecond_DatIn[23]\(0) => U0_n_25,
      \ClockTime_Nanosecond_DatIn[27]\(3) => U0_n_26,
      \ClockTime_Nanosecond_DatIn[27]\(2) => U0_n_27,
      \ClockTime_Nanosecond_DatIn[27]\(1) => U0_n_28,
      \ClockTime_Nanosecond_DatIn[27]\(0) => U0_n_29,
      \ClockTime_Nanosecond_DatIn[31]\(3) => U0_n_10,
      \ClockTime_Nanosecond_DatIn[31]\(2) => U0_n_11,
      \ClockTime_Nanosecond_DatIn[31]\(1) => U0_n_12,
      \ClockTime_Nanosecond_DatIn[31]\(0) => U0_n_13,
      \ClockTime_Nanosecond_DatReg_reg[11]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[11]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[11]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[11]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      \ClockTime_Nanosecond_DatReg_reg[15]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[15]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[15]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[15]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      \ClockTime_Nanosecond_DatReg_reg[19]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[19]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[19]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[19]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      \ClockTime_Nanosecond_DatReg_reg[23]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[23]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[23]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[23]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      \ClockTime_Nanosecond_DatReg_reg[27]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[27]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[27]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[27]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_7\,
      \ClockTime_Nanosecond_DatReg_reg[31]_0\(3) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_4\,
      \ClockTime_Nanosecond_DatReg_reg[31]_0\(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_5\,
      \ClockTime_Nanosecond_DatReg_reg[31]_0\(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_6\,
      \ClockTime_Nanosecond_DatReg_reg[31]_0\(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_6_n_7\,
      ClockTime_Second_DatIn(31 downto 0) => ClockTime_Second_DatIn(31 downto 0),
      ClockTime_TimeJump_DatIn => ClockTime_TimeJump_DatIn,
      ClockTime_ValIn => ClockTime_ValIn,
      Irq_EvtOut => Irq_EvtOut,
      O(3) => U0_n_6,
      O(2) => U0_n_7,
      O(1) => U0_n_8,
      O(0) => U0_n_9,
      S(1) => \StopTime_Nanosecond_DatReg[31]_i_15_n_0\,
      S(0) => \StopTime_Nanosecond_DatReg[31]_i_16_n_0\,
      SignalGenerator_EvtOut => SignalGenerator_EvtOut,
      \StartTime_Nanosecond_DatReg_reg[30]_0\(1 downto 0) => L0_out(31 downto 30),
      \StopTime_Nanosecond_DatReg_reg[30]_0\(1) => U0_n_32,
      \StopTime_Nanosecond_DatReg_reg[30]_0\(0) => U0_n_33,
      \StopTime_Nanosecond_DatReg_reg[31]_0\(1) => \StopTime_Nanosecond_DatReg[31]_i_22_n_0\,
      \StopTime_Nanosecond_DatReg_reg[31]_0\(0) => \StopTime_Nanosecond_DatReg[31]_i_23_n_0\,
      SysClkNx_ClkIn => SysClkNx_ClkIn,
      SysClk_ClkIn => SysClk_ClkIn,
      SysRstN_RstIn => SysRstN_RstIn
    );
end STRUCTURE;
