Timing Analyzer report for quartus_compile
Wed Apr  5 01:49:51 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -3.696 (VIOLATED)
           28. Path #2: Setup slack is -3.691 (VIOLATED)
           29. Path #3: Setup slack is -3.691 (VIOLATED)
           30. Path #4: Setup slack is -3.679 (VIOLATED)
           31. Path #5: Setup slack is -3.668 (VIOLATED)
           32. Path #6: Setup slack is -3.665 (VIOLATED)
           33. Path #7: Setup slack is -3.665 (VIOLATED)
           34. Path #8: Setup slack is -3.653 (VIOLATED)
           35. Path #9: Setup slack is -3.653 (VIOLATED)
           36. Path #10: Setup slack is -3.648 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.019 
           40. Path #2: Hold slack is 0.020 
           41. Path #3: Hold slack is 0.020 
           42. Path #4: Hold slack is 0.021 
           43. Path #5: Hold slack is 0.021 
           44. Path #6: Hold slack is 0.021 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -3.864 (VIOLATED)
           52. Path #2: Recovery slack is -3.859 (VIOLATED)
           53. Path #3: Recovery slack is -3.858 (VIOLATED)
           54. Path #4: Recovery slack is -3.853 (VIOLATED)
           55. Path #5: Recovery slack is -3.850 (VIOLATED)
           56. Path #6: Recovery slack is -3.847 (VIOLATED)
           57. Path #7: Recovery slack is -3.707 (VIOLATED)
           58. Path #8: Recovery slack is -3.703 (VIOLATED)
           59. Path #9: Recovery slack is -3.654 (VIOLATED)
           60. Path #10: Recovery slack is -3.650 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.108 
           64. Path #2: Removal slack is 0.109 
           65. Path #3: Removal slack is 0.109 
           66. Path #4: Removal slack is 0.109 
           67. Path #5: Removal slack is 0.110 
           68. Path #6: Removal slack is 0.111 
           69. Path #7: Removal slack is 0.111 
           70. Path #8: Removal slack is 0.111 
           71. Path #9: Removal slack is 0.117 
           72. Path #10: Removal slack is 0.120 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 01:49:49 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/3mm/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 212.95 MHz ; 212.95 MHz      ; clock      ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -3.696 ; -10031.644    ; 8746               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.019 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -3.864 ; -12354.470    ; 3651               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.108 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -930.828      ; 1865               ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 118
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 3.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 118
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 0.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0151 years or 4.76e+05 seconds.
Typical MTBF of Design is 0.144 years or 4.55e+06 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 118
Number of Synchronizer Chains Found With Unsafe MTBF: 15
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.377 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 2.1 years or 6.62e+07 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 118
Number of Synchronizer Chains Found With Unsafe MTBF: 112
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.707 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 36674    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -3.696           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 35481    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.019            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4828     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -3.864           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4828     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.108            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.696 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.696 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                ; clock        ; clock       ; 1.000        ; -0.106     ; 4.608      ; Slow 900mV 100C Model           ;
; -3.691 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                ; clock        ; clock       ; 1.000        ; -0.106     ; 4.603      ; Slow 900mV 100C Model           ;
; -3.691 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                ; clock        ; clock       ; 1.000        ; -0.106     ; 4.603      ; Slow 900mV 100C Model           ;
; -3.679 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                ; clock        ; clock       ; 1.000        ; -0.107     ; 4.588      ; Slow 900mV 100C Model           ;
; -3.668 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                ; clock        ; clock       ; 1.000        ; -0.106     ; 4.580      ; Slow 900mV 100C Model           ;
; -3.665 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ; clock        ; clock       ; 1.000        ; -0.129     ; 4.843      ; Slow 900mV 100C Model           ;
; -3.665 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ; clock        ; clock       ; 1.000        ; -0.129     ; 4.843      ; Slow 900mV 100C Model           ;
; -3.653 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59] ; clock        ; clock       ; 1.000        ; -0.129     ; 4.831      ; Slow 900mV 100C Model           ;
; -3.653 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59] ; clock        ; clock       ; 1.000        ; -0.129     ; 4.831      ; Slow 900mV 100C Model           ;
; -3.648 ; kernel_3mm_start_reg[0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ; clock        ; clock       ; 1.000        ; -0.130     ; 4.839      ; Slow 900mV -40C Model           ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -3.696 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.682                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.986                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.696 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.336       ; 51         ; 0.000 ; 0.741 ;
;    Cell                ;        ; 17    ; 2.076       ; 45         ; 0.000 ; 0.435 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.990 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.682   ; 4.608   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.270 ;   0.196 ; RR ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.370 ;   0.100 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.111 ;   0.741 ; RR ; IC     ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|datad                  ;
;   5.232 ;   0.121 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|combout                ;
;   5.237 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN~la_lab/laboutt[15]     ;
;   5.562 ;   0.325 ; RR ; IC     ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|datac               ;
;   5.701 ;   0.139 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|combout             ;
;   5.706 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31~la_mlab/laboutb[12] ;
;   6.011 ;   0.305 ; RR ; IC     ; 2      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|datad                                                                                                                                             ;
;   6.430 ;   0.419 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|cout                                                                                                                                              ;
;   6.442 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~41|cin                                                                                                                                               ;
;   6.606 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y115_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~117|cout                                                                                                                                             ;
;   6.618 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y114_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~121|cin                                                                                                                                              ;
;   6.782 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y114_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~197|cout                                                                                                                                             ;
;   6.794 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X125_Y113_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~201|cin                                                                                                                                              ;
;   6.897 ;   0.103 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N3  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~205|cout                                                                                                                                             ;
;   6.897 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X125_Y113_N6  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~209|cin                                                                                                                                              ;
;   7.111 ;   0.214 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N9  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~213|sumout                                                                                                                                           ;
;   7.117 ;   0.006 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N9  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~213~la_mlab/laboutt[7]                                                                                                                               ;
;   7.675 ;   0.558 ; FF ; IC     ; 4      ; LABCELL_X124_Y114_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~213|datad                                                                                                                                            ;
;   8.110 ;   0.435 ; FR ; CELL   ; 2      ; LABCELL_X124_Y114_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~237|cin                                                                                                                                              ;
;   8.306 ;   0.196 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241|sumout                                                                                                                                           ;
;   8.311 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241~la_lab/laboutb[3]                                                                                                                                ;
;   8.682 ;   0.371 ; RR ; IC     ; 1      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                                                  ;
;   8.682 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 4.968   ; 3.968   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.322 ;   0.322 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.696 ;   0.374 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.696 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.696 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port         ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.686 ;   2.990 ; RR ; IC   ; 1      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.686 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.968 ;   0.282 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.986   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X123_Y115_N0 ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -3.691 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.677                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.986                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.691 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.603  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.356       ; 51         ; 0.000 ; 0.741 ;
;    Cell                ;        ; 19    ; 2.051       ; 45         ; 0.000 ; 0.432 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.990 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.677   ; 4.603   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.270 ;   0.196 ; RR ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.370 ;   0.100 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.111 ;   0.741 ; RR ; IC     ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|datad                  ;
;   5.232 ;   0.121 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|combout                ;
;   5.237 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN~la_lab/laboutt[15]     ;
;   5.562 ;   0.325 ; RR ; IC     ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|datac               ;
;   5.701 ;   0.139 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|combout             ;
;   5.706 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31~la_mlab/laboutb[12] ;
;   6.011 ;   0.305 ; RR ; IC     ; 2      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|datad                                                                                                                                             ;
;   6.430 ;   0.419 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|cout                                                                                                                                              ;
;   6.442 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~41|cin                                                                                                                                               ;
;   6.606 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y115_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~117|cout                                                                                                                                             ;
;   6.618 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y114_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~121|cin                                                                                                                                              ;
;   6.782 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y114_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~197|cout                                                                                                                                             ;
;   6.794 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X125_Y113_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~201|cin                                                                                                                                              ;
;   6.897 ;   0.103 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N3  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~205|cout                                                                                                                                             ;
;   6.897 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X125_Y113_N6  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~209|cin                                                                                                                                              ;
;   6.926 ;   0.029 ; FR ; CELL   ; 1      ; MLABCELL_X125_Y113_N9  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~213|cout                                                                                                                                             ;
;   6.926 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X125_Y113_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~217|cin                                                                                                                                              ;
;   7.089 ;   0.163 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y113_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~217|sumout                                                                                                                                           ;
;   7.095 ;   0.006 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~217~la_mlab/laboutt[9]                                                                                                                               ;
;   7.673 ;   0.578 ; FF ; IC     ; 3      ; LABCELL_X124_Y114_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~217|datad                                                                                                                                            ;
;   8.105 ;   0.432 ; FR ; CELL   ; 2      ; LABCELL_X124_Y114_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~237|cin                                                                                                                                              ;
;   8.301 ;   0.196 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241|sumout                                                                                                                                           ;
;   8.306 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241~la_lab/laboutb[3]                                                                                                                                ;
;   8.677 ;   0.371 ; RR ; IC     ; 1      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                                                  ;
;   8.677 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 4.968   ; 3.968   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.322 ;   0.322 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.696 ;   0.374 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.696 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.696 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port         ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.686 ;   2.990 ; RR ; IC   ; 1      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.686 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.968 ;   0.282 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.986   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X123_Y115_N0 ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -3.691 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.677                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.986                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.691 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.603  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.325       ; 51         ; 0.000 ; 0.741 ;
;    Cell                ;        ; 15    ; 2.082       ; 45         ; 0.000 ; 0.514 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.990 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.677   ; 4.603   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.270 ;   0.196 ; RR ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.370 ;   0.100 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.111 ;   0.741 ; RR ; IC     ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|datad                  ;
;   5.232 ;   0.121 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|combout                ;
;   5.237 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN~la_lab/laboutt[15]     ;
;   5.562 ;   0.325 ; RR ; IC     ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|datac               ;
;   5.701 ;   0.139 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|combout             ;
;   5.706 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31~la_mlab/laboutb[12] ;
;   6.011 ;   0.305 ; RR ; IC     ; 2      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|datad                                                                                                                                             ;
;   6.430 ;   0.419 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|cout                                                                                                                                              ;
;   6.442 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~41|cin                                                                                                                                               ;
;   6.606 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y115_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~117|cout                                                                                                                                             ;
;   6.618 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y114_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~121|cin                                                                                                                                              ;
;   6.782 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y114_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~197|cout                                                                                                                                             ;
;   6.794 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X125_Y113_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~201|cin                                                                                                                                              ;
;   7.038 ;   0.244 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~201|sumout                                                                                                                                           ;
;   7.044 ;   0.006 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y113_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~201~la_mlab/laboutt[1]                                                                                                                               ;
;   7.591 ;   0.547 ; FF ; IC     ; 3      ; LABCELL_X124_Y114_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~201|dataf                                                                                                                                            ;
;   8.105 ;   0.514 ; FR ; CELL   ; 2      ; LABCELL_X124_Y114_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~237|cin                                                                                                                                              ;
;   8.301 ;   0.196 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241|sumout                                                                                                                                           ;
;   8.306 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241~la_lab/laboutb[3]                                                                                                                                ;
;   8.677 ;   0.371 ; RR ; IC     ; 1      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                                                  ;
;   8.677 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 4.968   ; 3.968   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.322 ;   0.322 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.696 ;   0.374 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.696 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.696 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port         ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.686 ;   2.990 ; RR ; IC   ; 1      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.686 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.968 ;   0.282 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.986   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X123_Y115_N0 ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -3.679 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.662                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.983                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.679 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.588  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 2.375       ; 52         ; 0.000 ; 0.741 ;
;    Cell                ;        ; 18    ; 2.017       ; 44         ; 0.000 ; 0.602 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 90         ; 0.000 ; 2.989 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.662   ; 4.588   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.270 ;   0.196 ; RR ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.370 ;   0.100 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.111 ;   0.741 ; RR ; IC     ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|datad                  ;
;   5.232 ;   0.121 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|combout                ;
;   5.237 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN~la_lab/laboutt[15]     ;
;   5.562 ;   0.325 ; RR ; IC     ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|datac               ;
;   5.701 ;   0.139 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|combout             ;
;   5.706 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31~la_mlab/laboutb[12] ;
;   6.011 ;   0.305 ; RR ; IC     ; 2      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|datad                                                                                                                                             ;
;   6.430 ;   0.419 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|cout                                                                                                                                              ;
;   6.442 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~41|cin                                                                                                                                               ;
;   6.606 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y115_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~117|cout                                                                                                                                             ;
;   6.618 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y114_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~121|cin                                                                                                                                              ;
;   6.721 ;   0.103 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y114_N3  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~125|cout                                                                                                                                             ;
;   6.721 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X125_Y114_N6  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~129|cin                                                                                                                                              ;
;   6.750 ;   0.029 ; FR ; CELL   ; 1      ; MLABCELL_X125_Y114_N9  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~133|cout                                                                                                                                             ;
;   6.750 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137|cin                                                                                                                                              ;
;   6.908 ;   0.158 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137|sumout                                                                                                                                           ;
;   6.914 ;   0.006 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137~la_mlab/laboutt[8]                                                                                                                               ;
;   7.277 ;   0.363 ; RR ; IC     ; 4      ; LABCELL_X124_Y115_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~137|dataa                                                                                                                                            ;
;   7.879 ;   0.602 ; RR ; CELL   ; 3      ; LABCELL_X124_Y115_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~157|cin                                                                                                                                              ;
;   8.041 ;   0.162 ; RF ; CELL   ; 1      ; LABCELL_X124_Y115_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~157|sumout                                                                                                                                           ;
;   8.045 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X124_Y115_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~157~la_lab/laboutb[0]                                                                                                                                ;
;   8.662 ;   0.617 ; FF ; IC     ; 1      ; MLABCELL_X123_Y116_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42|portadatain[0]                                                                                  ;
;   8.662 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X123_Y116_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 4.967   ; 3.967   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.322 ;   0.322 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.696 ;   0.374 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.696 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.696 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port          ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.685 ;   2.989 ; RR ; IC   ; 1      ; MLABCELL_X123_Y116_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42|clk0 ;
;   4.685 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X123_Y116_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0 ;
;   4.967 ;   0.282 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.983   ; 0.016   ;    ; uTsu ; 0      ; MLABCELL_X123_Y116_N57 ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -3.668 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 8.654                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.986                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -3.668 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.580  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.148       ; 47         ; 0.000 ; 0.741 ;
;    Cell                ;        ; 19    ; 2.236       ; 49         ; 0.000 ; 0.654 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.990 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8.654   ; 4.580   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.270 ;   0.196 ; RR ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.370 ;   0.100 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.370 ;   0.000 ; RR ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.111 ;   0.741 ; RR ; IC     ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|datad                  ;
;   5.232 ;   0.121 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN|combout                ;
;   5.237 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X126_Y114_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN~la_lab/laboutt[15]     ;
;   5.562 ;   0.325 ; RR ; IC     ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|datac               ;
;   5.701 ;   0.139 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31|combout             ;
;   5.706 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y118_N48 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm17|thei_llvm_fpga_ffwd_dest_p1024a10i32_a10541_kernel_3mm1|data_out[0]~4_RESYN_31~la_mlab/laboutb[12] ;
;   6.011 ;   0.305 ; RR ; IC     ; 2      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|datad                                                                                                                                             ;
;   6.430 ;   0.419 ; RF ; CELL   ; 1      ; MLABCELL_X125_Y116_N27 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~37|cout                                                                                                                                              ;
;   6.442 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~41|cin                                                                                                                                               ;
;   6.606 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y115_N57 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~117|cout                                                                                                                                             ;
;   6.618 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X125_Y114_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~121|cin                                                                                                                                              ;
;   6.721 ;   0.103 ; FF ; CELL   ; 1      ; MLABCELL_X125_Y114_N3  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~125|cout                                                                                                                                             ;
;   6.721 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X125_Y114_N6  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~129|cin                                                                                                                                              ;
;   6.750 ;   0.029 ; FR ; CELL   ; 1      ; MLABCELL_X125_Y114_N9  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~133|cout                                                                                                                                             ;
;   6.750 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137|cin                                                                                                                                              ;
;   6.908 ;   0.158 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137|sumout                                                                                                                                           ;
;   6.914 ;   0.006 ; RR ; CELL   ; 1      ; MLABCELL_X125_Y114_N12 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_40~137~la_mlab/laboutt[8]                                                                                                                               ;
;   7.277 ;   0.363 ; RR ; IC     ; 4      ; LABCELL_X124_Y115_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~137|dataa                                                                                                                                            ;
;   7.931 ;   0.654 ; RF ; CELL   ; 1      ; LABCELL_X124_Y115_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~193|cout                                                                                                                                             ;
;   7.950 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X124_Y114_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~197|cin                                                                                                                                              ;
;   8.082 ;   0.132 ; FR ; CELL   ; 2      ; LABCELL_X124_Y114_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~237|cin                                                                                                                                              ;
;   8.278 ;   0.196 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241|sumout                                                                                                                                           ;
;   8.283 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X124_Y114_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_kernel_3mms_c0_enter24127_kernel_3mm0_aunroll_x|add_41~241~la_lab/laboutb[3]                                                                                                                                ;
;   8.654 ;   0.371 ; RR ; IC     ; 1      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                                                  ;
;   8.654 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X123_Y115_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 4.968   ; 3.968   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.322 ;   0.322 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.696 ;   0.374 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.696 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   1.696 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port         ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   4.686 ;   2.990 ; RR ; IC   ; 1      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.686 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X123_Y115_N0 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.968 ;   0.282 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.986   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X123_Y115_N0 ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -3.665 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.917                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 5.252                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -3.665 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.843  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.070       ; 43         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 24    ; 2.577       ; 53         ; 0.000 ; 0.686 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.917   ; 4.843   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.270 ;   0.196 ; FF ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   4.339 ;   0.069 ; FF ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.655 ;   0.316 ; FF ; IC     ; 1      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datae                                                                                           ;
;   4.803 ;   0.148 ; FF ; CELL   ; 2      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                         ;
;   4.809 ;   0.006 ; FF ; CELL   ; 70     ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[3]                                                                              ;
;   5.922 ;   1.113 ; FF ; IC     ; 3      ; LABCELL_X126_Y123_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~5|dataa                                                                ;
;   6.608 ;   0.686 ; FF ; CELL   ; 1      ; LABCELL_X126_Y123_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~37|cout                                                                ;
;   6.627 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y122_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~41|cin                                                                 ;
;   6.801 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y122_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~77|cout                                                                ;
;   6.820 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y121_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~81|cin                                                                 ;
;   6.994 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~117|cout                                                               ;
;   7.013 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y120_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~121|cin                                                                ;
;   7.187 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y120_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~157|cout                                                               ;
;   7.206 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X126_Y119_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~161|cin                                                                ;
;   7.313 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~165|cout                                                               ;
;   7.313 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|cin                                                                ;
;   7.488 ;   0.175 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|sumout                                                             ;
;   7.492 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169~la_lab/laboutt[4]                                                  ;
;   8.038 ;   0.546 ; FF ; IC     ; 3      ; LABCELL_X127_Y121_N39  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~169|datad                                                              ;
;   8.522 ;   0.484 ; FF ; CELL   ; 1      ; LABCELL_X127_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~193|cout                                                               ;
;   8.541 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X127_Y120_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~197|cin                                                                ;
;   8.648 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~201|cout                                                               ;
;   8.648 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~205|cin                                                                ;
;   8.676 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~209|cout                                                               ;
;   8.676 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~213|cin                                                                ;
;   8.696 ;   0.020 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~217|cout                                                               ;
;   8.696 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~221|cin                                                                ;
;   8.725 ;   0.029 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~225|cout                                                               ;
;   8.725 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N24  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~229|cin                                                                ;
;   8.917 ;   0.192 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N27  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~233|sumout                                                             ;
;   8.917 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|d ;
;   8.917 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]   ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.945   ; 3.945   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.322 ;   0.322 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.696 ;   0.374 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.696 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   1.696 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.663 ;   2.967 ; RR ; IC     ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|clk ;
;   4.663 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
;   4.945 ;   0.282 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                    ;
; 5.252   ; 0.307   ;    ; uTsu   ; 1      ; FF_X127_Y120_N28    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -3.665 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.917                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 5.252                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -3.665 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.843  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.070       ; 43         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 24    ; 2.577       ; 53         ; 0.000 ; 0.686 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.917   ; 4.843   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.270 ;   0.196 ; FF ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   4.339 ;   0.069 ; FF ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.655 ;   0.316 ; FF ; IC     ; 1      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datae                                                                                           ;
;   4.803 ;   0.148 ; FF ; CELL   ; 2      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                         ;
;   4.809 ;   0.006 ; FF ; CELL   ; 70     ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[3]                                                                              ;
;   5.922 ;   1.113 ; FF ; IC     ; 4      ; LABCELL_X126_Y123_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~1|dataa                                                                ;
;   6.608 ;   0.686 ; FF ; CELL   ; 1      ; LABCELL_X126_Y123_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~37|cout                                                                ;
;   6.627 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y122_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~41|cin                                                                 ;
;   6.801 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y122_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~77|cout                                                                ;
;   6.820 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y121_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~81|cin                                                                 ;
;   6.994 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~117|cout                                                               ;
;   7.013 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y120_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~121|cin                                                                ;
;   7.187 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y120_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~157|cout                                                               ;
;   7.206 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X126_Y119_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~161|cin                                                                ;
;   7.313 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~165|cout                                                               ;
;   7.313 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|cin                                                                ;
;   7.488 ;   0.175 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|sumout                                                             ;
;   7.492 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169~la_lab/laboutt[4]                                                  ;
;   8.038 ;   0.546 ; FF ; IC     ; 3      ; LABCELL_X127_Y121_N39  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~169|datad                                                              ;
;   8.522 ;   0.484 ; FF ; CELL   ; 1      ; LABCELL_X127_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~193|cout                                                               ;
;   8.541 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X127_Y120_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~197|cin                                                                ;
;   8.648 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~201|cout                                                               ;
;   8.648 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~205|cin                                                                ;
;   8.676 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~209|cout                                                               ;
;   8.676 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~213|cin                                                                ;
;   8.696 ;   0.020 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~217|cout                                                               ;
;   8.696 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~221|cin                                                                ;
;   8.725 ;   0.029 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~225|cout                                                               ;
;   8.725 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N24  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~229|cin                                                                ;
;   8.917 ;   0.192 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N27  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~233|sumout                                                             ;
;   8.917 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|d ;
;   8.917 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]   ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.945   ; 3.945   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.322 ;   0.322 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.696 ;   0.374 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.696 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   1.696 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.663 ;   2.967 ; RR ; IC     ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|clk ;
;   4.663 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
;   4.945 ;   0.282 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                    ;
; 5.252   ; 0.307   ;    ; uTsu   ; 1      ; FF_X127_Y120_N28    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -3.653 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.905                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 5.252                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -3.653 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.831  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.070       ; 43         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 22    ; 2.565       ; 53         ; 0.000 ; 0.686 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.905   ; 4.831   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.270 ;   0.196 ; FF ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   4.339 ;   0.069 ; FF ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.655 ;   0.316 ; FF ; IC     ; 1      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datae                                                                                           ;
;   4.803 ;   0.148 ; FF ; CELL   ; 2      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                         ;
;   4.809 ;   0.006 ; FF ; CELL   ; 70     ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[3]                                                                              ;
;   5.922 ;   1.113 ; FF ; IC     ; 3      ; LABCELL_X126_Y123_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~5|dataa                                                                ;
;   6.608 ;   0.686 ; FF ; CELL   ; 1      ; LABCELL_X126_Y123_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~37|cout                                                                ;
;   6.627 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y122_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~41|cin                                                                 ;
;   6.801 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y122_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~77|cout                                                                ;
;   6.820 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y121_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~81|cin                                                                 ;
;   6.994 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~117|cout                                                               ;
;   7.013 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y120_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~121|cin                                                                ;
;   7.187 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y120_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~157|cout                                                               ;
;   7.206 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X126_Y119_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~161|cin                                                                ;
;   7.313 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~165|cout                                                               ;
;   7.313 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|cin                                                                ;
;   7.488 ;   0.175 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|sumout                                                             ;
;   7.492 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169~la_lab/laboutt[4]                                                  ;
;   8.038 ;   0.546 ; FF ; IC     ; 3      ; LABCELL_X127_Y121_N39  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~169|datad                                                              ;
;   8.522 ;   0.484 ; FF ; CELL   ; 1      ; LABCELL_X127_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~193|cout                                                               ;
;   8.541 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X127_Y120_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~197|cin                                                                ;
;   8.648 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~201|cout                                                               ;
;   8.648 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~205|cin                                                                ;
;   8.676 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~209|cout                                                               ;
;   8.676 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~213|cin                                                                ;
;   8.696 ;   0.020 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~217|cout                                                               ;
;   8.696 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~221|cin                                                                ;
;   8.905 ;   0.209 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~225|sumout                                                             ;
;   8.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N22       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]|d ;
;   8.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N22       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]   ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.945   ; 3.945   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.322 ;   0.322 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.696 ;   0.374 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.696 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   1.696 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.663 ;   2.967 ; RR ; IC     ; 1      ; FF_X127_Y120_N22    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]|clk ;
;   4.663 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y120_N22    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]     ;
;   4.945 ;   0.282 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                    ;
; 5.252   ; 0.307   ;    ; uTsu   ; 1      ; FF_X127_Y120_N22    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -3.653 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.905                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 5.252                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -3.653 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.831  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 90         ; 0.466 ; 3.183 ;
;    Cell                ;        ; 2     ; 0.425       ; 10         ; 0.000 ; 0.425 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.070       ; 43         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 22    ; 2.565       ; 53         ; 0.000 ; 0.686 ;
;    uTco                ;        ; 1     ; 0.196       ; 4          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.374       ; 10         ; 0.000 ; 0.374 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.074   ; 4.074   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.466 ;   0.466 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.891 ;   0.425 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.074 ;   3.183 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.905   ; 4.831   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.270 ;   0.196 ; FF ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   4.339 ;   0.069 ; FF ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                              ;
;   4.339 ;   0.000 ; FF ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.655 ;   0.316 ; FF ; IC     ; 1      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datae                                                                                           ;
;   4.803 ;   0.148 ; FF ; CELL   ; 2      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                         ;
;   4.809 ;   0.006 ; FF ; CELL   ; 70     ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[3]                                                                              ;
;   5.922 ;   1.113 ; FF ; IC     ; 4      ; LABCELL_X126_Y123_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~1|dataa                                                                ;
;   6.608 ;   0.686 ; FF ; CELL   ; 1      ; LABCELL_X126_Y123_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~37|cout                                                                ;
;   6.627 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y122_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~41|cin                                                                 ;
;   6.801 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y122_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~77|cout                                                                ;
;   6.820 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y121_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~81|cin                                                                 ;
;   6.994 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~117|cout                                                               ;
;   7.013 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X126_Y120_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~121|cin                                                                ;
;   7.187 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X126_Y120_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~157|cout                                                               ;
;   7.206 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X126_Y119_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~161|cin                                                                ;
;   7.313 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~165|cout                                                               ;
;   7.313 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|cin                                                                ;
;   7.488 ;   0.175 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|sumout                                                             ;
;   7.492 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169~la_lab/laboutt[4]                                                  ;
;   8.038 ;   0.546 ; FF ; IC     ; 3      ; LABCELL_X127_Y121_N39  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~169|datad                                                              ;
;   8.522 ;   0.484 ; FF ; CELL   ; 1      ; LABCELL_X127_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~193|cout                                                               ;
;   8.541 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X127_Y120_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~197|cin                                                                ;
;   8.648 ;   0.107 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~201|cout                                                               ;
;   8.648 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~205|cin                                                                ;
;   8.676 ;   0.028 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~209|cout                                                               ;
;   8.676 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~213|cin                                                                ;
;   8.696 ;   0.020 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~217|cout                                                               ;
;   8.696 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~221|cin                                                                ;
;   8.905 ;   0.209 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~225|sumout                                                             ;
;   8.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N22       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]|d ;
;   8.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N22       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]   ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.945   ; 3.945   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.322 ;   0.322 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.696 ;   0.374 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.696 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   1.696 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.663 ;   2.967 ; RR ; IC     ; 1      ; FF_X127_Y120_N22    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]|clk ;
;   4.663 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y120_N22    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]     ;
;   4.945 ;   0.282 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                    ;
; 5.252   ; 0.307   ;    ; uTsu   ; 1      ; FF_X127_Y120_N22    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[59]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -3.648 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.924                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 5.276                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -3.648 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.839  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.616       ; 89         ; 0.485 ; 3.131 ;
;    Cell                ;        ; 2     ; 0.469       ; 11         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.735       ; 36         ; 0.000 ; 0.976 ;
;    Cell                ;        ; 28    ; 2.894       ; 60         ; 0.000 ; 0.745 ;
;    uTco                ;        ; 1     ; 0.210       ; 4          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.926 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.085   ; 4.085   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.085 ;   3.131 ; RR ; IC     ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   4.085 ;   0.000 ; RR ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 8.924   ; 4.839   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.295 ;   0.210 ; FF ; uTco   ; 1      ; FF_X129_Y111_N58       ;            ; kernel_3mm_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   4.365 ;   0.070 ; FF ; CELL   ; 1      ; FF_X129_Y111_N58       ; High Speed ; kernel_3mm_start_reg[0]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                                                                                              ;
;   4.365 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; kernel_3mm_inst|start|input                                                                                                                                                                                                                                                                                                                                                              ;
;   4.365 ;   0.000 ; FF ; CELL   ; 308    ; Boundary Port          ;            ; kernel_3mm_inst|start                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.662 ;   0.297 ; FF ; IC     ; 1      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datae                                                                                           ;
;   4.827 ;   0.165 ; FF ; CELL   ; 2      ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                         ;
;   4.832 ;   0.005 ; FF ; CELL   ; 70     ; MLABCELL_X129_Y110_N33 ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm2_kernel_3mm2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[3]                                                                              ;
;   5.808 ;   0.976 ; FF ; IC     ; 3      ; LABCELL_X126_Y123_N33  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~5|dataa                                                                ;
;   6.553 ;   0.745 ; FF ; CELL   ; 1      ; LABCELL_X126_Y123_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~37|cout                                                                ;
;   6.568 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X126_Y122_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~41|cin                                                                 ;
;   6.754 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X126_Y122_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~77|cout                                                                ;
;   6.769 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X126_Y121_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~81|cin                                                                 ;
;   6.955 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X126_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~117|cout                                                               ;
;   6.970 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X126_Y120_N30  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~121|cin                                                                ;
;   7.156 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X126_Y120_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~157|cout                                                               ;
;   7.171 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X126_Y119_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~161|cin                                                                ;
;   7.289 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~165|cout                                                               ;
;   7.289 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~169|cin                                                                ;
;   7.321 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X126_Y119_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~173|cout                                                               ;
;   7.321 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X126_Y119_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~177|cin                                                                ;
;   7.344 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X126_Y119_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~181|cout                                                               ;
;   7.344 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X126_Y119_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~185|cin                                                                ;
;   7.577 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~189|sumout                                                             ;
;   7.581 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X126_Y119_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_11~189~la_lab/laboutt[15]                                                 ;
;   7.968 ;   0.387 ; FF ; IC     ; 3      ; LABCELL_X127_Y121_N54  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~189|dataf                                                              ;
;   8.488 ;   0.520 ; FF ; CELL   ; 1      ; LABCELL_X127_Y121_N57  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~193|cout                                                               ;
;   8.503 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X127_Y120_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~197|cin                                                                ;
;   8.621 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X127_Y120_N3   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~201|cout                                                               ;
;   8.621 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N6   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~205|cin                                                                ;
;   8.653 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N9   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~209|cout                                                               ;
;   8.653 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N12  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~213|cin                                                                ;
;   8.676 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N15  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~217|cout                                                               ;
;   8.676 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X127_Y120_N18  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~221|cin                                                                ;
;   8.708 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X127_Y120_N21  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~225|cout                                                               ;
;   8.708 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X127_Y120_N24  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~229|cin                                                                ;
;   8.924 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X127_Y120_N27  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|add_12~233|sumout                                                             ;
;   8.924 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|d ;
;   8.924 ;   0.000 ; FF ; CELL   ; 1      ; FF_X127_Y120_N28       ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]   ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.955   ; 3.955   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.331 ;   0.331 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.739 ;   0.408 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.739 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   1.739 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.665 ;   2.926 ; RR ; IC     ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]|clk ;
;   4.665 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y120_N28    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
;   4.955 ;   0.290 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                    ;
; 5.276   ; 0.321   ;    ; uTsu   ; 1      ; FF_X127_Y120_N28    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist9_i_arrayidx189_kernel_3mm0_dupName_2_trunc_sel_x_b_4_inputreg0_q[61]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.019 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[0][0]              ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[5][0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist28_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_9|delays[7][0]     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[1][0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0] ; clock        ; clock       ; 0.000        ; 0.001      ; 0.279      ; Fast 900mV 100C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[4][0] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0] ; clock        ; clock       ; 0.000        ; 0.001      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[2][0]                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.257      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[5][0]                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[4][0]                                   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_delay_2[0]                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.271      ; Fast 900mV -40C Model           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.019 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[0][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.449                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.976       ; 90         ; 0.000 ; 1.802 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.208       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.198   ; 2.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                           ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.198 ;   1.802 ; RR ; IC     ; 1      ; FF_X94_Y101_N8      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[0][0]|clk ;
;   2.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y101_N8      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[0][0]     ;
; 2.468   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.309 ;   0.111 ; FF ; uTco   ; 1      ; FF_X94_Y101_N8      ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[0][0]|q   ;
;   2.468 ;   0.159 ; FF ; CELL   ; 1      ; FF_X94_Y101_N7      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]|d   ;
;   2.468 ;   0.000 ; FF ; CELL   ; 1      ; FF_X94_Y101_N7      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                           ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.465 ;   1.945  ; RR ; IC     ; 1      ; FF_X94_Y101_N7      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]|clk ;
;   2.465 ;   0.000  ; RR ; CELL   ; 1      ; FF_X94_Y101_N7      ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]     ;
;   2.199 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                               ;
; 2.449   ; 0.250    ;    ; uTh    ; 1      ; FF_X94_Y101_N7      ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist1_sync_together110_aunroll_x_in_c0_eni10337_1_tpl_9|delays[1][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[5][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.469                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.449                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.977       ; 90         ; 0.000 ; 1.803 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.208       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.199 ;   1.803 ; RR ; IC     ; 1      ; FF_X92_Y111_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[5][0]|clk ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y111_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[5][0]     ;
; 2.469   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.310 ;   0.111 ; FF ; uTco   ; 1      ; FF_X92_Y111_N14     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[5][0]|q   ;
;   2.469 ;   0.159 ; FF ; CELL   ; 1      ; FF_X92_Y111_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0]|d   ;
;   2.469 ;   0.000 ; FF ; CELL   ; 1      ; FF_X92_Y111_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.465 ;   1.945  ; RR ; IC     ; 1      ; FF_X92_Y111_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0]|clk ;
;   2.465 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y111_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0]     ;
;   2.199 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.449   ; 0.250    ;    ; uTh    ; 1      ; FF_X92_Y111_N13     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[6][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.020 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist28_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_9|delays[7][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]        ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.454                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.434                                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.977       ; 90         ; 0.000 ; 1.803 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.208       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.199 ;   1.803 ; RR ; IC     ; 1      ; FF_X92_Y110_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist28_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_9|delays[7][0]|clk ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y110_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist28_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_9|delays[7][0]     ;
; 2.454   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.295 ;   0.096 ; FF ; uTco   ; 1      ; FF_X92_Y110_N14     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist28_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_9|delays[7][0]|q   ;
;   2.454 ;   0.159 ; FF ; CELL   ; 1      ; FF_X92_Y110_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]|d          ;
;   2.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X92_Y110_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.465 ;   1.945  ; RR ; IC     ; 1      ; FF_X92_Y110_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]|clk ;
;   2.465 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y110_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]     ;
;   2.199 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.434   ; 0.235    ;    ; uTh    ; 1      ; FF_X92_Y110_N13     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going100_kernel_3mm6_out_data_out_10_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[1][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.878                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.857                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.279 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.367       ; 91         ; 0.000 ; 2.168 ;
;    Cell                ;       ; 3     ; 0.232       ; 9          ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.162       ; 58         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.117       ; 42         ; 0.117 ; 0.117 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.627       ; 91         ; 0.000 ; 2.338 ;
;    Cell                ;       ; 3     ; 0.263       ; 9          ; 0.000 ; 0.263 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.599   ; 2.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.199 ;   0.199 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.431 ;   0.232 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.431 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.431 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.599 ;   2.168 ; RR ; IC     ; 1      ; FF_X92_Y111_N20     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[1][0]|clk ;
;   2.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y111_N20     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[1][0]     ;
; 2.878   ; 0.279   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.716 ;   0.117 ; FF ; uTco   ; 1      ; FF_X92_Y111_N20     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[1][0]|q   ;
;   2.878 ;   0.162 ; FF ; CELL   ; 1      ; FF_X92_Y111_N19     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0]|d   ;
;   2.878 ;   0.000 ; FF ; CELL   ; 1      ; FF_X92_Y111_N19     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.600   ; 2.600    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.289 ;   0.289  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.552 ;   0.263  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.552 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.552 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.890 ;   2.338  ; RR ; IC     ; 1      ; FF_X92_Y111_N19     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0]|clk ;
;   2.890 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y111_N19     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0]     ;
;   2.600 ;   -0.290 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.857   ; 0.257    ;    ; uTh    ; 1      ; FF_X92_Y111_N19     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp112172_pop64_kernel_3mm45_out_data_out_9|delays[2][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[4][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.464                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.443                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.976       ; 90         ; 0.000 ; 1.802 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.208       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.198   ; 2.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.198 ;   1.802 ; RR ; IC     ; 1      ; FF_X94_Y101_N32     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[4][0]|clk ;
;   2.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y101_N32     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[4][0]     ;
; 2.464   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.305 ;   0.107 ; FF ; uTco   ; 1      ; FF_X94_Y101_N32     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[4][0]|q   ;
;   2.464 ;   0.159 ; FF ; CELL   ; 1      ; FF_X94_Y101_N31     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0]|d   ;
;   2.464 ;   0.000 ; FF ; CELL   ; 1      ; FF_X94_Y101_N31     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.465 ;   1.945  ; RR ; IC     ; 1      ; FF_X94_Y101_N31     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0]|clk ;
;   2.465 ;   0.000  ; RR ; CELL   ; 1      ; FF_X94_Y101_N31     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0]     ;
;   2.199 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.443   ; 0.244    ;    ; uTh    ; 1      ; FF_X94_Y101_N31     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist25_i_llvm_fpga_pipeline_keep_going84_kernel_3mm6_out_data_out_10|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[2][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.469                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.448                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.257 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.222       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 2.212   ; 2.212   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   2.212 ;   1.816 ; RR ; IC     ; 1      ; FF_X96_Y117_N38     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[2][0]|clk ;
;   2.212 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y117_N38     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[2][0]     ;
; 2.469   ; 0.257   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.310 ;   0.098 ; FF ; uTco   ; 1      ; FF_X96_Y117_N38     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[2][0]|q   ;
;   2.469 ;   0.159 ; FF ; CELL   ; 1      ; FF_X96_Y117_N37     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]|d   ;
;   2.469 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y117_N37     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 2.212   ; 2.212    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   2.479 ;   1.959  ; RR ; IC     ; 1      ; FF_X96_Y117_N37     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y117_N37     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]     ;
;   2.212 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                      ;
; 2.448   ; 0.236    ;    ; uTh    ; 1      ; FF_X96_Y117_N37     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[3][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[5][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.447                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.222       ; 90         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 2.212   ; 2.212   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   2.212 ;   1.816 ; RR ; IC     ; 1      ; FF_X96_Y117_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[5][0]|clk ;
;   2.212 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y117_N14     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[5][0]     ;
; 2.468   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.097 ; FF ; uTco   ; 1      ; FF_X96_Y117_N14     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[5][0]|q   ;
;   2.468 ;   0.159 ; FF ; CELL   ; 1      ; FF_X96_Y117_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]|d   ;
;   2.468 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y117_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 2.212   ; 2.212    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   2.479 ;   1.959  ; RR ; IC     ; 1      ; FF_X96_Y117_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y117_N13     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]     ;
;   2.212 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                      ;
; 2.447   ; 0.235    ;    ; uTh    ; 1      ; FF_X96_Y117_N13     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|redist12_sync_together110_aunroll_x_in_i_valid_8|delays[6][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[4][0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.451                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.430                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.799 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.941 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 2.195   ; 2.195   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   2.195 ;   1.799 ; RR ; IC     ; 1      ; FF_X92_Y104_N44     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[4][0]|clk ;
;   2.195 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y104_N44     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[4][0]     ;
; 2.451   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                        ;
;   2.292 ;   0.097 ; FF ; uTco   ; 1      ; FF_X92_Y104_N44     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[4][0]|q   ;
;   2.451 ;   0.159 ; FF ; CELL   ; 1      ; FF_X92_Y104_N43     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]|d   ;
;   2.451 ;   0.000 ; FF ; CELL   ; 1      ; FF_X92_Y104_N43     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 2.195   ; 2.195    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   2.461 ;   1.941  ; RR ; IC     ; 1      ; FF_X92_Y104_N43     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]|clk ;
;   2.461 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y104_N43     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]     ;
;   2.195 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 2.430   ; 0.235    ;    ; uTh    ; 1      ; FF_X92_Y104_N43     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|redist19_i_masked93_kernel_3mm38_q_9|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.446                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.223       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.212   ; 2.212   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.212 ;   1.816 ; RR ; IC     ; 1      ; FF_X107_Y110_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.212 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y110_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.467   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.312 ;   0.100 ; FF ; uTco   ; 2      ; FF_X107_Y110_N37    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.467 ;   0.155 ; FF ; CELL   ; 1      ; FF_X107_Y110_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.467 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y110_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                              ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                    ;
;   2.480 ;   1.960  ; RR ; IC     ; 1      ; FF_X107_Y110_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.480 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y110_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.213 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.446   ; 0.233    ;    ; uTh    ; 1      ; FF_X107_Y110_N38    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_delay_2[0] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.485                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.013       ; 90         ; 0.000 ; 1.839 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.247       ; 90         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 2.235   ; 2.235   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.235 ;   1.839 ; RR ; IC     ; 1      ; FF_X117_Y113_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_delay_2[0]|clk ;
;   2.235 ;   0.000 ; RR ; CELL   ; 1      ; FF_X117_Y113_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_delay_2[0]     ;
; 2.506   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                              ;
;   2.347 ;   0.112 ; FF ; uTco   ; 1      ; FF_X117_Y113_N2     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_delay_2[0]|q   ;
;   2.506 ;   0.159 ; FF ; CELL   ; 1      ; FF_X117_Y113_N1     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]|d         ;
;   2.506 ;   0.000 ; FF ; CELL   ; 1      ; FF_X117_Y113_N1     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 2.235   ; 2.235    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   2.504 ;   1.984  ; RR ; IC     ; 1      ; FF_X117_Y113_N1     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]|clk ;
;   2.504 ;   0.000  ; RR ; CELL   ; 1      ; FF_X117_Y113_N1     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]     ;
;   2.235 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 2.485   ; 0.250    ;    ; uTh    ; 1      ; FF_X117_Y113_N1     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B21|thebb_kernel_3mm_B21_stall_region|thei_sfc_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body181_kernel_3mms_c0_enter45530_kernel_3mm0_aunroll_x|redist22_i_first_cleanup_xor_kernel_3mm4_q_6_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -3.864 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.864 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg2 ; clock        ; clock       ; 1.000        ; -0.098     ; 4.412      ; Slow 900mV -40C Model           ;
; -3.859 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg2        ; clock        ; clock       ; 1.000        ; -0.086     ; 4.419      ; Slow 900mV -40C Model           ;
; -3.858 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0~reg2 ; clock        ; clock       ; 1.000        ; -0.092     ; 4.412      ; Slow 900mV -40C Model           ;
; -3.853 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg2        ; clock        ; clock       ; 1.000        ; -0.081     ; 4.417      ; Slow 900mV -40C Model           ;
; -3.850 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg2 ; clock        ; clock       ; 1.000        ; -0.077     ; 4.419      ; Slow 900mV -40C Model           ;
; -3.847 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0~reg2 ; clock        ; clock       ; 1.000        ; -0.075     ; 4.417      ; Slow 900mV -40C Model           ;
; -3.707 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg0        ; clock        ; clock       ; 1.000        ; -0.081     ; 4.417      ; Slow 900mV -40C Model           ;
; -3.703 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg0 ; clock        ; clock       ; 1.000        ; -0.077     ; 4.419      ; Slow 900mV -40C Model           ;
; -3.654 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg1 ; clock        ; clock       ; 1.000        ; -0.098     ; 4.412      ; Slow 900mV -40C Model           ;
; -3.650 ; sync_resetn[2] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg1        ; clock        ; clock       ; 1.000        ; -0.086     ; 4.419      ; Slow 900mV -40C Model           ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -3.864 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.429                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.565                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.864 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.412  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.549       ; 80         ; 0.000 ; 2.889 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.221       ; 89         ; 0.000 ; 2.890 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.429   ; 4.412   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.429 ;   2.889 ; RR ; IC     ; 2      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0|aclr[1] ;
;   8.429 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.919   ; 3.919   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.629 ;   2.890 ; RR ; IC   ; 2      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0|clk[2] ;
;   4.629 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg2   ;
;   4.919 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.565   ; -0.354  ;    ; uTsu ; 0      ; MPDSP_X100_Y99_N0   ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -3.859 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.436                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.577                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -3.859 (VIOLATED)                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.086 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.419  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.556       ; 80         ; 0.000 ; 2.896 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.233       ; 89         ; 0.000 ; 2.902 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 8.436   ; 4.419   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                              ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                   ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                         ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   8.436 ;   2.896 ; RR ; IC     ; 2      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0|aclr[1] ;
;   8.436 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 4.931   ; 3.931   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                   ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                         ;
;   4.641 ;   2.902 ; RR ; IC   ; 2      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0|clk[2] ;
;   4.641 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg2   ;
;   4.931 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.577   ; -0.354  ;    ; uTsu ; 0      ; MPDSP_X100_Y108_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -3.858 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.429                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.571                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.858 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.092 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.412  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.549       ; 80         ; 0.000 ; 2.889 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.227       ; 89         ; 0.000 ; 2.896 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.429   ; 4.412   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.429 ;   2.889 ; RR ; IC     ; 2      ; MPDSP_X100_Y100_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0|aclr[1] ;
;   8.429 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y100_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.925   ; 3.925   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.635 ;   2.896 ; RR ; IC   ; 2      ; MPDSP_X100_Y100_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0|clk[2] ;
;   4.635 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y100_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0~reg2   ;
;   4.925 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.571   ; -0.354  ;    ; uTsu ; 0      ; MPDSP_X100_Y100_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_im8_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -3.853 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.434                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.581                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -3.853 (VIOLATED)                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.081 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.417  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.554       ; 80         ; 0.000 ; 2.894 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 89         ; 0.000 ; 2.907 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 8.434   ; 4.417   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                              ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                   ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                         ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   8.434 ;   2.894 ; RR ; IC     ; 2      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0|aclr[1] ;
;   8.434 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 4.936   ; 3.936   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                   ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                         ;
;   4.646 ;   2.907 ; RR ; IC   ; 2      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0|clk[2] ;
;   4.646 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg2   ;
;   4.936 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.581   ; -0.355  ;    ; uTsu ; 0      ; MPDSP_X100_Y107_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -3.850 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.436                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.586                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.850 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.077 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.419  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.556       ; 80         ; 0.000 ; 2.896 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.242       ; 89         ; 0.000 ; 2.911 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.436   ; 4.419   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.436 ;   2.896 ; RR ; IC     ; 2      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0|aclr[1] ;
;   8.436 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.940   ; 3.940   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.650 ;   2.911 ; RR ; IC   ; 2      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0|clk[2] ;
;   4.650 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg2   ;
;   4.940 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.586   ; -0.354  ;    ; uTsu ; 0      ; MPDSP_X100_Y112_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -3.847 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0~reg2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.434                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.587                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.847 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.417  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.554       ; 80         ; 0.000 ; 2.894 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.244       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.434   ; 4.417   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.434 ;   2.894 ; RR ; IC     ; 2      ; MPDSP_X100_Y111_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0|aclr[1] ;
;   8.434 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y111_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0~reg2    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.942   ; 3.942   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.652 ;   2.913 ; RR ; IC   ; 2      ; MPDSP_X100_Y111_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0|clk[2] ;
;   4.652 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y111_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0~reg2   ;
;   4.942 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.587   ; -0.355  ;    ; uTsu ; 0      ; MPDSP_X100_Y111_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_im8_cma_DSP0~reg2   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -3.707 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.434                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.727                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -3.707 (VIOLATED)                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.081 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.417  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.554       ; 80         ; 0.000 ; 2.894 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 89         ; 0.000 ; 2.907 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 8.434   ; 4.417   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                              ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                   ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                         ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   8.434 ;   2.894 ; RR ; IC     ; 1      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0|aclr[0] ;
;   8.434 ;   0.000 ; RR ; CELL   ; 0      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg0    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 4.936   ; 3.936   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                   ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                         ;
;   4.646 ;   2.907 ; RR ; IC   ; 2      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0|clk[0] ;
;   4.646 ;   0.000 ; RR ; CELL ; 0      ; MPDSP_X100_Y107_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg0   ;
;   4.936 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.727   ; -0.209  ;    ; uTsu ; 0      ; MPDSP_X100_Y107_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_im8_cma_DSP0~reg0   ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -3.703 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.436                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.733                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.703 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.077 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.419  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.556       ; 80         ; 0.000 ; 2.896 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.242       ; 89         ; 0.000 ; 2.911 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.436   ; 4.419   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.436 ;   2.896 ; RR ; IC     ; 1      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0|aclr[0] ;
;   8.436 ;   0.000 ; RR ; CELL   ; 27     ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg0    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.940   ; 3.940   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.650 ;   2.911 ; RR ; IC   ; 2      ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0|clk[0] ;
;   4.650 ;   0.000 ; RR ; CELL ; 27     ; MPDSP_X100_Y112_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg0   ;
;   4.940 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.733   ; -0.207  ;    ; uTsu ; 27     ; MPDSP_X100_Y112_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B16|thebb_kernel_3mm_B16_stall_region|thei_sfc_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body152_kernel_3mms_c0_enter41433_kernel_3mm0_aunroll_x|i_mul161_kernel_3mm22_ma3_cma_DSP0~reg0   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -3.654 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 8.429                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.775                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -3.654 (VIOLATED)                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.412  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.549       ; 80         ; 0.000 ; 2.889 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.221       ; 89         ; 0.000 ; 2.890 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                   ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                    ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                        ;
; 8.429   ; 4.412   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                             ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                      ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                                     ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   8.429 ;   2.889 ; RR ; IC     ; 2      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0|aclr[1] ;
;   8.429 ;   0.000 ; RR ; CELL   ; 78     ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 4.919   ; 3.919   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.629 ;   2.890 ; RR ; IC   ; 1      ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0|clk[1] ;
;   4.629 ;   0.000 ; RR ; CELL ; 78     ; MPDSP_X100_Y99_N0   ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg1   ;
;   4.919 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 4.775   ; -0.144  ;    ; uTsu ; 78     ; MPDSP_X100_Y99_N0   ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B10|thebb_kernel_3mm_B10_stall_region|thei_sfc_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body115_kernel_3mms_c0_enter33832_kernel_3mm0_aunroll_x|i_mul124_kernel_3mm22_ma3_cma_DSP0~reg1   ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -3.650 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.436                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.786                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -3.650 (VIOLATED)                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.086 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.419  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.548       ; 88         ; 0.485 ; 3.063 ;
;    Cell                ;        ; 2     ; 0.469       ; 12         ; 0.000 ; 0.469 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.556       ; 80         ; 0.000 ; 2.896 ;
;    Cell                ;        ; 4     ; 0.644       ; 15         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.219       ; 5          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.233       ; 89         ; 0.000 ; 2.902 ;
;    Cell                ;        ; 3     ; 0.408       ; 11         ; 0.000 ; 0.408 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.017   ; 4.017   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.485 ;   0.485 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.954 ;   0.469 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.017 ;   3.063 ; RR ; IC     ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.017 ;   0.000 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 8.436   ; 4.419   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.236 ;   0.219 ; RR ; uTco   ; 1      ; FF_X211_Y82_N13     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.388 ;   0.152 ; RR ; CELL   ; 1      ; FF_X211_Y82_N13     ; High Speed ; sync_resetn[2]~la_mlab/laboutt[8]                                                                                                                                                                                                                                                                                                              ;
;   4.388 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|resetn|input                                                                                                                                                                                                                                                                                                                   ;
;   4.388 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port       ;            ; kernel_3mm_inst|resetn                                                                                                                                                                                                                                                                                                                         ;
;   5.048 ;   0.660 ; RR ; IC     ; 2      ; CLKCTRL_4E_G_I19    ; High Speed ; kernel_3mm_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   5.540 ;   0.492 ; RR ; CELL   ; 3431   ; CLKCTRL_4E_G_I19    ;            ; kernel_3mm_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   8.436 ;   2.896 ; RR ; IC     ; 2      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0|aclr[1] ;
;   8.436 ;   0.000 ; RR ; CELL   ; 78     ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 4.931   ; 3.931   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.331 ;   0.331 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.739 ;   0.408 ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.739 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                   ;
;   1.739 ;   0.000 ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                         ;
;   4.641 ;   2.902 ; RR ; IC   ; 1      ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0|clk[1] ;
;   4.641 ;   0.000 ; RR ; CELL ; 78     ; MPDSP_X100_Y108_N0  ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg1   ;
;   4.931 ;   0.290 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.786   ; -0.145  ;    ; uTsu ; 78     ; MPDSP_X100_Y108_N0  ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thebb_kernel_3mm_B8_stall_region|thei_sfc_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm1_aunroll_x|thei_sfc_logic_s_c0_in_for_body80_kernel_3mms_c0_enter29131_kernel_3mm0_aunroll_x|i_mul_kernel_3mm22_ma3_cma_DSP0~reg1   ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.108 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.108 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.109 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]  ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.109 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]   ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.109 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]   ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.110 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]  ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.111 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]  ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.111 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0  ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.111 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n      ; clock        ; clock       ; 0.000        ; 0.078      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.117 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                     ; clock        ; clock       ; 0.000        ; 0.075      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.120 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                    ; clock        ; clock       ; 0.000        ; 0.075      ; 0.249      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.108 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.360                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.108                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N29    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clrn                                                           ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N29    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N29    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N29    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 2.360   ; 0.056    ;    ; uTh    ; 1      ; FF_X110_Y106_N29    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.109 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.359                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.109                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N41    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N41    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                 ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                       ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N41    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N41    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 2.359   ; 0.055    ;    ; uTh    ; 1      ; FF_X110_Y106_N41    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.109 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.359                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.109                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N59    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N59    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                              ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                      ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                       ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N59    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N59    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                    ;
; 2.359   ; 0.055    ;    ; uTh    ; 1      ; FF_X110_Y106_N59    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.109 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.359                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.109                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clrn                                                             ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                              ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                      ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                       ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N2     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                    ;
; 2.359   ; 0.055    ;    ; uTh    ; 1      ; FF_X110_Y106_N2     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.110 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.110                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N19    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clrn                                                            ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N19    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                 ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                       ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N19    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N19    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 2.358   ; 0.054    ;    ; uTh    ; 1      ; FF_X110_Y106_N19    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.111 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.357                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N14    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clrn                                                            ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N14    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                 ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                       ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N14    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N14    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 2.357   ; 0.053    ;    ; uTh    ; 1      ; FF_X110_Y106_N14    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.111 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.357                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N32    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clrn                                                            ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N32    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                 ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                       ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y106_N32    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y106_N32    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 2.357   ; 0.053    ;    ; uTh    ; 1      ; FF_X110_Y106_N32    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.111 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.357                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.830 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 40         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.226 ;   1.830 ; RR ; IC     ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.323 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y106_N26    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.370 ;   0.047 ; RR ; CELL   ; 8      ; FF_X111_Y106_N26    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   2.468 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y106_N50    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clrn                                                                ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y106_N50    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                         ;
; 2.304   ; 2.304    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                   ;
;   0.263 ;   0.263  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                     ;
;   0.520 ;   0.257  ; RR ; CELL ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                    ;
;   0.520 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.520 ;   0.000  ; RR ; CELL ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   2.478 ;   1.958  ; RR ; IC   ; 1      ; FF_X110_Y106_N50    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clk ;
;   2.478 ;   0.000  ; RR ; CELL ; 1      ; FF_X110_Y106_N50    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
;   2.304 ;   -0.174 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                 ;
; 2.357   ; 0.053    ;    ; uTh  ; 1      ; FF_X110_Y106_N50    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm3|thei_llvm_fpga_mem_unnamed_kernel_3mm10_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.117 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.478                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.361                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.117                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.007       ; 90         ; 0.000 ; 1.833 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.105       ; 42         ; 0.105 ; 0.105 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 39         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.229 ;   1.833 ; RR ; IC     ; 1      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.478   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.326 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y105_N38    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.047 ; RR ; CELL   ; 7      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[5] ;
;   2.478 ;   0.105 ; RR ; IC     ; 1      ; FF_X110_Y105_N5     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.478 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y105_N5     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y105_N5     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y105_N5     ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                  ;
; 2.361   ; 0.057    ;    ; uTh    ; 1      ; FF_X110_Y105_N5     ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.120 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.478                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.358                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.120                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.007       ; 90         ; 0.000 ; 1.833 ;
;    Cell                ;       ; 3     ; 0.222       ; 10         ; 0.000 ; 0.222 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.105       ; 42         ; 0.105 ; 0.105 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 39         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.257       ; 10         ; 0.000 ; 0.257 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.174 ;   0.174 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.396 ;   0.222 ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.396 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.396 ;   0.000 ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.229 ;   1.833 ; RR ; IC     ; 1      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.478   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.326 ;   0.097 ; RR ; uTco   ; 1      ; FF_X111_Y105_N38    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.047 ; RR ; CELL   ; 7      ; FF_X111_Y105_N38    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[5] ;
;   2.478 ;   0.105 ; RR ; IC     ; 1      ; FF_X110_Y105_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.478 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y105_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 2.304   ; 2.304    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N48 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.263 ;   0.263  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I2     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   0.520 ;   0.257  ; RR ; CELL   ; 658    ; CLKCTRL_2A_G_I2     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   0.520 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                               ;
;   0.520 ;   0.000  ; RR ; CELL   ; 10768  ; Boundary Port       ;            ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                     ;
;   2.478 ;   1.958  ; RR ; IC     ; 1      ; FF_X110_Y105_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y105_N37    ; High Speed ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.304 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 2.358   ; 0.054    ;    ; uTh    ; 1      ; FF_X110_Y105_N37    ;            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm5|thei_llvm_fpga_mem_unnamed_kernel_3mm12_kernel_3mm1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 01:49:42 2023
    Info: System process ID: 236933
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/3mm/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_kernel_3mm".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.696
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -3.696          -10031.644      8746      clock Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.019               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -3.864
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -3.864          -12354.470      3651      clock Slow 900mV -40C Model 
Info (332146): Worst-case removal slack is 0.108
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.108               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -930.828      1865      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 118 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 118
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 3.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 118 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 118
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 0.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 118 synchronizer chains, 15 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0151 years or 4.76e+05 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.144 years or 4.55e+06 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 118
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 15
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.377 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 118 synchronizer chains, 112 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 2.1 years or 6.62e+07 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 118
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 112
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.707 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2701 megabytes
    Info: Processing ended: Wed Apr  5 01:49:52 2023
    Info: Elapsed time: 00:00:10
    Info: System process ID: 236933


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 515   ; 515  ;
; Unconstrained Input Port Paths  ; 517   ; 517  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; kernel_3mm_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; kernel_3mm_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+-------+------------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery   ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+------------+---------+---------------------+
; Worst-case Slack ; -3.696     ; 0.019 ; -3.864     ; 0.108   ; -0.890              ;
;  clock           ; -3.696     ; 0.019 ; -3.864     ; 0.108   ; -0.890              ;
; Design-wide TNS  ; -10031.644 ; 0.0   ; -12354.47  ; 0.0     ; -930.828            ;
;  clock           ; -10031.644 ; 0.000 ; -12354.470 ; 0.000   ; -930.828            ;
+------------------+------------+-------+------------+---------+---------------------+


