/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_AUR = SFR_BLOCK_TYPE,
	CMU_TOP,
	CMU_CPUCL0,
	CMU_CPUCL1,
	CMU_CPUCL2,
	CMU_G3D,
	CMU_HSI0,
	CMU_MIF,
	CMU_NOCL0,
	CMU_S2D,
	CMU_TPU,
	CMU_APM,
	CMU_EH,
	CMU_GSACORE,
	CMU_GSACTRL,
	CMU_NOCL1A,
	CMU_NOCL1B,
	CMU_NOCL2A,
	CMU_BO,
	CMU_CSIS,
	CMU_DISP,
	CMU_DNS,
	CMU_DPU,
	CMU_G2D,
	CMU_G3AA,
	CMU_GDC,
	CMU_HSI1,
	CMU_HSI2,
	CMU_IPP,
	CMU_ITP,
	CMU_MCSC,
	CMU_MFC,
	CMU_MISC,
	CMU_PDP,
	CMU_PERIC0,
	CMU_PERIC1,
	CMU_TNR,
	CMU_AOC,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	PLL_LOCKTIME_PLL_AUR = SFR_TYPE,
	PLL_CON3_PLL_AUR,
	PLL_CON4_PLL_AUR,
	DBG_NFO_PLL_AUR,
	PLL_CON0_PLL_AUR,
	PLL_CON1_PLL_AUR,
	PLL_CON2_PLL_AUR,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_CON4_PLL_SHARED0,
	DBG_NFO_PLL_SHARED0,
	PLL_CON0_PLL_SHARED0,
	PLL_CON1_PLL_SHARED0,
	PLL_CON2_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_CON4_PLL_SHARED1,
	DBG_NFO_PLL_SHARED1,
	PLL_CON0_PLL_SHARED1,
	PLL_CON1_PLL_SHARED1,
	PLL_CON2_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_CON4_PLL_SHARED2,
	DBG_NFO_PLL_SHARED2,
	PLL_CON0_PLL_SHARED2,
	PLL_CON1_PLL_SHARED2,
	PLL_CON2_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_CON4_PLL_SHARED3,
	DBG_NFO_PLL_SHARED3,
	PLL_CON0_PLL_SHARED3,
	PLL_CON1_PLL_SHARED3,
	PLL_CON2_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SPARE,
	PLL_CON3_PLL_SPARE,
	PLL_CON4_PLL_SPARE,
	DBG_NFO_PLL_SPARE,
	PLL_CON0_PLL_SPARE,
	PLL_CON1_PLL_SPARE,
	PLL_CON2_PLL_SPARE,
	PLL_LOCKTIME_PLL_LF_MIF,
	PLL_CON3_PLL_LF_MIF,
	PLL_CON4_PLL_LF_MIF,
	DBG_NFO_PLL_LF_MIF,
	PLL_CON0_PLL_LF_MIF,
	PLL_CON1_PLL_LF_MIF,
	PLL_CON2_PLL_LF_MIF,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON3_PLL_CPUCL0,
	PLL_CON4_PLL_CPUCL0,
	DBG_NFO_PLL_CPUCL0,
	PLL_CON0_PLL_CPUCL0,
	PLL_CON1_PLL_CPUCL0,
	PLL_CON2_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL1,
	PLL_CON3_PLL_CPUCL1,
	PLL_CON4_PLL_CPUCL1,
	DBG_NFO_PLL_CPUCL1,
	PLL_CON0_PLL_CPUCL1,
	PLL_CON1_PLL_CPUCL1,
	PLL_CON2_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_CPUCL2,
	PLL_CON3_PLL_CPUCL2,
	PLL_CON4_PLL_CPUCL2,
	DBG_NFO_PLL_CPUCL2,
	PLL_CON0_PLL_CPUCL2,
	PLL_CON1_PLL_CPUCL2,
	PLL_CON2_PLL_CPUCL2,
	PLL_CON6_PLL_CPUCL2,
	PLL_LOCKTIME_REG_PLL_CPUCL2,
	PLL_LOCKTIME_PLL_G3D,
	PLL_CON3_PLL_G3D,
	PLL_CON4_PLL_G3D,
	DBG_NFO_PLL_G3D,
	PLL_CON0_PLL_G3D,
	PLL_CON1_PLL_G3D,
	PLL_CON2_PLL_G3D,
	PLL_LOCKTIME_PLL_G3D_L2,
	PLL_CON3_PLL_G3D_L2,
	PLL_CON4_PLL_G3D_L2,
	DBG_NFO_PLL_G3D_L2,
	PLL_CON0_PLL_G3D_L2,
	PLL_CON1_PLL_G3D_L2,
	PLL_CON2_PLL_G3D_L2,
	PLL_LOCKTIME_PLL_USB,
	PLL_CON3_PLL_USB,
	PLL_CON4_PLL_USB,
	DBG_NFO_PLL_USB,
	PLL_CON0_PLL_USB,
	PLL_CON1_PLL_USB,
	PLL_CON2_PLL_USB,
	PLL_LOCKTIME_PLL_MIF_MAIN,
	PLL_CON3_PLL_MIF_MAIN,
	PLL_CON4_PLL_MIF_MAIN,
	DBG_NFO_PLL_MIF_MAIN,
	PLL_CON0_PLL_MIF_MAIN,
	PLL_CON1_PLL_MIF_MAIN,
	PLL_CON2_PLL_MIF_MAIN,
	PLL_CON6_PLL_MIF_MAIN,
	PLL_LOCKTIME_REG_PLL_MIF_MAIN,
	PLL_LOCKTIME_PLL_MIF_SUB,
	PLL_CON3_PLL_MIF_SUB,
	PLL_CON4_PLL_MIF_SUB,
	DBG_NFO_PLL_MIF_SUB,
	PLL_CON0_PLL_MIF_SUB,
	PLL_CON1_PLL_MIF_SUB,
	PLL_CON2_PLL_MIF_SUB,
	PLL_CON6_PLL_MIF_SUB,
	PLL_LOCKTIME_REG_PLL_MIF_SUB,
	PLL_LOCKTIME_PLL_NOCL0,
	PLL_CON3_PLL_NOCL0,
	PLL_CON4_PLL_NOCL0,
	DBG_NFO_PLL_NOCL0,
	PLL_CON0_PLL_NOCL0,
	PLL_CON1_PLL_NOCL0,
	PLL_CON2_PLL_NOCL0,
	PLL_LOCKTIME_PLL_MIF_S2D,
	PLL_CON3_PLL_MIF_S2D,
	PLL_CON4_PLL_MIF_S2D,
	DBG_NFO_PLL_MIF_S2D,
	PLL_CON0_PLL_MIF_S2D,
	PLL_CON1_PLL_MIF_S2D,
	PLL_CON2_PLL_MIF_S2D,
	PLL_CON6_PLL_MIF_S2D,
	PLL_LOCKTIME_REG_PLL_MIF_S2D,
	PLL_LOCKTIME_PLL_TPU,
	PLL_CON3_PLL_TPU,
	PLL_CON4_PLL_TPU,
	DBG_NFO_PLL_TPU,
	PLL_CON0_PLL_TPU,
	PLL_CON1_PLL_TPU,
	PLL_CON2_PLL_TPU,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC,
	DBG_NFO_MUX_CLKCMU_APM_FUNC,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC,
	DBG_NFO_MUX_CLKCMU_APM_FUNCSRC,
	CLK_CON_MUX_MUX_CLK_AUR_AUR,
	DBG_NFO_MUX_CLK_AUR_AUR,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC,
	DBG_NFO_MUX_CLKCMU_MFC_MFC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD,
	DBG_NFO_MUX_CLKCMU_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D,
	DBG_NFO_MUX_CLKCMU_G2D_G2D,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC,
	DBG_NFO_MUX_CLKCMU_CSIS_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC,
	DBG_NFO_MUX_CLKCMU_NOCL0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	DBG_NFO_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC,
	DBG_NFO_MUX_CLKCMU_ITP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA,
	DBG_NFO_MUX_CLKCMU_G3AA_G3AA,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC,
	DBG_NFO_MUX_CLKCMU_MCSC_ITSC,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,
	DBG_NFO_MUX_CLKCMU_G2D_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_HPM,
	DBG_NFO_MUX_CLKCMU_HPM,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	DBG_NFO_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC,
	DBG_NFO_MUX_CLKCMU_HSI1_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	DBG_NFO_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	DBG_NFO_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	DBG_NFO_MUX_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3,
	DBG_NFO_MUX_CLKCMU_CIS_CLK3,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC,
	DBG_NFO_MUX_CLKCMU_BO_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD,
	DBG_NFO_MUX_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	DBG_NFO_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC,
	DBG_NFO_MUX_CLKCMU_PERIC0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC,
	DBG_NFO_MUX_CLKCMU_PERIC1_NOC,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC,
	DBG_NFO_MUX_CLKCMU_MISC_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC,
	DBG_NFO_MUX_CLKCMU_HSI0_DPGTC,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE,
	DBG_NFO_MUX_CLKCMU_HSI2_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC,
	DBG_NFO_MUX_CLKCMU_HSI2_NOC,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP,
	DBG_NFO_MUX_CLKCMU_MIF_NOCP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	DBG_NFO_MUX_CLKCMU_PERIC0_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	DBG_NFO_MUX_CLKCMU_PERIC1_IP,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC,
	DBG_NFO_MUX_CLKCMU_TPU_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG,
	DBG_NFO_MUX_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA,
	DBG_NFO_MUX_CLKCMU_PDP_VRA,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC,
	DBG_NFO_MUX_CLKCMU_DPU_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE,
	DBG_NFO_MUX_CLKCMU_HSI1_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC,
	DBG_NFO_MUX_CLKCMU_HSI0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF,
	DBG_NFO_MUX_CLKCMU_TOP_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC,
	DBG_NFO_MUX_CLKCMU_IPP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4,
	DBG_NFO_MUX_CLKCMU_CIS_CLK4,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	DBG_NFO_MUX_CLKCMU_CMU_BOOST,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC,
	DBG_NFO_MUX_CLKCMU_TNR_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC,
	DBG_NFO_MUX_CLKCMU_NOCL2A_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC,
	DBG_NFO_MUX_CLKCMU_NOCL1A_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC,
	DBG_NFO_MUX_CLKCMU_NOCL1B_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5,
	DBG_NFO_MUX_CLKCMU_CIS_CLK5,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6,
	DBG_NFO_MUX_CLKCMU_CIS_CLK6,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC,
	DBG_NFO_MUX_CLKCMU_DNS_NOC,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0,
	DBG_NFO_MUX_CLKCMU_GDC_GDC0,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1,
	DBG_NFO_MUX_CLKCMU_GDC_GDC1,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC,
	DBG_NFO_MUX_CLKCMU_MCSC_MCSC,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU,
	DBG_NFO_MUX_CLKCMU_TPU_TPU,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD,
	DBG_NFO_MUX_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7,
	DBG_NFO_MUX_CLKCMU_CIS_CLK7,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB,
	DBG_NFO_MUX_CLKCMU_G3D_GLB,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH,
	DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC,
	DBG_NFO_MUX_CLKCMU_GDC_SCSC,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS,
	DBG_NFO_MUX_CLKCMU_MISC_SSS,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC,
	DBG_NFO_MUX_CLKCMU_DISP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC,
	DBG_NFO_MUX_CLKCMU_EH_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1,
	DBG_NFO_MUX_CLKCMU_CMU_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1,
	DBG_NFO_MUX_CLKCMU_TOP_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC,
	DBG_NFO_MUX_CLKCMU_PDP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART,
	DBG_NFO_MUX_CLKCMU_TPU_UART,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL,
	DBG_NFO_MUX_CLKCMU_TPU_TPUCTL,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,
	DBG_NFO_MUX_CLKCMU_G3D_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD,
	DBG_NFO_MUX_CLKCMU_G3D_NOCD,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR,
	DBG_NFO_MUX_CLKCMU_AUR_AUR,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC,
	DBG_NFO_MUX_CLKCMU_AUR_NOC,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL,
	DBG_NFO_MUX_CLKCMU_AUR_AURCTL,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	DBG_NFO_MUX_CLK_CPUCL0_PLL,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	DBG_NFO_MUX_CPUCL0_CMUREF,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF,
	DBG_NFO_MUX_CPUCL1_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL,
	DBG_NFO_MUX_CLK_CPUCL1_PLL,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL,
	DBG_NFO_MUX_CLK_CPUCL2_PLL,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF,
	DBG_NFO_MUX_CPUCL2_CMUREF,
	CLK_CON_MUX_MUX_CLK_EH_NOC,
	DBG_NFO_MUX_CLK_EH_NOC,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS,
	DBG_NFO_MUX_CLK_G3D_STACKS,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB,
	DBG_NFO_MUX_CLK_G3D_L2_GLB,
	CLK_CON_MUX_MUX_CLK_G3D_TOP,
	DBG_NFO_MUX_CLK_G3D_TOP,
	CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH,
	DBG_NFO_MUX_CLK_GSACORE_CPU_HCH,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC,
	DBG_NFO_MUX_CLKCMU_GSA_FUNC,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC,
	DBG_NFO_MUX_CLKCMU_GSA_FUNCSRC,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD,
	DBG_NFO_MUX_CLK_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC,
	DBG_NFO_MUX_CLK_HSI0_NOC,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF,
	DBG_NFO_MUX_CLK_HSI0_USB20_REF,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	DBG_NFO_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_NOCL0_CMUREF,
	DBG_NFO_MUX_NOCL0_CMUREF,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC,
	DBG_NFO_MUX_CLK_NOCL0_NOC,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1,
	DBG_NFO_MUX_CLK_NOCL0_NOC_OPTION1,
	CLK_CON_MUX_MUX_NOCL1A_CMUREF,
	DBG_NFO_MUX_NOCL1A_CMUREF,
	CLK_CON_MUX_MUX_NOCL1B_CMUREF,
	DBG_NFO_MUX_NOCL1B_CMUREF,
	CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1,
	DBG_NFO_MUX_CLK_NOCL1B_NOC_OPTION1,
	CLK_CON_MUX_MUX_NOCL2A_CMUREF,
	DBG_NFO_MUX_NOCL2A_CMUREF,
	CLK_CON_MUX_MUX_CLK_S2D_CORE,
	DBG_NFO_MUX_CLK_S2D_CORE,
	CLK_CON_MUX_MUX_CLK_TPU_TPU,
	DBG_NFO_MUX_CLK_TPU_TPU,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL,
	DBG_NFO_MUX_CLK_TPU_TPUCTL,
	PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER,
	DBG_NFO_MUX_CLKCMU_AUR_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER,
	PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER,
	DBG_NFO_MUX_CLKCMU_AUR_AURCTL_USER,
	PLL_CON0_MUX_CLKCMU_AUR_NOC_USER,
	PLL_CON1_MUX_CLKCMU_AUR_NOC_USER,
	DBG_NFO_MUX_CLKCMU_AUR_NOC_USER,
	PLL_CON0_MUX_CLKCMU_BO_NOC_USER,
	PLL_CON1_MUX_CLKCMU_BO_NOC_USER,
	DBG_NFO_MUX_CLKCMU_BO_NOC_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
	DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER,
	PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER,
	DBG_NFO_MUX_CLKCMU_CSIS_NOC_USER,
	PLL_CON0_MUX_CLKCMU_DISP_NOC_USER,
	PLL_CON1_MUX_CLKCMU_DISP_NOC_USER,
	DBG_NFO_MUX_CLKCMU_DISP_NOC_USER,
	PLL_CON0_MUX_CLKCMU_DNS_NOC_USER,
	PLL_CON1_MUX_CLKCMU_DNS_NOC_USER,
	DBG_NFO_MUX_CLKCMU_DNS_NOC_USER,
	PLL_CON0_MUX_CLKCMU_DPU_NOC_USER,
	PLL_CON1_MUX_CLKCMU_DPU_NOC_USER,
	DBG_NFO_MUX_CLKCMU_DPU_NOC_USER,
	PLL_CON0_MUX_CLKCMU_EH_NOC_USER,
	PLL_CON1_MUX_CLKCMU_EH_NOC_USER,
	DBG_NFO_MUX_CLKCMU_EH_NOC_USER,
	PLL_CON0_MUX_CLKCMU_EH_PLL_NOCL0_USER,
	PLL_CON1_MUX_CLKCMU_EH_PLL_NOCL0_USER,
	DBG_NFO_MUX_CLKCMU_EH_PLL_NOCL0_USER,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER,
	DBG_NFO_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER,
	DBG_NFO_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER,
	DBG_NFO_MUX_CLKCMU_G3AA_G3AA_USER,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER,
	DBG_NFO_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER,
	DBG_NFO_MUX_CLKCMU_G3D_GLB_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER,
	PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER,
	DBG_NFO_MUX_CLKCMU_G3D_NOCD_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER,
	DBG_NFO_MUX_CLKCMU_GDC_SCSC_USER,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER,
	DBG_NFO_MUX_CLKCMU_GDC_GDC0_USER,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER,
	DBG_NFO_MUX_CLKCMU_GDC_GDC1_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_NOC_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER,
	DBG_NFO_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER,
	DBG_NFO_MUX_CLKCMU_HSI1_NOC_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER,
	DBG_NFO_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER,
	DBG_NFO_MUX_CLKCMU_HSI2_NOC_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER,
	DBG_NFO_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	DBG_NFO_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	DBG_NFO_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_IPP_NOC_USER,
	PLL_CON1_MUX_CLKCMU_IPP_NOC_USER,
	DBG_NFO_MUX_CLKCMU_IPP_NOC_USER,
	PLL_CON0_MUX_CLKCMU_ITP_NOC_USER,
	PLL_CON1_MUX_CLKCMU_ITP_NOC_USER,
	DBG_NFO_MUX_CLKCMU_ITP_NOC_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER,
	DBG_NFO_MUX_CLKCMU_MCSC_ITSC_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER,
	DBG_NFO_MUX_CLKCMU_MCSC_MCSC_USER,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
	DBG_NFO_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
	DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	DBG_NFO_CLKMUX_MIF_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_MISC_NOC_USER,
	PLL_CON1_MUX_CLKCMU_MISC_NOC_USER,
	DBG_NFO_MUX_CLKCMU_MISC_NOC_USER,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER,
	DBG_NFO_MUX_CLKCMU_MISC_SSS_USER,
	PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER,
	PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER,
	DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER,
	PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER,
	PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER,
	DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER,
	PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER,
	PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER,
	DBG_NFO_MUX_CLKCMU_NOCL1B_NOC_USER,
	PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER,
	PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER,
	DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PDP_NOC_USER,
	PLL_CON1_MUX_CLKCMU_PDP_NOC_USER,
	DBG_NFO_MUX_CLKCMU_PDP_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER,
	DBG_NFO_MUX_CLKCMU_PDP_VRA_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI15_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	DBG_NFO_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON0_MUX_CLKCMU_TNR_NOC_USER,
	PLL_CON1_MUX_CLKCMU_TNR_NOC_USER,
	DBG_NFO_MUX_CLKCMU_TNR_NOC_USER,
	PLL_CON0_MUX_CLKCMU_TPU_NOC_USER,
	PLL_CON1_MUX_CLKCMU_TPU_NOC_USER,
	DBG_NFO_MUX_CLKCMU_TPU_NOC_USER,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER,
	DBG_NFO_MUX_CLKCMU_TPU_TPU_USER,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER,
	DBG_NFO_MUX_CLKCMU_TPU_TPUCTL_USER,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER,
	DBG_NFO_MUX_CLKCMU_TPU_UART_USER,
	CLK_CON_DIV_DIV_CLK_AOC_NOC_LH,
	DBG_NFO_DIV_CLK_AOC_NOC_LH,
	CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH,
	DBG_NFO_DIV_CLK_AOC_TRACE_LH,
	CLK_CON_DIV_DIV_CLK_APM_BOOST,
	DBG_NFO_DIV_CLK_APM_BOOST,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI,
	DBG_NFO_DIV_CLK_APM_USI0_USI,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART,
	DBG_NFO_DIV_CLK_APM_USI0_UART,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART,
	DBG_NFO_DIV_CLK_APM_USI1_UART,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC,
	DBG_NFO_DIV_CLK_APM_I3C_PMIC,
	CLK_CON_DIV_DIV_CLK_APM_NOC_LH,
	DBG_NFO_DIV_CLK_APM_NOC_LH,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP,
	DBG_NFO_DIV_CLK_AUR_NOCP,
	CLK_CON_DIV_CLK_AUR_ADD_CH_CLK,
	DBG_NFO_CLK_AUR_ADD_CH_CLK,
	CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH,
	DBG_NFO_DIV_CLK_AUR_AURCTL_LH,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH,
	DBG_NFO_DIV_CLK_AUR_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_BO_NOCP,
	DBG_NFO_DIV_CLK_BO_NOCP,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	DBG_NFO_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC,
	DBG_NFO_CLKCMU_PERIC0_NOC,
	CLK_CON_DIV_CLKCMU_MISC_NOC,
	DBG_NFO_CLKCMU_MISC_NOC,
	CLK_CON_DIV_CLKCMU_HSI1_NOC,
	DBG_NFO_CLKCMU_HSI1_NOC,
	CLK_CON_DIV_CLKCMU_DPU_NOC,
	DBG_NFO_CLKCMU_DPU_NOC,
	CLK_CON_DIV_CLKCMU_MFC_MFC,
	DBG_NFO_CLKCMU_MFC_MFC,
	CLK_CON_DIV_CLKCMU_G2D_G2D,
	DBG_NFO_CLKCMU_G2D_G2D,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD,
	DBG_NFO_CLKCMU_HSI0_USB31DRD,
	CLK_CON_DIV_CLKCMU_CSIS_NOC,
	DBG_NFO_CLKCMU_CSIS_NOC,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC,
	DBG_NFO_CLKCMU_PERIC1_NOC,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	DBG_NFO_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC,
	DBG_NFO_CLKCMU_NOCL0_NOC,
	CLK_CON_DIV_CLKCMU_ITP_NOC,
	DBG_NFO_CLKCMU_ITP_NOC,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA,
	DBG_NFO_CLKCMU_G3AA_G3AA,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC,
	DBG_NFO_CLKCMU_MCSC_ITSC,
	CLK_CON_DIV_CLKCMU_G2D_MSCL,
	DBG_NFO_CLKCMU_G2D_MSCL,
	CLK_CON_DIV_CLKCMU_HPM,
	DBG_NFO_CLKCMU_HPM,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE,
	DBG_NFO_CLKCMU_HSI2_PCIE,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	DBG_NFO_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	DBG_NFO_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	DBG_NFO_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	DBG_NFO_CLKCMU_CIS_CLK2,
	CLK_CON_DIV_CLKCMU_CIS_CLK3,
	DBG_NFO_CLKCMU_CIS_CLK3,
	CLK_CON_DIV_CLKCMU_BO_NOC,
	DBG_NFO_CLKCMU_BO_NOC,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD,
	DBG_NFO_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
	DBG_NFO_CLKCMU_HSI0_DPGTC,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	DBG_NFO_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_CLKCMU_MIF_NOCP,
	DBG_NFO_CLKCMU_MIF_NOCP,
	CLK_CON_DIV_CLKCMU_PERIC0_IP,
	DBG_NFO_CLKCMU_PERIC0_IP,
	CLK_CON_DIV_CLKCMU_PERIC1_IP,
	DBG_NFO_CLKCMU_PERIC1_IP,
	CLK_CON_DIV_CLKCMU_TPU_NOC,
	DBG_NFO_CLKCMU_TPU_NOC,
	CLK_CON_DIV_CLKCMU_PDP_VRA,
	DBG_NFO_CLKCMU_PDP_VRA,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	DBG_NFO_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE,
	DBG_NFO_CLKCMU_HSI1_PCIE,
	CLK_CON_DIV_CLKCMU_HSI0_NOC,
	DBG_NFO_CLKCMU_HSI0_NOC,
	CLK_CON_DIV_CLKCMU_IPP_NOC,
	DBG_NFO_CLKCMU_IPP_NOC,
	CLK_CON_DIV_CLKCMU_CIS_CLK4,
	DBG_NFO_CLKCMU_CIS_CLK4,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,
	DBG_NFO_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_CLKCMU_TNR_NOC,
	DBG_NFO_CLKCMU_TNR_NOC,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC,
	DBG_NFO_CLKCMU_NOCL2A_NOC,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC,
	DBG_NFO_CLKCMU_NOCL1A_NOC,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC,
	DBG_NFO_CLKCMU_NOCL1B_NOC,
	CLK_CON_DIV_CLKCMU_CIS_CLK5,
	DBG_NFO_CLKCMU_CIS_CLK5,
	CLK_CON_DIV_CLKCMU_CIS_CLK6,
	DBG_NFO_CLKCMU_CIS_CLK6,
	CLK_CON_DIV_CLKCMU_CIS_CLK7,
	DBG_NFO_CLKCMU_CIS_CLK7,
	CLK_CON_DIV_CLKCMU_DNS_NOC,
	DBG_NFO_CLKCMU_DNS_NOC,
	CLK_CON_DIV_CLKCMU_GDC_GDC0,
	DBG_NFO_CLKCMU_GDC_GDC0,
	CLK_CON_DIV_CLKCMU_GDC_GDC1,
	DBG_NFO_CLKCMU_GDC_GDC1,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC,
	DBG_NFO_CLKCMU_MCSC_MCSC,
	CLK_CON_DIV_CLKCMU_TPU_TPU,
	DBG_NFO_CLKCMU_TPU_TPU,
	CLK_CON_DIV_CLKCMU_HSI2_NOC,
	DBG_NFO_CLKCMU_HSI2_NOC,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD,
	DBG_NFO_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_DIV_CLKCMU_G3D_GLB,
	DBG_NFO_CLKCMU_G3D_GLB,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	DBG_NFO_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_DIV_CLKCMU_GDC_SCSC,
	DBG_NFO_CLKCMU_GDC_SCSC,
	CLK_CON_DIV_CLKCMU_MISC_SSS,
	DBG_NFO_CLKCMU_MISC_SSS,
	CLK_CON_DIV_CLKCMU_DISP_NOC,
	DBG_NFO_CLKCMU_DISP_NOC,
	CLK_CON_DIV_CLKCMU_EH_NOC,
	DBG_NFO_CLKCMU_EH_NOC,
	CLK_CON_DIV_CLKCMU_PDP_NOC,
	DBG_NFO_CLKCMU_PDP_NOC,
	CLK_CON_DIV_CLKCMU_TPU_UART,
	DBG_NFO_CLKCMU_TPU_UART,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL,
	DBG_NFO_CLKCMU_TPU_TPUCTL,
	CLK_CON_DIV_PLL_SHARED0_DIV5,
	DBG_NFO_PLL_SHARED0_DIV5,
	CLK_CON_DIV_CLKCMU_G3D_NOCD,
	DBG_NFO_CLKCMU_G3D_NOCD,
	CLK_CON_DIV_CLKCMU_AUR_AUR,
	DBG_NFO_CLKCMU_AUR_AUR,
	CLK_CON_DIV_CLKCMU_AUR_NOC,
	DBG_NFO_CLKCMU_AUR_NOC,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL,
	DBG_NFO_CLKCMU_AUR_AURCTL,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	DBG_NFO_PLL_SHARED0_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	DBG_NFO_PLL_SHARED0_DIV4,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	DBG_NFO_PLL_SHARED0_DIV3,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	DBG_NFO_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	DBG_NFO_PLL_SHARED1_DIV4,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	DBG_NFO_PLL_SHARED1_DIV3,
	CLK_CON_DIV_PLL_SHARED2_DIV2,
	DBG_NFO_PLL_SHARED2_DIV2,
	CLK_CON_DIV_PLL_SHARED3_DIV2,
	DBG_NFO_PLL_SHARED3_DIV2,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	DBG_NFO_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	DBG_NFO_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	DBG_NFO_DIV_CLK_CLUSTER0_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG,
	DBG_NFO_DIV_CLK_CLUSTER0_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	DBG_NFO_DIV_CLK_CLUSTER0_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	DBG_NFO_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_ATCLK_LH,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC_LH,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH,
	DBG_NFO_DIV_CLK_CLUSTER0_ATCLK_LH,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH,
	DBG_NFO_DIV_CLK_CPUCL0_PCLK_LH,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF,
	DBG_NFO_DIV_CLK_CPUCL1_CMUREF,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF,
	DBG_NFO_DIV_CLK_CPUCL2_CMUREF,
	CLK_CON_DIV_DIV_CLK_CSIS_NOCP,
	DBG_NFO_DIV_CLK_CSIS_NOCP,
	CLK_CON_DIV_DIV_CLK_DISP_NOCP,
	DBG_NFO_DIV_CLK_DISP_NOCP,
	CLK_CON_DIV_DIV_CLK_DNS_NOCP,
	DBG_NFO_DIV_CLK_DNS_NOCP,
	CLK_CON_DIV_DIV_CLK_DPU_NOCP,
	DBG_NFO_DIV_CLK_DPU_NOCP,
	CLK_CON_DIV_DIV_CLK_EH_NOCP,
	DBG_NFO_DIV_CLK_EH_NOCP,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_LH,
	DBG_NFO_DIV_CLK_EH_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_G2D_NOCP,
	DBG_NFO_DIV_CLK_G2D_NOCP,
	CLK_CON_DIV_DIV_CLK_G3AA_NOCP,
	DBG_NFO_DIV_CLK_G3AA_NOCP,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP,
	DBG_NFO_DIV_CLK_G3D_NOCP,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK,
	DBG_NFO_CLK_G3D_ADD_CH_CLK,
	CLK_CON_DIV_DIV_CLK_G3D_TOP,
	DBG_NFO_DIV_CLK_G3D_TOP,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH,
	DBG_NFO_DIV_CLK_G3D_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_GDC_NOCP,
	DBG_NFO_DIV_CLK_GDC_NOCP,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCP,
	DBG_NFO_DIV_CLK_GSACORE_NOCP,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCD,
	DBG_NFO_DIV_CLK_GSACORE_NOCD,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS,
	DBG_NFO_DIV_CLK_GSACORE_SPI_FPS,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC,
	DBG_NFO_DIV_CLK_GSACORE_SPI_GSC,
	CLK_CON_DIV_DIV_CLK_GSACORE_UART,
	DBG_NFO_DIV_CLK_GSACORE_UART,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOC,
	DBG_NFO_DIV_CLK_GSACORE_NOC,
	CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH,
	DBG_NFO_DIV_CLK_GSACORE_CPU_LH,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP,
	DBG_NFO_DIV_CLK_GSACTRL_NOCP,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD,
	DBG_NFO_DIV_CLK_GSACTRL_NOCD,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH,
	DBG_NFO_DIV_CLK_GSACTRL_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD,
	DBG_NFO_DIV_CLK_HSI0_USB31DRD,
	CLK_CON_DIV_DIV_CLK_HSI0_USB,
	DBG_NFO_DIV_CLK_HSI0_USB,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH,
	DBG_NFO_DIV_CLK_HSI0_NOC_LH,
	CLK_CON_DIV_DIV_CLK_HSI1_NOCP,
	DBG_NFO_DIV_CLK_HSI1_NOCP,
	CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH,
	DBG_NFO_DIV_CLK_HSI1_NOC_LH,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP,
	DBG_NFO_DIV_CLK_HSI2_NOCP,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH,
	DBG_NFO_DIV_CLK_HSI2_NOC_LH,
	CLK_CON_DIV_DIV_CLK_IPP_NOCP,
	DBG_NFO_DIV_CLK_IPP_NOCP,
	CLK_CON_DIV_DIV_CLK_ITP_NOCP,
	DBG_NFO_DIV_CLK_ITP_NOCP,
	CLK_CON_DIV_DIV_CLK_MCSC_NOCP,
	DBG_NFO_DIV_CLK_MCSC_NOCP,
	CLK_CON_DIV_DIV_CLK_MFC_NOCP,
	DBG_NFO_DIV_CLK_MFC_NOCP,
	CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH,
	DBG_NFO_DIV_CLK_MIF_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH,
	DBG_NFO_DIV_CLK_MIF_NOCD_DBG_LH,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP,
	DBG_NFO_DIV_CLK_MISC_NOCP,
	CLK_CON_DIV_DIV_CLK_MISC_GIC,
	DBG_NFO_DIV_CLK_MISC_GIC,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH,
	DBG_NFO_DIV_CLK_MISC_GIC_LH,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH,
	DBG_NFO_DIV_CLK_MISC_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP,
	DBG_NFO_DIV_CLK_NOCL0_NOCP,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK,
	DBG_NFO_DIV_CLK_SLC_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK,
	DBG_NFO_DIV_CLK_SLC1_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK,
	DBG_NFO_DIV_CLK_SLC2_DCLK,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK,
	DBG_NFO_DIV_CLK_SLC3_DCLK,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH,
	DBG_NFO_DIV_CLK_NOCL0_NOCD_LH,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH,
	DBG_NFO_DIV_CLK_NOCL0_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP,
	DBG_NFO_DIV_CLK_NOCL1A_NOCP,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH,
	DBG_NFO_DIV_CLK_NOCL1A_NOCD_LH,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH,
	DBG_NFO_DIV_CLK_NOCL1A_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP,
	DBG_NFO_DIV_CLK_NOCL1B_NOCP,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH,
	DBG_NFO_DIV_CLK_NOCL1B_NOCD_LH,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH,
	DBG_NFO_DIV_CLK_NOCL1B_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP,
	DBG_NFO_DIV_CLK_NOCL2A_NOCP,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH,
	DBG_NFO_DIV_CLK_NOCL2A_NOCD_LH,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH,
	DBG_NFO_DIV_CLK_NOCL2A_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_PDP_NOCP,
	DBG_NFO_DIV_CLK_PDP_NOCP,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI6_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI3_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI4_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI5_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI14_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C,
	DBG_NFO_DIV_CLK_PERIC0_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI7_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI8_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI1_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART,
	DBG_NFO_DIV_CLK_PERIC0_USI0_UART,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI,
	DBG_NFO_DIV_CLK_PERIC0_USI2_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH,
	DBG_NFO_DIV_CLK_PERIC0_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI11_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C,
	DBG_NFO_DIV_CLK_PERIC1_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI12_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI0_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI9_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI10_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI13_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH,
	DBG_NFO_DIV_CLK_PERIC1_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI15_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI,
	DBG_NFO_DIV_CLK_PERIC1_USI16_USI,
	CLK_CON_DIV_DIV_CLK_S2D_CORE_LH,
	DBG_NFO_DIV_CLK_S2D_CORE_LH,
	CLK_CON_DIV_DIV_CLK_TNR_NOCP,
	DBG_NFO_DIV_CLK_TNR_NOCP,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP,
	DBG_NFO_DIV_CLK_TPU_NOCP,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG,
	DBG_NFO_DIV_CLK_TPU_TPUCTL_DBG,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH,
	DBG_NFO_DIV_CLK_TPU_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_AUR_AUR,
	DBG_NFO_DIV_CLK_AUR_AUR,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	DBG_NFO_DIV_CLK_CPUCL0_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU,
	DBG_NFO_DIV_CLK_CPUCL1_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU,
	DBG_NFO_DIV_CLK_CPUCL2_CPU,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS,
	DBG_NFO_DIV_CLK_G3D_STACKS,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB,
	DBG_NFO_DIV_CLK_G3D_L2_GLB,
	CLK_CON_DIV_DIV_CLK_TPU_TPU,
	DBG_NFO_DIV_CLK_TPU_TPU,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL,
	DBG_NFO_DIV_CLK_TPU_TPUCTL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1,
	CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC,
	CLK_CON_GAT_GATE_CLKCMU_DPU_NOC,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MISC_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_ITP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_HPM,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_BO_NOC,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
	CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	CLK_CON_GAT_GATE_CLKCMU_TPU_NOC,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_IPP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
	CLK_CON_GAT_GATE_CLKCMU_TNR_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL1B_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL2A_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL1A_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL0_BOOST,
	CLK_CON_GAT_CLKCMU_MIF_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_DNS_NOC,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS,
	CLK_CON_GAT_GATE_CLKCMU_DISP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_EH_NOC,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF,
	CLK_CON_GAT_GATE_CLKCMU_PDP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AUR,
	CLK_CON_GAT_GATE_CLKCMU_AUR_NOC,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH,
	CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_GSACORE,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_GSA_FUNC,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_GSACTRL2CORE,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_CON_GAT_CLK_HSI0_ALT,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD,
	CLK_CON_DIV_CLK_MIF_NOCD_S2D,
	QCH_CON_AOC_CMU_AOC_QCH,
	QCH_CON_AOC_SYSCTRL_APB_QCH,
	QCH_CON_BAAW_AOC_QCH,
	QCH_CON_D_TZPC_AOC_QCH,
	QCH_CON_GPC_AOC_QCH,
	QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH,
	QCH_CON_LH_ATB_SI_LT_AOC_QCH,
	QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH,
	QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH,
	QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH,
	QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_AOC_CU_QCH,
	QCH_CON_LH_AXI_SI_D_AOC_QCH,
	QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH,
	QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH,
	QCH_CON_LH_AXI_SI_P_AOC_CU_QCH,
	QCH_CON_PPMU_AOC_QCH,
	QCH_CON_PPMU_USB_QCH,
	QCH_CON_SLH_AXI_MI_LG_AOC_QCH,
	QCH_CON_SLH_AXI_MI_P_AOC_QCH,
	QCH_CON_SLH_AXI_SI_LP0_AOC_QCH,
	QCH_CON_SLH_AXI_SI_LP1_AOC_QCH,
	QCH_CON_SSMT_AOC_QCH,
	QCH_CON_SYSMMU_AOC_QCH_S1,
	QCH_CON_SYSMMU_AOC_QCH_S2,
	QCH_CON_SYSREG_AOC_QCH,
	QCH_CON_UASC_AOC_QCH,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH,
	QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH,
	QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH,
	QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TRTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_APM_I3C_PMIC_QCH_P,
	DMYQCH_CON_APM_I3C_PMIC_QCH_S,
	QCH_CON_APM_USI0_UART_QCH,
	QCH_CON_APM_USI0_USI_QCH,
	QCH_CON_APM_USI1_UART_QCH,
	QCH_CON_D_TZPC_APM_QCH,
	QCH_CON_GPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LH_AXI_MI_IG_SWD_QCH,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH,
	QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH,
	QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH,
	QCH_CON_LH_AXI_SI_D_APM_QCH,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH,
	QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH,
	QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH,
	QCH_CON_MAILBOX_APM_AOC_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_AUR_QCH,
	QCH_CON_MAILBOX_APM_GSA_QCH,
	QCH_CON_MAILBOX_APM_SWD_QCH,
	QCH_CON_MAILBOX_APM_TPU_QCH,
	QCH_CON_MAILBOX_AP_AOCA32_QCH,
	QCH_CON_MAILBOX_AP_AOCF1_QCH,
	QCH_CON_MAILBOX_AP_AOCP6_QCH,
	QCH_CON_MAILBOX_AP_AUR0_QCH,
	QCH_CON_MAILBOX_AP_AUR1_QCH,
	QCH_CON_MAILBOX_AP_AUR2_QCH,
	QCH_CON_MAILBOX_AP_AUR3_QCH,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH,
	QCH_CON_SLH_AXI_MI_LP0_AOC_QCH,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
	QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH,
	QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH,
	QCH_CON_SSMT_D_APM_QCH,
	QCH_CON_SSMT_LG_DBGCORE_QCH,
	QCH_CON_SS_DBGCORE_QCH_GREBE,
	QCH_CON_SS_DBGCORE_QCH_DBG,
	QCH_CON_SYSMMU_D_APM_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_UASC_APM_QCH,
	QCH_CON_UASC_DBGCORE_QCH,
	QCH_CON_UASC_IG_SWD_QCH,
	QCH_CON_UASC_LP0_AOC_QCH,
	QCH_CON_UASC_P_ALIVE_QCH,
	QCH_CON_WDT_APM_QCH,
	QCH_CON_ADD_APBIF_AUR_QCH,
	DMYQCH_CON_ADD_AUR_QCH,
	DMYQCH_CON_AUR_QCH,
	QCH_CON_AUR_CMU_AUR_QCH,
	QCH_CON_BAAW_AUR_QCH,
	QCH_CON_D_TZPC_AUR_QCH,
	QCH_CON_GPC_AUR_QCH,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_AUR_CU_QCH,
	QCH_CON_LH_AXI_SI_D0_AUR_QCH,
	QCH_CON_LH_AXI_SI_D1_AUR_QCH,
	QCH_CON_LH_AXI_SI_P_AUR_CU_QCH,
	QCH_CON_PPMU_D0_AUR_QCH,
	QCH_CON_PPMU_D1_AUR_QCH,
	QCH_CON_SLH_AXI_MI_P_AUR_QCH,
	QCH_CON_SSMT_D0_AUR_QCH,
	QCH_CON_SSMT_D1_AUR_QCH,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2,
	QCH_CON_SYSREG_AUR_QCH,
	QCH_CON_UASC_AUR_QCH,
	DMYQCH_CON_BO_QCH,
	QCH_CON_BO_CMU_BO_QCH,
	QCH_CON_D_TZPC_BO_QCH,
	QCH_CON_GPC_BO_QCH,
	QCH_CON_LH_AXI_MI_IP_BO_QCH,
	QCH_CON_LH_AXI_SI_D_BO_QCH,
	QCH_CON_LH_AXI_SI_IP_BO_QCH,
	QCH_CON_PPMU_BO_QCH,
	QCH_CON_SLH_AXI_MI_P_BO_QCH,
	QCH_CON_SSMT_BO_QCH,
	QCH_CON_SYSMMU_BO_QCH_S1,
	QCH_CON_SYSMMU_BO_QCH_S2,
	QCH_CON_SYSREG_BO_QCH,
	QCH_CON_UASC_BO_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7,
	DMYQCH_CON_OTP_QCH,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
	QCH_CON_BPS_CPUCL0_QCH,
	QCH_CON_CLUSTER0_QCH_SCLK,
	QCH_CON_CLUSTER0_QCH_ATCLK,
	QCH_CON_CLUSTER0_QCH_GIC,
	QCH_CON_CLUSTER0_QCH_PCLK,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	QCH_CON_CLUSTER0_QCH_DBG_PD,
	QCH_CON_CLUSTER0_QCH_PDBGCLK,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	QCH_CON_CSSYS_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_GPC_CPUCL0_QCH,
	QCH_CON_HPM_APBIF_CPUCL0_QCH,
	QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH,
	QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH,
	QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_MI_LT_AOC_QCH,
	QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_MI_T_BDU_QCH,
	QCH_CON_LH_ATB_MI_T_BDU_CU_QCH,
	QCH_CON_LH_ATB_MI_T_SLC_QCH,
	QCH_CON_LH_ATB_MI_T_SLC_CU_QCH,
	QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH,
	QCH_CON_LH_ATB_SI_T_BDU_CU_QCH,
	QCH_CON_LH_ATB_SI_T_SLC_CU_QCH,
	QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH,
	QCH_CON_LH_AXI_MI_IG_CSSYS_QCH,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH,
	QCH_CON_LH_AXI_MI_IG_HSI0_QCH,
	QCH_CON_LH_AXI_MI_IG_STM_QCH,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH,
	QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH,
	QCH_CON_LH_AXI_SI_IG_CSSYS_QCH,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH,
	QCH_CON_LH_AXI_SI_IG_HSI0_QCH,
	QCH_CON_LH_AXI_SI_IG_STM_QCH,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH,
	QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
	QCH_CON_SLH_AXI_SI_G_CSSYS_QCH,
	QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH,
	QCH_CON_SSMT_CPUCL0_QCH,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	DMYQCH_CON_CPUCL1_QCH_MID,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH,
	DMYQCH_CON_CPUCL2_QCH_BIG,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH,
	QCH_CON_CSISX8_QCH_C2_CSIS,
	QCH_CON_CSISX8_QCH_CSIS_DMA,
	QCH_CON_CSISX8_QCH_EBUF,
	QCH_CON_CSIS_CMU_CSIS_QCH,
	QCH_CON_D_TZPC_CSIS_QCH,
	QCH_CON_GPC_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH,
	QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH,
	QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH,
	QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH,
	QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH,
	QCH_CON_LH_AXI_SI_D0_CSIS_QCH,
	QCH_CON_LH_AXI_SI_D1_CSIS_QCH,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7,
	QCH_CON_PPMU_D0_QCH,
	QCH_CON_PPMU_D1_QCH,
	QCH_CON_QE_CSIS_DMA0_QCH,
	QCH_CON_QE_CSIS_DMA1_QCH,
	QCH_CON_QE_CSIS_DMA2_QCH,
	QCH_CON_QE_CSIS_DMA3_QCH,
	QCH_CON_QE_STRP0_QCH,
	QCH_CON_QE_STRP1_QCH,
	QCH_CON_QE_STRP2_QCH,
	QCH_CON_QE_ZSL0_QCH,
	QCH_CON_QE_ZSL1_QCH,
	QCH_CON_QE_ZSL2_QCH,
	QCH_CON_SLH_AXI_MI_P_CSIS_QCH,
	QCH_CON_SSMT_D0_QCH,
	QCH_CON_SSMT_D1_QCH,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2,
	QCH_CON_SYSREG_CSIS_QCH,
	QCH_CON_DISP_CMU_DISP_QCH,
	QCH_CON_DPUB_QCH,
	QCH_CON_D_TZPC_DISP_QCH,
	QCH_CON_GPC_DISP_QCH,
	QCH_CON_SLH_AXI_MI_P_DISP_QCH,
	QCH_CON_SYSREG_DISP_QCH,
	QCH_CON_DNS_QCH_00,
	QCH_CON_DNS_QCH_01,
	QCH_CON_DNS_CMU_DNS_QCH,
	QCH_CON_D_TZPC_DNS_QCH,
	QCH_CON_GPC_DNS_QCH,
	QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH,
	QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH,
	QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH,
	QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH,
	QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH,
	QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH,
	QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH,
	QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH,
	QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH,
	QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH,
	QCH_CON_LH_AXI_SI_D_DNS_QCH,
	QCH_CON_PPMU_D0_DNS_QCH,
	QCH_CON_PPMU_D1_DNS_QCH,
	QCH_CON_QE_D0_DNS_QCH,
	QCH_CON_QE_D1_DNS_QCH,
	QCH_CON_SLH_AXI_MI_P_DNS_QCH,
	QCH_CON_SSMT_D0_DNS_QCH,
	QCH_CON_SSMT_D1_DNS_QCH,
	QCH_CON_SYSMMU_DNS_QCH_S1,
	QCH_CON_SYSMMU_DNS_QCH_S2,
	QCH_CON_SYSREG_DNS_QCH,
	QCH_CON_DPUF_QCH_DPU_DMA,
	QCH_CON_DPUF_QCH_DPU_DPP,
	QCH_CON_DPU_CMU_DPU_QCH,
	QCH_CON_D_TZPC_DPU_QCH,
	QCH_CON_GPC_DPU_QCH,
	QCH_CON_LH_AXI_SI_D0_DPU_QCH,
	QCH_CON_LH_AXI_SI_D1_DPU_QCH,
	QCH_CON_LH_AXI_SI_D2_DPU_QCH,
	QCH_CON_PPMU_DPUD0_QCH,
	QCH_CON_PPMU_DPUD1_QCH,
	QCH_CON_PPMU_DPUD2_QCH,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH,
	QCH_CON_SSMT_DPU0_QCH,
	QCH_CON_SSMT_DPU1_QCH,
	QCH_CON_SSMT_DPU2_QCH,
	QCH_CON_SYSMMU_DPUD0_QCH_S1,
	QCH_CON_SYSMMU_DPUD0_QCH_S2,
	QCH_CON_SYSMMU_DPUD1_QCH_S1,
	QCH_CON_SYSMMU_DPUD1_QCH_S2,
	QCH_CON_SYSMMU_DPUD2_QCH_S1,
	QCH_CON_SYSMMU_DPUD2_QCH_S2,
	QCH_CON_SYSREG_DPU_QCH,
	QCH_CON_D_TZPC_EH_QCH,
	QCH_CON_EH_QCH,
	QCH_CON_EH_CMU_EH_QCH,
	QCH_CON_GPC_EH_QCH,
	QCH_CON_LH_ACEL_SI_D_EH_QCH,
	QCH_CON_LH_AXI_MI_IP_EH_QCH,
	QCH_CON_LH_AXI_MI_P_EH_CU_QCH,
	QCH_CON_LH_AXI_SI_IP_EH_QCH,
	QCH_CON_LH_AXI_SI_P_EH_CU_QCH,
	QCH_CON_PPMU_EH_QCH,
	QCH_CON_QE_EH_QCH,
	QCH_CON_SLH_AXI_MI_P_EH_QCH,
	QCH_CON_SSMT_EH_QCH,
	QCH_CON_SYSMMU_EH_QCH,
	QCH_CON_SYSREG_EH_QCH,
	QCH_CON_UASC_EH_QCH,
	QCH_CON_D_TZPC_G2D_QCH,
	QCH_CON_G2D_QCH,
	QCH_CON_G2D_CMU_G2D_QCH,
	QCH_CON_GPC_G2D_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LH_ACEL_SI_D2_G2D_QCH,
	QCH_CON_LH_AXI_SI_D0_G2D_QCH,
	QCH_CON_LH_AXI_SI_D1_G2D_QCH,
	QCH_CON_PPMU_D0_G2D_QCH,
	QCH_CON_PPMU_D1_G2D_QCH,
	QCH_CON_PPMU_D2_G2D_QCH,
	QCH_CON_SLH_AXI_MI_P_G2D_QCH,
	QCH_CON_SSMT_D0_G2D_QCH,
	QCH_CON_SSMT_D1_G2D_QCH,
	QCH_CON_SSMT_D2_G2D_QCH,
	QCH_CON_SYSMMU_D0_G2D_QCH_0,
	QCH_CON_SYSMMU_D0_G2D_QCH_1,
	QCH_CON_SYSMMU_D1_G2D_QCH_0,
	QCH_CON_SYSMMU_D1_G2D_QCH_1,
	QCH_CON_SYSMMU_D2_G2D_QCH_0,
	QCH_CON_SYSMMU_D2_G2D_QCH_1,
	QCH_CON_SYSREG_G2D_QCH,
	QCH_CON_D_TZPC_G3AA_QCH,
	DMYQCH_CON_G3AA_QCH,
	QCH_CON_G3AA_CMU_G3AA_QCH,
	QCH_CON_GPC_G3AA_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH,
	QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH,
	QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH,
	QCH_CON_LH_AXI_SI_D_G3AA_QCH,
	QCH_CON_PPMU_G3AA_QCH,
	QCH_CON_SLH_AXI_MI_P_G3AA_QCH,
	QCH_CON_SSMT_G3AA_QCH,
	QCH_CON_SYSMMU_G3AA_QCH_S1,
	QCH_CON_SYSMMU_G3AA_QCH_S2,
	QCH_CON_SYSREG_G3AA_QCH,
	QCH_CON_ADD_APBIF_G3D_QCH,
	DMYQCH_CON_ADD_G3D_QCH,
	QCH_CON_ADM_AHB_G_GPU_QCH,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D,
	QCH_CON_BUSIF_HPMG3D_QCH,
	QCH_CON_D_TZPC_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_GPC_G3D_QCH,
	QCH_CON_GPU_QCH,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH,
	QCH_CON_LH_AXI_MI_P_G3D_CU_QCH,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH,
	QCH_CON_LH_AXI_SI_P_G3D_CU_QCH,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	QCH_CON_UASC_G3D_QCH,
	QCH_CON_D_TZPC_GDC_QCH,
	QCH_CON_GDC0_QCH_CLK,
	QCH_CON_GDC0_QCH_C2CLK,
	QCH_CON_GDC1_QCH_CLK,
	QCH_CON_GDC1_QCH_C2CLK,
	QCH_CON_GDC_CMU_GDC_QCH,
	QCH_CON_GPC_GDC_QCH,
	QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH,
	QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH,
	QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH,
	QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH,
	QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH,
	QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH,
	QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH,
	QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH,
	QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH,
	QCH_CON_LH_AXI_SI_D0_GDC_QCH,
	QCH_CON_LH_AXI_SI_D1_GDC_QCH,
	QCH_CON_LH_AXI_SI_D2_GDC_QCH,
	QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH,
	QCH_CON_PPMU_D0_GDC_QCH,
	QCH_CON_PPMU_D0_SCSC_QCH,
	QCH_CON_PPMU_D1_GDC_QCH,
	QCH_CON_PPMU_D1_SCSC_QCH,
	QCH_CON_PPMU_D2_GDC_QCH,
	QCH_CON_PPMU_D2_SCSC_QCH,
	QCH_CON_PPMU_D3_GDC_QCH,
	QCH_CON_QE_D0_GDC_QCH,
	QCH_CON_QE_D0_SCSC_QCH,
	QCH_CON_QE_D1_GDC_QCH,
	QCH_CON_QE_D1_SCSC_QCH,
	QCH_CON_QE_D2_GDC_QCH,
	QCH_CON_QE_D2_SCSC_QCH,
	QCH_CON_QE_D3_GDC_QCH,
	QCH_CON_SCSC_QCH_CLK,
	QCH_CON_SCSC_QCH_C2CLK,
	QCH_CON_SLH_AXI_MI_P_GDC_QCH,
	QCH_CON_SSMT_D0_GDC_QCH,
	QCH_CON_SSMT_D0_SCSC_QCH,
	QCH_CON_SSMT_D1_GDC_QCH,
	QCH_CON_SSMT_D1_SCSC_QCH,
	QCH_CON_SSMT_D2_GDC_QCH,
	QCH_CON_SSMT_D2_SCSC_QCH,
	QCH_CON_SSMT_D3_GDC_QCH,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2,
	QCH_CON_SYSREG_GDC_QCH,
	DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH,
	QCH_CON_BAAW_GSACORE_QCH,
	DMYQCH_CON_CA32_GSACORE_QCH,
	QCH_CON_DMA_GSACORE_QCH,
	QCH_CON_GIC_GSACORE_QCH,
	QCH_CON_GPIO_GSACORE_QCH,
	QCH_CON_GSACORE_CMU_GSACORE_QCH,
	QCH_CON_INTMEM_GSACORE_QCH,
	QCH_CON_KDN_GSACORE_QCH,
	QCH_CON_LH_AST_MI_I_CA32_GIC_QCH,
	QCH_CON_LH_AST_MI_I_GIC_CA32_QCH,
	QCH_CON_LH_AST_SI_I_CA32_GIC_QCH,
	QCH_CON_LH_AST_SI_I_GIC_CA32_QCH,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH,
	QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH,
	QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH,
	QCH_CON_LH_AXI_MI_IP_GME_QCH,
	QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH,
	QCH_CON_LH_AXI_SI_D_GSA_QCH,
	QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH,
	QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH,
	QCH_CON_LH_AXI_SI_IP_GME_QCH,
	QCH_CON_LH_AXI_SI_IP_GSA_QCH,
	QCH_CON_OTP_CON_GSACORE_QCH,
	QCH_CON_PPMU_GSACORE_QCH,
	DMYQCH_CON_PUF_GSACORE_QCH,
	QCH_CON_QE_CA32_GSACORE_QCH,
	QCH_CON_QE_DMA_GSACORE_QCH,
	QCH_CON_QE_SSS_GSACORE_QCH,
	QCH_CON_RESETMON_GSACORE_QCH,
	QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH,
	QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH,
	QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH,
	QCH_CON_SPI_FPS_GSACORE_QCH,
	QCH_CON_SPI_GSC_GSACORE_QCH,
	QCH_CON_SSMT_GSACORE_QCH,
	QCH_CON_SSS_GSACORE_QCH,
	QCH_CON_SYSMMU_GSACORE_QCH_S1,
	QCH_CON_SYSMMU_GSACORE_QCH_S2,
	QCH_CON_SYSREG_GSACORE_QCH,
	QCH_CON_UART_GSACORE_QCH,
	QCH_CON_WDT_GSACORE_QCH,
	QCH_CON_UDAP_SSS_AHB_ASYNC_QCH,
	QCH_CON_UGME_QCH,
	QCH_CON_APBIF_GPIO_GSACTRL_QCH,
	DMYQCH_CON_DAP_GSACTRL_QCH,
	QCH_CON_GPC_GSACTRL_QCH,
	QCH_CON_GSACTRL_CMU_GSACTRL_QCH,
	QCH_CON_INTMEM_GSACTRL_QCH,
	QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH,
	QCH_CON_LH_AXI_MI_IP_GSA_QCH,
	QCH_CON_LH_AXI_MI_P_GSA_CU_QCH,
	QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH,
	QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH,
	QCH_CON_LH_AXI_SI_P_GSA_CU_QCH,
	QCH_CON_MAILBOX_GSA2AOC_QCH,
	QCH_CON_MAILBOX_GSA2AUR_QCH,
	QCH_CON_MAILBOX_GSA2NONTZ_QCH,
	QCH_CON_MAILBOX_GSA2TPU_QCH,
	QCH_CON_MAILBOX_GSA2TZ_QCH,
	QCH_CON_PMU_GSA_QCH,
	QCH_CON_SECJTAG_GSACTRL_QCH,
	QCH_CON_SLH_AXI_MI_P_GSA_QCH,
	QCH_CON_SYSREG_GSACTRL_QCH,
	QCH_CON_SYSREG_GSACTRLEXT_QCH,
	QCH_CON_TIMER_GSACTRL_QCH,
	QCH_CON_TZPC_GSACTRL_QCH,
	QCH_CON_DP_LINK_QCH_PCLK,
	QCH_CON_DP_LINK_QCH_GTC_CLK,
	QCH_CON_D_TZPC_HSI0_QCH,
	QCH_CON_ETR_MIU_QCH_ACLK,
	QCH_CON_ETR_MIU_QCH_PCLK,
	QCH_CON_GPC_HSI0_QCH,
	QCH_CON_HSI0_CMU_HSI0_QCH,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH,
	QCH_CON_PPMU_HSI0_AOC_QCH,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH,
	QCH_CON_SSMT_USB_QCH,
	QCH_CON_SYSMMU_USB_QCH_S2,
	QCH_CON_SYSMMU_USB_QCH_S1,
	QCH_CON_SYSREG_HSI0_QCH,
	QCH_CON_UASC_HSI0_CTRL_QCH,
	QCH_CON_UASC_HSI0_LINK_QCH,
	DMYQCH_CON_USB31DRD_QCH_REF,
	QCH_CON_USB31DRD_QCH_SLV_CTRL,
	QCH_CON_USB31DRD_QCH_SLV_LINK,
	QCH_CON_USB31DRD_QCH_APB,
	QCH_CON_USB31DRD_QCH_PCS,
	QCH_CON_USB31DRD_QCH_DBG,
	DMYQCH_CON_USB31DRD_QCH,
	QCH_CON_D_TZPC_HSI1_QCH,
	QCH_CON_GPC_HSI1_QCH,
	QCH_CON_GPIO_HSI1_QCH,
	QCH_CON_HSI1_CMU_HSI1_QCH,
	QCH_CON_LH_ACEL_SI_D_HSI1_QCH,
	QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH,
	QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG,
	DMYQCH_CON_PCIE_GEN4_0_QCH,
	QCH_CON_PCIE_IA_GEN4A_0_QCH,
	QCH_CON_PCIE_IA_GEN4B_0_QCH,
	QCH_CON_PPMU_HSI1_QCH,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH,
	QCH_CON_SLH_AXI_MI_P_HSI1_QCH,
	QCH_CON_SSMT_HSI1_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH,
	QCH_CON_SYSMMU_HSI1_QCH_S2,
	QCH_CON_SYSMMU_HSI1_QCH_S1,
	QCH_CON_SYSREG_HSI1_QCH,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH,
	QCH_CON_D_TZPC_HSI2_QCH,
	QCH_CON_GPC_HSI2_QCH,
	QCH_CON_GPIO_HSI2_QCH,
	QCH_CON_GPIO_HSI2UFS_QCH,
	QCH_CON_HSI2_CMU_HSI2_QCH,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF0,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF1,
	QCH_CON_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_PPMU_HSI2_QCH,
	QCH_CON_QE_MMC_CARD_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH,
	QCH_CON_SSMT_HSI2_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_SYSMMU_HSI2_QCH_S2,
	QCH_CON_SYSMMU_HSI2_QCH_S1,
	QCH_CON_SYSREG_HSI2_QCH,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH,
	QCH_CON_UFS_EMBD_QCH,
	QCH_CON_UFS_EMBD_QCH_FMP,
	QCH_CON_D_TZPC_IPP_QCH,
	QCH_CON_GPC_IPP_QCH,
	QCH_CON_IPP_CMU_IPP_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH,
	QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH,
	QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH,
	QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH,
	QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH,
	QCH_CON_LH_AXI_SI_D_IPP_QCH,
	QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH,
	QCH_CON_PPMU_IPP_QCH,
	QCH_CON_PPMU_MSA_QCH,
	QCH_CON_QE_ALIGN0_QCH,
	QCH_CON_QE_ALIGN1_QCH,
	QCH_CON_QE_ALIGN2_QCH,
	QCH_CON_QE_ALIGN3_QCH,
	QCH_CON_QE_ALN_STAT_QCH,
	QCH_CON_QE_FDPIG_QCH,
	QCH_CON_QE_RGBH0_QCH,
	QCH_CON_QE_RGBH1_QCH,
	QCH_CON_QE_RGBH2_QCH,
	QCH_CON_QE_THSTAT_QCH,
	QCH_CON_QE_TNR_MSA0_QCH,
	QCH_CON_QE_TNR_MSA1_QCH,
	QCH_CON_SIPU_IPP_QCH,
	QCH_CON_SLH_AXI_MI_P_IPP_QCH,
	QCH_CON_SSMT_ALIGN0_QCH,
	QCH_CON_SSMT_ALIGN1_QCH,
	QCH_CON_SSMT_ALIGN2_QCH,
	QCH_CON_SSMT_ALIGN3_QCH,
	QCH_CON_SSMT_ALN_STAT_QCH,
	QCH_CON_SSMT_FDPIG_QCH,
	QCH_CON_SSMT_RGBH0_QCH,
	QCH_CON_SSMT_RGBH1_QCH,
	QCH_CON_SSMT_RGBH2_QCH,
	QCH_CON_SSMT_THSTAT_QCH,
	QCH_CON_SSMT_TNR_MSA0_QCH,
	QCH_CON_SSMT_TNR_MSA1_QCH,
	QCH_CON_SYSMMU_IPP_QCH_S1,
	QCH_CON_SYSMMU_IPP_QCH_S2,
	QCH_CON_SYSREG_IPP_QCH,
	QCH_CON_TNR_A_QCH,
	QCH_CON_D_TZPC_ITP_QCH,
	QCH_CON_GPC_ITP_QCH,
	QCH_CON_ITP_QCH,
	QCH_CON_ITP_CMU_ITP_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH,
	QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH,
	QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH,
	QCH_CON_PPMU_ITP_QCH,
	QCH_CON_QE_ITP_QCH,
	QCH_CON_SLH_AXI_MI_P_ITP_QCH,
	QCH_CON_SSMT_ITP_QCH,
	QCH_CON_SYSREG_ITP_QCH,
	QCH_CON_C2R_MCSC_QCH,
	QCH_CON_D_TZPC_MCSC_QCH,
	QCH_CON_GPC_MCSC_QCH,
	QCH_CON_ITSC_QCH_CLK,
	QCH_CON_ITSC_QCH_C2,
	QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH,
	QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH,
	QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH,
	QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH,
	QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH,
	QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH,
	QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH,
	QCH_CON_LH_AXI_SI_D0_MCSC_QCH,
	QCH_CON_LH_AXI_SI_D1_MCSC_QCH,
	QCH_CON_LH_AXI_SI_D2_MCSC_QCH,
	QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH,
	QCH_CON_MCSC_QCH_CLK,
	QCH_CON_MCSC_QCH_C2CLK,
	QCH_CON_MCSC_CMU_MCSC_QCH,
	QCH_CON_PPMU_D0_ITSC_QCH,
	QCH_CON_PPMU_D0_MCSC_QCH,
	QCH_CON_PPMU_D1_ITSC_QCH,
	QCH_CON_PPMU_D1_MCSC_QCH,
	QCH_CON_QE_D0_MCSC_QCH,
	QCH_CON_QE_D1_ITSC_QCH,
	QCH_CON_QE_D1_MCSC_QCH,
	QCH_CON_QE_D2_ITSC_QCH,
	QCH_CON_QE_D2_MCSC_QCH,
	QCH_CON_QE_D3_ITSC_QCH,
	QCH_CON_QE_D3_MCSC_QCH,
	QCH_CON_QE_D4_MCSC_QCH,
	QCH_CON_QE_D5_MCSC_QCH,
	QCH_CON_SLH_AXI_MI_P_MCSC_QCH,
	QCH_CON_SSMT_D0_ITSC_QCH,
	QCH_CON_SSMT_D0_MCSC_QCH,
	QCH_CON_SSMT_D1_ITSC_QCH,
	QCH_CON_SSMT_D1_MCSC_QCH,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2,
	QCH_CON_SYSREG_MCSC_QCH,
	QCH_CON_D_TZPC_MFC_QCH,
	QCH_CON_GPC_MFC_QCH,
	QCH_CON_LH_AXI_SI_D0_MFC_QCH,
	QCH_CON_LH_AXI_SI_D1_MFC_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFC_CMU_MFC_QCH,
	QCH_CON_PPMU_D0_MFC_QCH,
	QCH_CON_PPMU_D1_MFC_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH,
	QCH_CON_SSMT_D0_MFC_QCH,
	QCH_CON_SSMT_D1_MFC_QCH,
	QCH_CON_SYSMMU_D0_MFC_QCH_0,
	QCH_CON_SYSMMU_D0_MFC_QCH_1,
	QCH_CON_SYSMMU_D1_MFC_QCH_0,
	QCH_CON_SYSMMU_D1_MFC_QCH_1,
	QCH_CON_SYSREG_MFC_QCH,
	QCH_CON_APBBR_DDRPHY_QCH,
	QCH_CON_APBBR_DMC_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_GEN_WREN_SECURE_QCH,
	QCH_CON_GPC_MIF_QCH,
	QCH_CON_LH_AST_MI_G_DMC_CD_QCH,
	QCH_CON_LH_AST_SI_G_DMC_QCH,
	QCH_CON_LH_AST_SI_G_DMC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MIF_CU_QCH,
	QCH_CON_LH_AXI_SI_P_MIF_CU_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	QCH_CON_ADM_AHB_G_SSS_QCH,
	QCH_CON_DIT_QCH,
	QCH_CON_D_TZPC_MISC_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_GPC_MISC_QCH,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_MISC_CMU_MISC_QCH,
	QCH_CON_OTP_CON_BIRA_QCH,
	QCH_CON_OTP_CON_BISR_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PDMA0_QCH,
	QCH_CON_PDMA1_QCH,
	QCH_CON_PPMU_MISC_QCH,
	DMYQCH_CON_PUF_QCH,
	QCH_CON_QE_DIT_QCH,
	QCH_CON_QE_PDMA0_QCH,
	QCH_CON_QE_PDMA1_QCH,
	QCH_CON_QE_RTIC_QCH,
	QCH_CON_QE_SPDMA0_QCH,
	QCH_CON_QE_SPDMA1_QCH,
	QCH_CON_QE_SSS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH,
	QCH_CON_SPDMA0_QCH,
	QCH_CON_SPDMA1_QCH,
	QCH_CON_SSMT_DIT_QCH,
	QCH_CON_SSMT_PDMA0_QCH,
	QCH_CON_SSMT_PDMA1_QCH,
	QCH_CON_SSMT_RTIC_QCH,
	QCH_CON_SSMT_SPDMA0_QCH,
	QCH_CON_SSMT_SPDMA1_QCH,
	QCH_CON_SSMT_SSS_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSMMU_MISC_QCH,
	QCH_CON_SYSMMU_SSS_QCH,
	QCH_CON_SYSREG_MISC_QCH,
	QCH_CON_TMU_SUB_QCH,
	QCH_CON_TMU_TOP_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER1_QCH,
	QCH_CON_ASYNCSFR_WR_SMC_QCH,
	QCH_CON_BDU_QCH,
	QCH_CON_CCI_QCH,
	DMYQCH_CON_CMU_NOCL0_CMUREF_QCH,
	QCH_CON_CPE425_QCH,
	QCH_CON_D_TZPC_NOCL0_QCH,
	QCH_CON_GPC_NOCL0_QCH,
	QCH_CON_LH_ACEL_MI_D_EH_QCH,
	QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH,
	QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH,
	QCH_CON_LH_AST_MI_G_DMC0_QCH,
	QCH_CON_LH_AST_MI_G_DMC0_CU_QCH,
	QCH_CON_LH_AST_MI_G_DMC1_QCH,
	QCH_CON_LH_AST_MI_G_DMC1_CU_QCH,
	QCH_CON_LH_AST_MI_G_DMC2_QCH,
	QCH_CON_LH_AST_MI_G_DMC2_CU_QCH,
	QCH_CON_LH_AST_MI_G_DMC3_QCH,
	QCH_CON_LH_AST_MI_G_DMC3_CU_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1A_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1B_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH,
	QCH_CON_LH_AST_MI_G_NOCL2A_QCH,
	QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH,
	QCH_CON_LH_AST_SI_G_DMC0_CU_QCH,
	QCH_CON_LH_AST_SI_G_DMC1_CU_QCH,
	QCH_CON_LH_AST_SI_G_DMC2_CU_QCH,
	QCH_CON_LH_AST_SI_G_DMC3_CU_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH,
	QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH,
	QCH_CON_LH_ATB_MI_T_BDU_CD_QCH,
	QCH_CON_LH_ATB_MI_T_SLC_CD_QCH,
	QCH_CON_LH_ATB_SI_T_BDU_QCH,
	QCH_CON_LH_ATB_SI_T_BDU_CD_QCH,
	QCH_CON_LH_ATB_SI_T_SLC_QCH,
	QCH_CON_LH_ATB_SI_T_SLC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_EH_CD_QCH,
	QCH_CON_LH_AXI_MI_P_GIC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH,
	QCH_CON_LH_AXI_MI_P_MISC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH,
	QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH,
	QCH_CON_LH_AXI_SI_P_EH_CD_QCH,
	QCH_CON_LH_AXI_SI_P_GIC_CD_QCH,
	QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH,
	QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH,
	QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH,
	QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH,
	QCH_CON_LH_AXI_SI_P_MISC_CD_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH,
	QCH_CON_NOCL0_CMU_NOCL0_QCH,
	QCH_CON_PPC_CCI_M1_CYCLE_QCH,
	QCH_CON_PPC_CCI_M1_EVENT_QCH,
	QCH_CON_PPC_CCI_M2_EVENT_QCH,
	QCH_CON_PPC_CCI_M3_EVENT_QCH,
	QCH_CON_PPC_CCI_M4_EVENT_QCH,
	QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH,
	QCH_CON_PPC_CPUCL0_D0_EVENT_QCH,
	QCH_CON_PPC_CPUCL0_D1_EVENT_QCH,
	DMYQCH_CON_PPC_DBG_CC_QCH,
	QCH_CON_PPC_EH_CYCLE_QCH,
	QCH_CON_PPC_EH_EVENT_QCH,
	QCH_CON_PPC_IO_CYCLE_QCH,
	QCH_CON_PPC_IO_EVENT_QCH,
	QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH,
	QCH_CON_PPC_NOCL1A_M0_EVENT_QCH,
	QCH_CON_PPC_NOCL1A_M1_EVENT_QCH,
	QCH_CON_PPC_NOCL1A_M2_EVENT_QCH,
	QCH_CON_PPC_NOCL1A_M3_EVENT_QCH,
	QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH,
	QCH_CON_PPC_NOCL1B_M0_EVENT_QCH,
	QCH_CON_PPMU_ACE_CPUCL0_D0_QCH,
	QCH_CON_PPMU_ACE_CPUCL0_D1_QCH,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SLC_CB_TOP_QCH,
	DMYQCH_CON_SLC_CH1_QCH,
	DMYQCH_CON_SLC_CH2_QCH,
	DMYQCH_CON_SLC_CH3_QCH,
	DMYQCH_CON_SLC_CH_TOP_QCH,
	QCH_CON_SLH_AXI_MI_G_NOCL0_QCH,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
	QCH_CON_SLH_AXI_SI_P_EH_QCH,
	QCH_CON_SLH_AXI_SI_P_GIC_QCH,
	QCH_CON_SLH_AXI_SI_P_MIF0_QCH,
	QCH_CON_SLH_AXI_SI_P_MIF1_QCH,
	QCH_CON_SLH_AXI_SI_P_MIF2_QCH,
	QCH_CON_SLH_AXI_SI_P_MIF3_QCH,
	QCH_CON_SLH_AXI_SI_P_MISC_QCH,
	QCH_CON_SLH_AXI_SI_P_PERIC0_QCH,
	QCH_CON_SLH_AXI_SI_P_PERIC1_QCH,
	QCH_CON_SYSREG_NOCL0_QCH,
	QCH_CON_TREX_D_NOCL0_QCH,
	QCH_CON_TREX_P_NOCL0_QCH,
	DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH,
	QCH_CON_D_TZPC_NOCL1A_QCH,
	QCH_CON_GPC_NOCL1A_QCH,
	QCH_CON_LH_ACEL_MI_D0_G3D_QCH,
	QCH_CON_LH_ACEL_MI_D1_G3D_QCH,
	QCH_CON_LH_ACEL_MI_D2_G3D_QCH,
	QCH_CON_LH_ACEL_MI_D3_G3D_QCH,
	QCH_CON_LH_ACEL_MI_D_TPU_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1A_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH,
	QCH_CON_LH_AXI_MI_D0_AUR_QCH,
	QCH_CON_LH_AXI_MI_D1_AUR_QCH,
	QCH_CON_LH_AXI_MI_P_AUR_CD_QCH,
	QCH_CON_LH_AXI_MI_P_G3D_CD_QCH,
	QCH_CON_LH_AXI_MI_P_TPU_CD_QCH,
	QCH_CON_LH_AXI_SI_P_AUR_CD_QCH,
	QCH_CON_LH_AXI_SI_P_G3D_CD_QCH,
	QCH_CON_LH_AXI_SI_P_TPU_CD_QCH,
	QCH_CON_NOCL1A_CMU_NOCL1A_QCH,
	QCH_CON_PPCFW_G3D0_QCH,
	QCH_CON_PPCFW_G3D1_QCH,
	QCH_CON_PPC_AUR_D0_CYCLE_QCH,
	QCH_CON_PPC_AUR_D0_EVENT_QCH,
	QCH_CON_PPC_AUR_D1_EVENT_QCH,
	QCH_CON_PPC_G3D_D0_CYCLE_QCH,
	QCH_CON_PPC_G3D_D0_EVENT_QCH,
	QCH_CON_PPC_G3D_D1_EVENT_QCH,
	QCH_CON_PPC_G3D_D2_EVENT_QCH,
	QCH_CON_PPC_G3D_D3_EVENT_QCH,
	QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH,
	QCH_CON_PPC_NOCL2A_M0_EVENT_QCH,
	QCH_CON_PPC_NOCL2A_M1_EVENT_QCH,
	QCH_CON_PPC_NOCL2A_M2_EVENT_QCH,
	QCH_CON_PPC_NOCL2A_M3_EVENT_QCH,
	QCH_CON_PPC_TPU_CYCLE_QCH,
	QCH_CON_PPC_TPU_EVENT_QCH,
	QCH_CON_SLH_AXI_SI_P_AUR_QCH,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH,
	QCH_CON_SLH_AXI_SI_P_TPU_QCH,
	QCH_CON_SSMT_G3D0_QCH,
	QCH_CON_SSMT_G3D1_QCH,
	QCH_CON_SSMT_G3D2_QCH,
	QCH_CON_SSMT_G3D3_QCH,
	QCH_CON_SYSMMU_G3D_QCH_D0,
	QCH_CON_SYSMMU_G3D_QCH_D1,
	QCH_CON_SYSMMU_G3D_QCH_D2,
	QCH_CON_SYSMMU_G3D_QCH_D3,
	QCH_CON_SYSMMU_G3D_QCH_MPTW,
	QCH_CON_SYSREG_NOCL1A_QCH,
	QCH_CON_TREX_D_NOCL1A_QCH,
	QCH_CON_TREX_P_NOCL1A_QCH,
	DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH,
	QCH_CON_D_TZPC_NOCL1B_QCH,
	QCH_CON_GPC_NOCL1B_QCH,
	QCH_CON_LH_ACEL_MI_D_HSI0_QCH,
	QCH_CON_LH_ACEL_MI_D_HSI1_QCH,
	QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1B_QCH,
	QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH,
	QCH_CON_LH_AXI_MI_D_AOC_QCH,
	QCH_CON_LH_AXI_MI_D_APM_QCH,
	QCH_CON_LH_AXI_MI_D_GSA_QCH,
	QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH,
	QCH_CON_LH_AXI_MI_P_AOC_CD_QCH,
	QCH_CON_LH_AXI_MI_P_GSA_CD_QCH,
	QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH,
	QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH,
	QCH_CON_LH_AXI_SI_P_AOC_CD_QCH,
	QCH_CON_LH_AXI_SI_P_GSA_CD_QCH,
	QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH,
	QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH,
	QCH_CON_NOCL1B_CMU_NOCL1B_QCH,
	QCH_CON_PPC_AOC_CYCLE_QCH,
	QCH_CON_PPC_AOC_EVENT_QCH,
	QCH_CON_SLH_AXI_MI_G_CSSYS_QCH,
	QCH_CON_SLH_AXI_SI_P_AOC_QCH,
	QCH_CON_SLH_AXI_SI_P_GSA_QCH,
	QCH_CON_SLH_AXI_SI_P_HSI0_QCH,
	QCH_CON_SLH_AXI_SI_P_HSI1_QCH,
	QCH_CON_SYSREG_NOCL1B_QCH,
	QCH_CON_TREX_D_NOCL1B_QCH,
	QCH_CON_TREX_P_NOCL1B_QCH,
	DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH,
	QCH_CON_D_TZPC_NOCL2A_QCH,
	QCH_CON_GPC_NOCL2A_QCH,
	QCH_CON_LH_ACEL_MI_D2_G2D_QCH,
	QCH_CON_LH_ACEL_MI_D_HSI2_QCH,
	QCH_CON_LH_ACEL_MI_D_MISC_QCH,
	QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH,
	QCH_CON_LH_AST_SI_G_NOCL2A_QCH,
	QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH,
	QCH_CON_LH_AXI_MI_D0_CSIS_QCH,
	QCH_CON_LH_AXI_MI_D0_DPU_QCH,
	QCH_CON_LH_AXI_MI_D0_G2D_QCH,
	QCH_CON_LH_AXI_MI_D0_GDC_QCH,
	QCH_CON_LH_AXI_MI_D0_MCSC_QCH,
	QCH_CON_LH_AXI_MI_D0_MFC_QCH,
	QCH_CON_LH_AXI_MI_D0_TNR_QCH,
	QCH_CON_LH_AXI_MI_D1_CSIS_QCH,
	QCH_CON_LH_AXI_MI_D1_DPU_QCH,
	QCH_CON_LH_AXI_MI_D1_G2D_QCH,
	QCH_CON_LH_AXI_MI_D1_GDC_QCH,
	QCH_CON_LH_AXI_MI_D1_MCSC_QCH,
	QCH_CON_LH_AXI_MI_D1_MFC_QCH,
	QCH_CON_LH_AXI_MI_D1_TNR_QCH,
	QCH_CON_LH_AXI_MI_D2_DPU_QCH,
	QCH_CON_LH_AXI_MI_D2_GDC_QCH,
	QCH_CON_LH_AXI_MI_D2_MCSC_QCH,
	QCH_CON_LH_AXI_MI_D2_TNR_QCH,
	QCH_CON_LH_AXI_MI_D3_TNR_QCH,
	QCH_CON_LH_AXI_MI_D4_TNR_QCH,
	QCH_CON_LH_AXI_MI_D_BO_QCH,
	QCH_CON_LH_AXI_MI_D_DNS_QCH,
	QCH_CON_LH_AXI_MI_D_G3AA_QCH,
	QCH_CON_LH_AXI_MI_D_IPP_QCH,
	QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH,
	QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH,
	QCH_CON_NOCL2A_CMU_NOCL2A_QCH,
	QCH_CON_SLH_AXI_SI_P_BO_QCH,
	QCH_CON_SLH_AXI_SI_P_CSIS_QCH,
	QCH_CON_SLH_AXI_SI_P_DISP_QCH,
	QCH_CON_SLH_AXI_SI_P_DNS_QCH,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH,
	QCH_CON_SLH_AXI_SI_P_G2D_QCH,
	QCH_CON_SLH_AXI_SI_P_G3AA_QCH,
	QCH_CON_SLH_AXI_SI_P_GDC_QCH,
	QCH_CON_SLH_AXI_SI_P_HSI2_QCH,
	QCH_CON_SLH_AXI_SI_P_IPP_QCH,
	QCH_CON_SLH_AXI_SI_P_ITP_QCH,
	QCH_CON_SLH_AXI_SI_P_MCSC_QCH,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH,
	QCH_CON_SLH_AXI_SI_P_PDP_QCH,
	QCH_CON_SLH_AXI_SI_P_TNR_QCH,
	QCH_CON_SYSREG_NOCL2A_QCH,
	QCH_CON_TREX_D_NOCL2A_QCH,
	QCH_CON_TREX_P_NOCL2A_QCH,
	QCH_CON_D_TZPC_PDP_QCH,
	QCH_CON_GPC_PDP_QCH,
	QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH,
	QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH,
	QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH,
	QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH,
	QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH,
	QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH,
	QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH,
	QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH,
	QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH,
	QCH_CON_PDP_CMU_PDP_QCH,
	QCH_CON_PDP_TOP_QCH_C2_PDP,
	QCH_CON_PDP_TOP_QCH_PDP_TOP,
	QCH_CON_PPMU_VRA_QCH,
	QCH_CON_QE_PDP_AF0_QCH,
	QCH_CON_QE_PDP_AF1_QCH,
	QCH_CON_QE_PDP_STAT0_QCH,
	QCH_CON_QE_PDP_STAT1_QCH,
	QCH_CON_QE_VRA_QCH,
	QCH_CON_SLH_AXI_MI_P_PDP_QCH,
	QCH_CON_SSMT_PDP_STAT_QCH,
	QCH_CON_SSMT_VRA_QCH,
	QCH_CON_SYSREG_PDP_QCH,
	QCH_CON_VRA_QCH,
	QCH_CON_D_TZPC_PERIC0_QCH,
	QCH_CON_GPC_PERIC0_QCH,
	QCH_CON_GPIO_PERIC0_QCH,
	DMYQCH_CON_I3C1_QCH_SCLK,
	QCH_CON_I3C1_QCH_PCLK,
	DMYQCH_CON_I3C2_QCH_SCLK,
	QCH_CON_I3C2_QCH_PCLK,
	DMYQCH_CON_I3C3_QCH_SCLK,
	QCH_CON_I3C3_QCH_PCLK,
	DMYQCH_CON_I3C4_QCH_SCLK,
	QCH_CON_I3C4_QCH_PCLK,
	DMYQCH_CON_I3C5_QCH_SCLK,
	QCH_CON_I3C5_QCH_PCLK,
	DMYQCH_CON_I3C6_QCH_SCLK,
	QCH_CON_I3C6_QCH_PCLK,
	DMYQCH_CON_I3C7_QCH_SCLK,
	QCH_CON_I3C7_QCH_PCLK,
	DMYQCH_CON_I3C8_QCH_SCLK,
	QCH_CON_I3C8_QCH_PCLK,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH,
	QCH_CON_PERIC0_CMU_PERIC0_QCH,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH,
	QCH_CON_SYSREG_PERIC0_QCH,
	QCH_CON_USI0_UART_QCH,
	QCH_CON_USI14_USI_QCH,
	QCH_CON_USI1_USI_QCH,
	QCH_CON_USI2_USI_QCH,
	QCH_CON_USI3_USI_QCH,
	QCH_CON_USI4_USI_QCH,
	QCH_CON_USI5_USI_QCH,
	QCH_CON_USI6_USI_QCH,
	QCH_CON_USI7_USI_QCH,
	QCH_CON_USI8_USI_QCH,
	QCH_CON_D_TZPC_PERIC1_QCH,
	QCH_CON_GPC_PERIC1_QCH,
	QCH_CON_GPIO_PERIC1_QCH,
	DMYQCH_CON_I3C0_QCH_SCLK,
	QCH_CON_I3C0_QCH_PCLK,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH,
	QCH_CON_PERIC1_CMU_PERIC1_QCH,
	QCH_CON_PWM_QCH,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH,
	QCH_CON_SYSREG_PERIC1_QCH,
	QCH_CON_USI0_USI_QCH,
	QCH_CON_USI10_USI_QCH,
	QCH_CON_USI11_USI_QCH,
	QCH_CON_USI12_USI_QCH,
	QCH_CON_USI13_USI_QCH,
	QCH_CON_USI15_USI_QCH,
	QCH_CON_USI16_USI_QCH,
	QCH_CON_USI9_USI_QCH,
	DMYQCH_CON_BIS_S2D_QCH,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH,
	QCH_CON_S2D_CMU_S2D_QCH,
	QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH,
	QCH_CON_D_TZPC_TNR_QCH,
	QCH_CON_GPC_TNR_QCH,
	QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH,
	QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH,
	QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH,
	QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH,
	QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH,
	QCH_CON_LH_AXI_SI_D0_TNR_QCH,
	QCH_CON_LH_AXI_SI_D1_TNR_QCH,
	QCH_CON_LH_AXI_SI_D2_TNR_QCH,
	QCH_CON_LH_AXI_SI_D3_TNR_QCH,
	QCH_CON_LH_AXI_SI_D4_TNR_QCH,
	QCH_CON_PPMU_D0_TNR_QCH,
	QCH_CON_PPMU_D1_TNR_QCH,
	QCH_CON_PPMU_D2_TNR_QCH,
	QCH_CON_PPMU_D3_TNR_QCH,
	QCH_CON_PPMU_D4_TNR_QCH,
	QCH_CON_PPMU_D5_TNR_QCH,
	QCH_CON_PPMU_D6_TNR_QCH,
	QCH_CON_PPMU_D7_TNR_QCH,
	QCH_CON_PPMU_D8_TNR_QCH,
	QCH_CON_QE_D0_TNR_QCH,
	QCH_CON_QE_D1_TNR_QCH,
	QCH_CON_QE_D5_TNR_QCH,
	QCH_CON_QE_D6_TNR_QCH,
	QCH_CON_QE_D7_TNR_QCH,
	QCH_CON_QE_D8_TNR_QCH,
	QCH_CON_SLH_AXI_MI_P_TNR_QCH,
	QCH_CON_SSMT_D0_TNR_QCH,
	QCH_CON_SSMT_D1_TNR_QCH,
	QCH_CON_SSMT_D2_TNR_QCH,
	QCH_CON_SSMT_D3_TNR_QCH,
	QCH_CON_SSMT_D4_TNR_QCH,
	QCH_CON_SSMT_D5_TNR_QCH,
	QCH_CON_SSMT_D6_TNR_QCH,
	QCH_CON_SSMT_D7_TNR_QCH,
	QCH_CON_SSMT_D8_TNR_QCH,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2,
	QCH_CON_SYSREG_TNR_QCH,
	QCH_CON_TNR_QCH_C2,
	QCH_CON_TNR_QCH_ACLK,
	QCH_CON_TNR_CMU_TNR_QCH,
	QCH_CON_BUSIF_HPMTPU_QCH,
	QCH_CON_D_TZPC_TPU_QCH,
	QCH_CON_GPC_TPU_QCH,
	QCH_CON_LH_ACEL_SI_D_TPU_QCH,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH,
	QCH_CON_LH_AXI_MI_P_TPU_CU_QCH,
	QCH_CON_LH_AXI_SI_P_TPU_CU_QCH,
	QCH_CON_PPMU_TPU_QCH,
	QCH_CON_SLH_AXI_MI_P_TPU_QCH,
	QCH_CON_SSMT_TPU_QCH,
	QCH_CON_SYSMMU_TPU_QCH_S1,
	QCH_CON_SYSMMU_TPU_QCH_S2,
	QCH_CON_SYSREG_TPU_QCH,
	DMYQCH_CON_TPU_QCH,
	QCH_CON_TPU_CMU_TPU_QCH,
	AOC_CMU_AOC_CONTROLLER_OPTION,
	APM_CMU_APM_CONTROLLER_OPTION,
	AUR_CMU_AUR_CONTROLLER_OPTION,
	BO_CMU_BO_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION,
	CSIS_CMU_CSIS_CONTROLLER_OPTION,
	DISP_CMU_DISP_CONTROLLER_OPTION,
	DNS_CMU_DNS_CONTROLLER_OPTION,
	DPU_CMU_DPU_CONTROLLER_OPTION,
	EH_CMU_EH_CONTROLLER_OPTION,
	G2D_CMU_G2D_CONTROLLER_OPTION,
	G3AA_CMU_G3AA_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION,
	GDC_CMU_GDC_CONTROLLER_OPTION,
	GSACORE_CMU_GSACORE_CONTROLLER_OPTION,
	GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION,
	HSI0_CMU_HSI0_CONTROLLER_OPTION,
	HSI1_CMU_HSI1_CONTROLLER_OPTION,
	HSI2_CMU_HSI2_CONTROLLER_OPTION,
	IPP_CMU_IPP_CONTROLLER_OPTION,
	ITP_CMU_ITP_CONTROLLER_OPTION,
	MCSC_CMU_MCSC_CONTROLLER_OPTION,
	MFC_CMU_MFC_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MISC_CMU_MISC_CONTROLLER_OPTION,
	NOCL0_CMU_NOCL0_CONTROLLER_OPTION,
	NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION,
	NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION,
	NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION,
	NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION,
	NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION,
	NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION,
	NOCL2A_CMU_NOCL2A_CONTROLLER_OPTION,
	PDP_CMU_PDP_CONTROLLER_OPTION,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	S2D_CMU_S2D_CONTROLLER_OPTION,
	TNR_CMU_TNR_CONTROLLER_OPTION,
	TPU_CMU_TPU_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	PLL_LOCKTIME_PLL_AUR_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	PLL_CON3_PLL_AUR_ENABLE,
	PLL_CON3_PLL_AUR_STABLE,
	PLL_CON3_PLL_AUR_DIV_P,
	PLL_CON3_PLL_AUR_DIV_M,
	PLL_CON3_PLL_AUR_DIV_S,
	PLL_CON4_PLL_AUR_ICP,
	PLL_CON4_PLL_AUR_LOCK_CON_IN,
	PLL_CON4_PLL_AUR_LOCK_CON_OUT,
	PLL_CON4_PLL_AUR_LOCK_CON_DLY,
	PLL_CON4_PLL_AUR_AFC_ENB,
	PLL_CON4_PLL_AUR_EXT_AFC,
	DBG_NFO_PLL_AUR_AFC_CODE,
	PLL_CON4_PLL_AUR_FOUT_MASK,
	PLL_CON4_PLL_AUR_RSEL,
	PLL_CON4_PLL_AUR_BYPASS,
	PLL_CON0_PLL_AUR_MUX_SEL,
	PLL_CON0_PLL_AUR_MUX_BUSY,
	PLL_LOCKTIME_PLL_AUR_RESET_REQ_TIME,
	PLL_CON1_PLL_AUR_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_AUR_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_AUR_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_AUR_USE_HW_LOCK_DET,
	PLL_CON3_PLL_AUR_LOCK_FAIL,
	PLL_CON3_PLL_AUR_USE_LOCK_FAIL,
	PLL_CON1_PLL_AUR_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_AUR_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_AUR_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_AUR_AUTO_PLL_CTRL,
	DBG_NFO_PLL_AUR_DEBUG_INFO,
	PLL_CON2_PLL_AUR_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_AUR_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_AUR_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_AUR_LOCK_EN,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_CON4_PLL_SHARED0_ICP,
	PLL_CON4_PLL_SHARED0_LOCK_CON_IN,
	PLL_CON4_PLL_SHARED0_LOCK_CON_OUT,
	PLL_CON4_PLL_SHARED0_LOCK_CON_DLY,
	PLL_CON4_PLL_SHARED0_AFC_ENB,
	PLL_CON4_PLL_SHARED0_EXT_AFC,
	DBG_NFO_PLL_SHARED0_AFC_CODE,
	PLL_CON4_PLL_SHARED0_FOUT_MASK,
	PLL_CON4_PLL_SHARED0_RSEL,
	PLL_CON4_PLL_SHARED0_BYPASS,
	PLL_CON0_PLL_SHARED0_MUX_SEL,
	PLL_CON0_PLL_SHARED0_MUX_BUSY,
	PLL_LOCKTIME_PLL_SHARED0_RESET_REQ_TIME,
	PLL_CON1_PLL_SHARED0_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_SHARED0_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_SHARED0_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_SHARED0_USE_HW_LOCK_DET,
	PLL_CON3_PLL_SHARED0_LOCK_FAIL,
	PLL_CON3_PLL_SHARED0_USE_LOCK_FAIL,
	PLL_CON1_PLL_SHARED0_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_SHARED0_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_SHARED0_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_SHARED0_AUTO_PLL_CTRL,
	DBG_NFO_PLL_SHARED0_DEBUG_INFO,
	PLL_CON2_PLL_SHARED0_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_SHARED0_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_SHARED0_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_SHARED0_LOCK_EN,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_CON4_PLL_SHARED1_ICP,
	PLL_CON4_PLL_SHARED1_LOCK_CON_IN,
	PLL_CON4_PLL_SHARED1_LOCK_CON_OUT,
	PLL_CON4_PLL_SHARED1_LOCK_CON_DLY,
	PLL_CON4_PLL_SHARED1_AFC_ENB,
	PLL_CON4_PLL_SHARED1_EXT_AFC,
	DBG_NFO_PLL_SHARED1_AFC_CODE,
	PLL_CON4_PLL_SHARED1_FOUT_MASK,
	PLL_CON4_PLL_SHARED1_RSEL,
	PLL_CON4_PLL_SHARED1_BYPASS,
	PLL_CON0_PLL_SHARED1_MUX_SEL,
	PLL_CON0_PLL_SHARED1_MUX_BUSY,
	PLL_LOCKTIME_PLL_SHARED1_RESET_REQ_TIME,
	PLL_CON1_PLL_SHARED1_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_SHARED1_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_SHARED1_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_SHARED1_USE_HW_LOCK_DET,
	PLL_CON3_PLL_SHARED1_LOCK_FAIL,
	PLL_CON3_PLL_SHARED1_USE_LOCK_FAIL,
	PLL_CON1_PLL_SHARED1_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_SHARED1_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_SHARED1_AUTO_PLL_CTRL,
	DBG_NFO_PLL_SHARED1_DEBUG_INFO,
	PLL_CON2_PLL_SHARED1_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_SHARED1_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_SHARED1_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_SHARED1_LOCK_EN,
	PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED2_ENABLE,
	PLL_CON3_PLL_SHARED2_STABLE,
	PLL_CON3_PLL_SHARED2_DIV_P,
	PLL_CON3_PLL_SHARED2_DIV_M,
	PLL_CON3_PLL_SHARED2_DIV_S,
	PLL_CON4_PLL_SHARED2_ICP,
	PLL_CON4_PLL_SHARED2_LOCK_CON_IN,
	PLL_CON4_PLL_SHARED2_LOCK_CON_OUT,
	PLL_CON4_PLL_SHARED2_LOCK_CON_DLY,
	PLL_CON4_PLL_SHARED2_AFC_ENB,
	PLL_CON4_PLL_SHARED2_EXT_AFC,
	DBG_NFO_PLL_SHARED2_AFC_CODE,
	PLL_CON4_PLL_SHARED2_FOUT_MASK,
	PLL_CON4_PLL_SHARED2_RSEL,
	PLL_CON4_PLL_SHARED2_BYPASS,
	PLL_CON0_PLL_SHARED2_MUX_SEL,
	PLL_CON0_PLL_SHARED2_MUX_BUSY,
	PLL_LOCKTIME_PLL_SHARED2_RESET_REQ_TIME,
	PLL_CON1_PLL_SHARED2_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_SHARED2_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_SHARED2_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_SHARED2_USE_HW_LOCK_DET,
	PLL_CON3_PLL_SHARED2_LOCK_FAIL,
	PLL_CON3_PLL_SHARED2_USE_LOCK_FAIL,
	PLL_CON1_PLL_SHARED2_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_SHARED2_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_SHARED2_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_SHARED2_AUTO_PLL_CTRL,
	DBG_NFO_PLL_SHARED2_DEBUG_INFO,
	PLL_CON2_PLL_SHARED2_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_SHARED2_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_SHARED2_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_SHARED2_LOCK_EN,
	PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED3_ENABLE,
	PLL_CON3_PLL_SHARED3_STABLE,
	PLL_CON3_PLL_SHARED3_DIV_P,
	PLL_CON3_PLL_SHARED3_DIV_M,
	PLL_CON3_PLL_SHARED3_DIV_S,
	PLL_CON4_PLL_SHARED3_ICP,
	PLL_CON4_PLL_SHARED3_LOCK_CON_IN,
	PLL_CON4_PLL_SHARED3_LOCK_CON_OUT,
	PLL_CON4_PLL_SHARED3_LOCK_CON_DLY,
	PLL_CON4_PLL_SHARED3_AFC_ENB,
	PLL_CON4_PLL_SHARED3_EXT_AFC,
	DBG_NFO_PLL_SHARED3_AFC_CODE,
	PLL_CON4_PLL_SHARED3_FOUT_MASK,
	PLL_CON4_PLL_SHARED3_RSEL,
	PLL_CON4_PLL_SHARED3_BYPASS,
	PLL_CON0_PLL_SHARED3_MUX_SEL,
	PLL_CON0_PLL_SHARED3_MUX_BUSY,
	PLL_LOCKTIME_PLL_SHARED3_RESET_REQ_TIME,
	PLL_CON1_PLL_SHARED3_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_SHARED3_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_SHARED3_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_SHARED3_USE_HW_LOCK_DET,
	PLL_CON3_PLL_SHARED3_LOCK_FAIL,
	PLL_CON3_PLL_SHARED3_USE_LOCK_FAIL,
	PLL_CON1_PLL_SHARED3_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_SHARED3_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_SHARED3_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_SHARED3_AUTO_PLL_CTRL,
	DBG_NFO_PLL_SHARED3_DEBUG_INFO,
	PLL_CON2_PLL_SHARED3_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_SHARED3_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_SHARED3_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_SHARED3_LOCK_EN,
	PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME,
	PLL_CON3_PLL_SPARE_ENABLE,
	PLL_CON3_PLL_SPARE_STABLE,
	PLL_CON3_PLL_SPARE_DIV_P,
	PLL_CON3_PLL_SPARE_DIV_M,
	PLL_CON3_PLL_SPARE_DIV_S,
	PLL_CON4_PLL_SPARE_ICP,
	PLL_CON4_PLL_SPARE_LOCK_CON_IN,
	PLL_CON4_PLL_SPARE_LOCK_CON_OUT,
	PLL_CON4_PLL_SPARE_LOCK_CON_DLY,
	PLL_CON4_PLL_SPARE_AFC_ENB,
	PLL_CON4_PLL_SPARE_EXT_AFC,
	DBG_NFO_PLL_SPARE_AFC_CODE,
	PLL_CON4_PLL_SPARE_FOUT_MASK,
	PLL_CON4_PLL_SPARE_RSEL,
	PLL_CON4_PLL_SPARE_BYPASS,
	PLL_CON0_PLL_SPARE_MUX_SEL,
	PLL_CON0_PLL_SPARE_MUX_BUSY,
	PLL_LOCKTIME_PLL_SPARE_RESET_REQ_TIME,
	PLL_CON1_PLL_SPARE_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_SPARE_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_SPARE_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_SPARE_USE_HW_LOCK_DET,
	PLL_CON3_PLL_SPARE_LOCK_FAIL,
	PLL_CON3_PLL_SPARE_USE_LOCK_FAIL,
	PLL_CON1_PLL_SPARE_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_SPARE_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_SPARE_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_SPARE_AUTO_PLL_CTRL,
	DBG_NFO_PLL_SPARE_DEBUG_INFO,
	PLL_CON2_PLL_SPARE_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_SPARE_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_SPARE_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_SPARE_LOCK_EN,
	PLL_LOCKTIME_PLL_LF_MIF_PLL_LOCK_TIME,
	PLL_CON3_PLL_LF_MIF_ENABLE,
	PLL_CON3_PLL_LF_MIF_STABLE,
	PLL_CON3_PLL_LF_MIF_DIV_P,
	PLL_CON3_PLL_LF_MIF_DIV_M,
	PLL_CON3_PLL_LF_MIF_DIV_S,
	PLL_CON4_PLL_LF_MIF_ICP,
	PLL_CON4_PLL_LF_MIF_LOCK_CON_IN,
	PLL_CON4_PLL_LF_MIF_LOCK_CON_OUT,
	PLL_CON4_PLL_LF_MIF_LOCK_CON_DLY,
	PLL_CON4_PLL_LF_MIF_AFC_ENB,
	PLL_CON4_PLL_LF_MIF_EXT_AFC,
	DBG_NFO_PLL_LF_MIF_AFC_CODE,
	PLL_CON4_PLL_LF_MIF_FOUT_MASK,
	PLL_CON4_PLL_LF_MIF_RSEL,
	PLL_CON4_PLL_LF_MIF_BYPASS,
	PLL_CON0_PLL_LF_MIF_MUX_SEL,
	PLL_CON0_PLL_LF_MIF_MUX_BUSY,
	PLL_LOCKTIME_PLL_LF_MIF_RESET_REQ_TIME,
	PLL_CON1_PLL_LF_MIF_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_LF_MIF_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_LF_MIF_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_LF_MIF_USE_HW_LOCK_DET,
	PLL_CON3_PLL_LF_MIF_LOCK_FAIL,
	PLL_CON3_PLL_LF_MIF_USE_LOCK_FAIL,
	PLL_CON1_PLL_LF_MIF_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_LF_MIF_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_LF_MIF_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_LF_MIF_AUTO_PLL_CTRL,
	DBG_NFO_PLL_LF_MIF_DEBUG_INFO,
	PLL_CON2_PLL_LF_MIF_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_LF_MIF_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_LF_MIF_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_LF_MIF_LOCK_EN,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL0_ENABLE,
	PLL_CON3_PLL_CPUCL0_STABLE,
	PLL_CON3_PLL_CPUCL0_DIV_P,
	PLL_CON3_PLL_CPUCL0_DIV_M,
	PLL_CON3_PLL_CPUCL0_DIV_S,
	PLL_CON4_PLL_CPUCL0_ICP,
	PLL_CON4_PLL_CPUCL0_LOCK_CON_IN,
	PLL_CON4_PLL_CPUCL0_LOCK_CON_OUT,
	PLL_CON4_PLL_CPUCL0_LOCK_CON_DLY,
	PLL_CON4_PLL_CPUCL0_AFC_ENB,
	PLL_CON4_PLL_CPUCL0_EXT_AFC,
	DBG_NFO_PLL_CPUCL0_AFC_CODE,
	PLL_CON4_PLL_CPUCL0_FOUT_MASK,
	PLL_CON4_PLL_CPUCL0_RSEL,
	PLL_CON4_PLL_CPUCL0_BYPASS,
	PLL_CON0_PLL_CPUCL0_MUX_SEL,
	PLL_CON0_PLL_CPUCL0_MUX_BUSY,
	PLL_LOCKTIME_PLL_CPUCL0_RESET_REQ_TIME,
	PLL_CON1_PLL_CPUCL0_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_CPUCL0_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_CPUCL0_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_CPUCL0_USE_HW_LOCK_DET,
	PLL_CON3_PLL_CPUCL0_LOCK_FAIL,
	PLL_CON3_PLL_CPUCL0_USE_LOCK_FAIL,
	PLL_CON1_PLL_CPUCL0_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_CPUCL0_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_CPUCL0_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_CPUCL0_AUTO_PLL_CTRL,
	DBG_NFO_PLL_CPUCL0_DEBUG_INFO,
	PLL_CON2_PLL_CPUCL0_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_CPUCL0_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_CPUCL0_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_CPUCL0_LOCK_EN,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL1_ENABLE,
	PLL_CON3_PLL_CPUCL1_STABLE,
	PLL_CON3_PLL_CPUCL1_DIV_P,
	PLL_CON3_PLL_CPUCL1_DIV_M,
	PLL_CON3_PLL_CPUCL1_DIV_S,
	PLL_CON4_PLL_CPUCL1_ICP,
	PLL_CON4_PLL_CPUCL1_LOCK_CON_IN,
	PLL_CON4_PLL_CPUCL1_LOCK_CON_OUT,
	PLL_CON4_PLL_CPUCL1_LOCK_CON_DLY,
	PLL_CON4_PLL_CPUCL1_AFC_ENB,
	PLL_CON4_PLL_CPUCL1_EXT_AFC,
	DBG_NFO_PLL_CPUCL1_AFC_CODE,
	PLL_CON4_PLL_CPUCL1_FOUT_MASK,
	PLL_CON4_PLL_CPUCL1_RSEL,
	PLL_CON4_PLL_CPUCL1_BYPASS,
	PLL_CON0_PLL_CPUCL1_MUX_SEL,
	PLL_CON0_PLL_CPUCL1_MUX_BUSY,
	PLL_LOCKTIME_PLL_CPUCL1_RESET_REQ_TIME,
	PLL_CON1_PLL_CPUCL1_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_CPUCL1_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_CPUCL1_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_CPUCL1_USE_HW_LOCK_DET,
	PLL_CON3_PLL_CPUCL1_LOCK_FAIL,
	PLL_CON3_PLL_CPUCL1_USE_LOCK_FAIL,
	PLL_CON1_PLL_CPUCL1_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_CPUCL1_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_CPUCL1_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_CPUCL1_AUTO_PLL_CTRL,
	DBG_NFO_PLL_CPUCL1_DEBUG_INFO,
	PLL_CON2_PLL_CPUCL1_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_CPUCL1_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_CPUCL1_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_CPUCL1_LOCK_EN,
	PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL2_ENABLE,
	PLL_CON3_PLL_CPUCL2_STABLE,
	PLL_CON3_PLL_CPUCL2_DIV_P,
	PLL_CON3_PLL_CPUCL2_DIV_M,
	PLL_CON3_PLL_CPUCL2_DIV_S,
	PLL_CON4_PLL_CPUCL2_ICP,
	PLL_CON4_PLL_CPUCL2_LOCK_CON_IN,
	PLL_CON4_PLL_CPUCL2_LOCK_CON_OUT,
	PLL_CON4_PLL_CPUCL2_LOCK_CON_DLY,
	PLL_CON4_PLL_CPUCL2_AFC_ENB,
	PLL_CON4_PLL_CPUCL2_EXT_AFC,
	DBG_NFO_PLL_CPUCL2_AFC_CODE,
	PLL_CON4_PLL_CPUCL2_FOUT_MASK,
	PLL_CON4_PLL_CPUCL2_RSEL,
	PLL_CON4_PLL_CPUCL2_BYPASS,
	PLL_CON0_PLL_CPUCL2_MUX_SEL,
	PLL_CON0_PLL_CPUCL2_MUX_BUSY,
	PLL_LOCKTIME_PLL_CPUCL2_RESET_REQ_TIME,
	PLL_CON1_PLL_CPUCL2_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_CPUCL2_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_CPUCL2_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_CPUCL2_USE_HW_LOCK_DET,
	PLL_CON3_PLL_CPUCL2_LOCK_FAIL,
	PLL_CON3_PLL_CPUCL2_USE_LOCK_FAIL,
	PLL_CON1_PLL_CPUCL2_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_CPUCL2_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_CPUCL2_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_CPUCL2_AUTO_PLL_CTRL,
	DBG_NFO_PLL_CPUCL2_DEBUG_INFO,
	PLL_CON2_PLL_CPUCL2_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_CPUCL2_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_CPUCL2_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_CPUCL2_LOCK_EN,
	PLL_CON6_PLL_CPUCL2_RESETB_REG,
	PLL_CON6_PLL_CPUCL2_VREG_CON,
	PLL_CON6_PLL_CPUCL2_VBGR_CON,
	PLL_CON6_PLL_CPUCL2_STABLE_REG,
	PLL_LOCKTIME_REG_PLL_CPUCL2_PLL_LOCK_TIME_REG,
	PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_ENABLE,
	PLL_CON3_PLL_G3D_STABLE,
	PLL_CON3_PLL_G3D_DIV_P,
	PLL_CON3_PLL_G3D_DIV_M,
	PLL_CON3_PLL_G3D_DIV_S,
	PLL_CON4_PLL_G3D_ICP,
	PLL_CON4_PLL_G3D_LOCK_CON_IN,
	PLL_CON4_PLL_G3D_LOCK_CON_OUT,
	PLL_CON4_PLL_G3D_LOCK_CON_DLY,
	PLL_CON4_PLL_G3D_AFC_ENB,
	PLL_CON4_PLL_G3D_EXT_AFC,
	DBG_NFO_PLL_G3D_AFC_CODE,
	PLL_CON4_PLL_G3D_FOUT_MASK,
	PLL_CON4_PLL_G3D_RSEL,
	PLL_CON4_PLL_G3D_BYPASS,
	PLL_CON0_PLL_G3D_MUX_SEL,
	PLL_CON0_PLL_G3D_MUX_BUSY,
	PLL_LOCKTIME_PLL_G3D_RESET_REQ_TIME,
	PLL_CON1_PLL_G3D_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_G3D_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_G3D_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_G3D_USE_HW_LOCK_DET,
	PLL_CON3_PLL_G3D_LOCK_FAIL,
	PLL_CON3_PLL_G3D_USE_LOCK_FAIL,
	PLL_CON1_PLL_G3D_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_G3D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_G3D_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_G3D_AUTO_PLL_CTRL,
	DBG_NFO_PLL_G3D_DEBUG_INFO,
	PLL_CON2_PLL_G3D_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_G3D_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_G3D_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_G3D_LOCK_EN,
	PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_L2_ENABLE,
	PLL_CON3_PLL_G3D_L2_STABLE,
	PLL_CON3_PLL_G3D_L2_DIV_P,
	PLL_CON3_PLL_G3D_L2_DIV_M,
	PLL_CON3_PLL_G3D_L2_DIV_S,
	PLL_CON4_PLL_G3D_L2_ICP,
	PLL_CON4_PLL_G3D_L2_LOCK_CON_IN,
	PLL_CON4_PLL_G3D_L2_LOCK_CON_OUT,
	PLL_CON4_PLL_G3D_L2_LOCK_CON_DLY,
	PLL_CON4_PLL_G3D_L2_AFC_ENB,
	PLL_CON4_PLL_G3D_L2_EXT_AFC,
	DBG_NFO_PLL_G3D_L2_AFC_CODE,
	PLL_CON4_PLL_G3D_L2_FOUT_MASK,
	PLL_CON4_PLL_G3D_L2_RSEL,
	PLL_CON4_PLL_G3D_L2_BYPASS,
	PLL_CON0_PLL_G3D_L2_MUX_SEL,
	PLL_CON0_PLL_G3D_L2_MUX_BUSY,
	PLL_LOCKTIME_PLL_G3D_L2_RESET_REQ_TIME,
	PLL_CON1_PLL_G3D_L2_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_G3D_L2_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_G3D_L2_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_G3D_L2_USE_HW_LOCK_DET,
	PLL_CON3_PLL_G3D_L2_LOCK_FAIL,
	PLL_CON3_PLL_G3D_L2_USE_LOCK_FAIL,
	PLL_CON1_PLL_G3D_L2_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_G3D_L2_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_G3D_L2_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_G3D_L2_AUTO_PLL_CTRL,
	DBG_NFO_PLL_G3D_L2_DEBUG_INFO,
	PLL_CON2_PLL_G3D_L2_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_G3D_L2_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_G3D_L2_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_G3D_L2_LOCK_EN,
	PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME,
	PLL_CON3_PLL_USB_ENABLE,
	PLL_CON3_PLL_USB_STABLE,
	PLL_CON3_PLL_USB_DIV_P,
	PLL_CON3_PLL_USB_DIV_M,
	PLL_CON3_PLL_USB_DIV_S,
	PLL_CON4_PLL_USB_ICP,
	PLL_CON4_PLL_USB_LOCK_CON_IN,
	PLL_CON4_PLL_USB_LOCK_CON_OUT,
	PLL_CON4_PLL_USB_LOCK_CON_DLY,
	PLL_CON4_PLL_USB_AFC_ENB,
	PLL_CON4_PLL_USB_EXT_AFC,
	DBG_NFO_PLL_USB_AFC_CODE,
	PLL_CON4_PLL_USB_FOUT_MASK,
	PLL_CON4_PLL_USB_RSEL,
	PLL_CON4_PLL_USB_BYPASS,
	PLL_CON0_PLL_USB_MUX_SEL,
	PLL_CON0_PLL_USB_MUX_BUSY,
	PLL_LOCKTIME_PLL_USB_RESET_REQ_TIME,
	PLL_CON1_PLL_USB_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_USB_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_USB_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_USB_USE_HW_LOCK_DET,
	PLL_CON3_PLL_USB_LOCK_FAIL,
	PLL_CON3_PLL_USB_USE_LOCK_FAIL,
	PLL_CON1_PLL_USB_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_USB_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_USB_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_USB_AUTO_PLL_CTRL,
	DBG_NFO_PLL_USB_DEBUG_INFO,
	PLL_CON2_PLL_USB_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_USB_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_USB_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_USB_LOCK_EN,
	PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_MAIN_ENABLE,
	PLL_CON3_PLL_MIF_MAIN_STABLE,
	PLL_CON3_PLL_MIF_MAIN_DIV_P,
	PLL_CON3_PLL_MIF_MAIN_DIV_M,
	PLL_CON3_PLL_MIF_MAIN_DIV_S,
	PLL_CON4_PLL_MIF_MAIN_ICP,
	PLL_CON4_PLL_MIF_MAIN_LOCK_CON_IN,
	PLL_CON4_PLL_MIF_MAIN_LOCK_CON_OUT,
	PLL_CON4_PLL_MIF_MAIN_LOCK_CON_DLY,
	PLL_CON4_PLL_MIF_MAIN_AFC_ENB,
	PLL_CON4_PLL_MIF_MAIN_EXT_AFC,
	DBG_NFO_PLL_MIF_MAIN_AFC_CODE,
	PLL_CON4_PLL_MIF_MAIN_FOUT_MASK,
	PLL_CON4_PLL_MIF_MAIN_RSEL,
	PLL_CON4_PLL_MIF_MAIN_BYPASS,
	PLL_CON0_PLL_MIF_MAIN_MUX_SEL,
	PLL_CON0_PLL_MIF_MAIN_MUX_BUSY,
	PLL_LOCKTIME_PLL_MIF_MAIN_RESET_REQ_TIME,
	PLL_CON1_PLL_MIF_MAIN_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_MIF_MAIN_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_MIF_MAIN_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_MIF_MAIN_USE_HW_LOCK_DET,
	PLL_CON3_PLL_MIF_MAIN_LOCK_FAIL,
	PLL_CON3_PLL_MIF_MAIN_USE_LOCK_FAIL,
	PLL_CON1_PLL_MIF_MAIN_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_MIF_MAIN_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_MIF_MAIN_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_MIF_MAIN_AUTO_PLL_CTRL,
	DBG_NFO_PLL_MIF_MAIN_DEBUG_INFO,
	PLL_CON2_PLL_MIF_MAIN_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_MIF_MAIN_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_MIF_MAIN_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_MIF_MAIN_LOCK_EN,
	PLL_CON6_PLL_MIF_MAIN_RESETB_REG,
	PLL_CON6_PLL_MIF_MAIN_VREG_CON,
	PLL_CON6_PLL_MIF_MAIN_VBGR_CON,
	PLL_CON6_PLL_MIF_MAIN_STABLE_REG,
	PLL_LOCKTIME_REG_PLL_MIF_MAIN_PLL_LOCK_TIME_REG,
	PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_SUB_ENABLE,
	PLL_CON3_PLL_MIF_SUB_STABLE,
	PLL_CON3_PLL_MIF_SUB_DIV_P,
	PLL_CON3_PLL_MIF_SUB_DIV_M,
	PLL_CON3_PLL_MIF_SUB_DIV_S,
	PLL_CON4_PLL_MIF_SUB_ICP,
	PLL_CON4_PLL_MIF_SUB_LOCK_CON_IN,
	PLL_CON4_PLL_MIF_SUB_LOCK_CON_OUT,
	PLL_CON4_PLL_MIF_SUB_LOCK_CON_DLY,
	PLL_CON4_PLL_MIF_SUB_AFC_ENB,
	PLL_CON4_PLL_MIF_SUB_EXT_AFC,
	DBG_NFO_PLL_MIF_SUB_AFC_CODE,
	PLL_CON4_PLL_MIF_SUB_FOUT_MASK,
	PLL_CON4_PLL_MIF_SUB_RSEL,
	PLL_CON4_PLL_MIF_SUB_BYPASS,
	PLL_CON0_PLL_MIF_SUB_MUX_SEL,
	PLL_CON0_PLL_MIF_SUB_MUX_BUSY,
	PLL_LOCKTIME_PLL_MIF_SUB_RESET_REQ_TIME,
	PLL_CON1_PLL_MIF_SUB_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_MIF_SUB_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_MIF_SUB_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_MIF_SUB_USE_HW_LOCK_DET,
	PLL_CON3_PLL_MIF_SUB_LOCK_FAIL,
	PLL_CON3_PLL_MIF_SUB_USE_LOCK_FAIL,
	PLL_CON1_PLL_MIF_SUB_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_MIF_SUB_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_MIF_SUB_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_MIF_SUB_AUTO_PLL_CTRL,
	DBG_NFO_PLL_MIF_SUB_DEBUG_INFO,
	PLL_CON2_PLL_MIF_SUB_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_MIF_SUB_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_MIF_SUB_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_MIF_SUB_LOCK_EN,
	PLL_CON6_PLL_MIF_SUB_RESETB_REG,
	PLL_CON6_PLL_MIF_SUB_VREG_CON,
	PLL_CON6_PLL_MIF_SUB_VBGR_CON,
	PLL_CON6_PLL_MIF_SUB_STABLE_REG,
	PLL_LOCKTIME_REG_PLL_MIF_SUB_PLL_LOCK_TIME_REG,
	PLL_LOCKTIME_PLL_NOCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_NOCL0_ENABLE,
	PLL_CON3_PLL_NOCL0_STABLE,
	PLL_CON3_PLL_NOCL0_DIV_P,
	PLL_CON3_PLL_NOCL0_DIV_M,
	PLL_CON3_PLL_NOCL0_DIV_S,
	PLL_CON4_PLL_NOCL0_ICP,
	PLL_CON4_PLL_NOCL0_LOCK_CON_IN,
	PLL_CON4_PLL_NOCL0_LOCK_CON_OUT,
	PLL_CON4_PLL_NOCL0_LOCK_CON_DLY,
	PLL_CON4_PLL_NOCL0_AFC_ENB,
	PLL_CON4_PLL_NOCL0_EXT_AFC,
	DBG_NFO_PLL_NOCL0_AFC_CODE,
	PLL_CON4_PLL_NOCL0_FOUT_MASK,
	PLL_CON4_PLL_NOCL0_RSEL,
	PLL_CON4_PLL_NOCL0_BYPASS,
	PLL_CON0_PLL_NOCL0_MUX_SEL,
	PLL_CON0_PLL_NOCL0_MUX_BUSY,
	PLL_LOCKTIME_PLL_NOCL0_RESET_REQ_TIME,
	PLL_CON1_PLL_NOCL0_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_NOCL0_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_NOCL0_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_NOCL0_USE_HW_LOCK_DET,
	PLL_CON3_PLL_NOCL0_LOCK_FAIL,
	PLL_CON3_PLL_NOCL0_USE_LOCK_FAIL,
	PLL_CON1_PLL_NOCL0_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_NOCL0_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_NOCL0_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_NOCL0_AUTO_PLL_CTRL,
	DBG_NFO_PLL_NOCL0_DEBUG_INFO,
	PLL_CON2_PLL_NOCL0_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_NOCL0_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_NOCL0_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_NOCL0_LOCK_EN,
	PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_S2D_ENABLE,
	PLL_CON3_PLL_MIF_S2D_STABLE,
	PLL_CON3_PLL_MIF_S2D_DIV_P,
	PLL_CON3_PLL_MIF_S2D_DIV_M,
	PLL_CON3_PLL_MIF_S2D_DIV_S,
	PLL_CON4_PLL_MIF_S2D_ICP,
	PLL_CON4_PLL_MIF_S2D_LOCK_CON_IN,
	PLL_CON4_PLL_MIF_S2D_LOCK_CON_OUT,
	PLL_CON4_PLL_MIF_S2D_LOCK_CON_DLY,
	PLL_CON4_PLL_MIF_S2D_AFC_ENB,
	PLL_CON4_PLL_MIF_S2D_EXT_AFC,
	DBG_NFO_PLL_MIF_S2D_AFC_CODE,
	PLL_CON4_PLL_MIF_S2D_FOUT_MASK,
	PLL_CON4_PLL_MIF_S2D_RSEL,
	PLL_CON4_PLL_MIF_S2D_BYPASS,
	PLL_CON0_PLL_MIF_S2D_MUX_SEL,
	PLL_CON0_PLL_MIF_S2D_MUX_BUSY,
	PLL_LOCKTIME_PLL_MIF_S2D_RESET_REQ_TIME,
	PLL_CON1_PLL_MIF_S2D_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_MIF_S2D_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_MIF_S2D_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_MIF_S2D_USE_HW_LOCK_DET,
	PLL_CON3_PLL_MIF_S2D_LOCK_FAIL,
	PLL_CON3_PLL_MIF_S2D_USE_LOCK_FAIL,
	PLL_CON1_PLL_MIF_S2D_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_MIF_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_MIF_S2D_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_MIF_S2D_AUTO_PLL_CTRL,
	DBG_NFO_PLL_MIF_S2D_DEBUG_INFO,
	PLL_CON2_PLL_MIF_S2D_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_MIF_S2D_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_MIF_S2D_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_MIF_S2D_LOCK_EN,
	PLL_CON6_PLL_MIF_S2D_RESETB_REG,
	PLL_CON6_PLL_MIF_S2D_VREG_CON,
	PLL_CON6_PLL_MIF_S2D_VBGR_CON,
	PLL_CON6_PLL_MIF_S2D_STABLE_REG,
	PLL_LOCKTIME_REG_PLL_MIF_S2D_PLL_LOCK_TIME_REG,
	PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME,
	PLL_CON3_PLL_TPU_ENABLE,
	PLL_CON3_PLL_TPU_STABLE,
	PLL_CON3_PLL_TPU_DIV_P,
	PLL_CON3_PLL_TPU_DIV_M,
	PLL_CON3_PLL_TPU_DIV_S,
	PLL_CON4_PLL_TPU_ICP,
	PLL_CON4_PLL_TPU_LOCK_CON_IN,
	PLL_CON4_PLL_TPU_LOCK_CON_OUT,
	PLL_CON4_PLL_TPU_LOCK_CON_DLY,
	PLL_CON4_PLL_TPU_AFC_ENB,
	PLL_CON4_PLL_TPU_EXT_AFC,
	DBG_NFO_PLL_TPU_AFC_CODE,
	PLL_CON4_PLL_TPU_FOUT_MASK,
	PLL_CON4_PLL_TPU_RSEL,
	PLL_CON4_PLL_TPU_BYPASS,
	PLL_CON0_PLL_TPU_MUX_SEL,
	PLL_CON0_PLL_TPU_MUX_BUSY,
	PLL_LOCKTIME_PLL_TPU_RESET_REQ_TIME,
	PLL_CON1_PLL_TPU_IGNORE_REQ_SYSCLK,
	PLL_CON4_PLL_TPU_DISABLE_ALL_CLOCK_STOP,
	PLL_CON4_PLL_TPU_DISABLE_SDIV_CLOCK_STOP,
	PLL_CON3_PLL_TPU_USE_HW_LOCK_DET,
	PLL_CON3_PLL_TPU_LOCK_FAIL,
	PLL_CON3_PLL_TPU_USE_LOCK_FAIL,
	PLL_CON1_PLL_TPU_ENABLE_AUTOMATIC_BYPASS,
	PLL_CON1_PLL_TPU_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_PLL_TPU_MANUAL_PLL_CTRL,
	PLL_CON1_PLL_TPU_AUTO_PLL_CTRL,
	DBG_NFO_PLL_TPU_DEBUG_INFO,
	PLL_CON2_PLL_TPU_ENABLE_FILTER_AUTOMATIC_CLKGATING,
	PLL_CON2_PLL_TPU_FILTER_CNT_EXPIRE_VALUE,
	PLL_CON1_PLL_TPU_OVERRIDE_BY_HCH,
	PLL_CON3_PLL_TPU_LOCK_EN,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_APM_FUNC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_APM_FUNCSRC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_AUR_AUR_SELECT,
	CLK_CON_MUX_MUX_CLK_AUR_AUR_BUSY,
	CLK_CON_MUX_MUX_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUR_AUR_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_AUR_AUR_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MFC_MFC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI0_USB31DRD_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G2D_G2D_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CSIS_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_NOCL0_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MIF_SWITCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_ITP_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G3AA_G3AA_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MCSC_ITSC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G2D_MSCL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HPM_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HPM_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI1_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK0_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK1_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK2_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK3_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_BO_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI2_UFS_EMBD_DEBUG_INFO,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CMU_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PERIC0_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PERIC1_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MISC_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI2_PCIE_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI2_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MIF_NOCP_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PERIC0_IP_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PERIC1_IP_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TPU_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI0_USBDPDBG_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PDP_VRA_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_DPU_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI1_PCIE_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI0_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TOP_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_IPP_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK4_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CMU_BOOST_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TNR_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_NOCL1B_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK5_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK6_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_DNS_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_GDC_GDC0_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_GDC_GDC1_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MCSC_MCSC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TPU_TPU_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_HSI2_MMC_CARD_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CIS_CLK7_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G3D_GLB_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_GDC_SCSC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_MISC_SSS_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_DISP_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_EH_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_CMU_BOOST_OPTION1_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TOP_BOOST_OPTION1_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_PDP_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TPU_UART_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_TPU_TPUCTL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G3D_SWITCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_G3D_NOCD_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_AUR_AUR_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_AUR_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_AUR_AURCTL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_CPUCL0_PLL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CPUCL0_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CPUCL1_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_CPUCL1_PLL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_CPUCL2_PLL_DEBUG_INFO,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CPUCL2_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_EH_NOC_SELECT,
	CLK_CON_MUX_MUX_CLK_EH_NOC_BUSY,
	CLK_CON_MUX_MUX_CLK_EH_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_EH_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_EH_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_STACKS_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_G3D_STACKS_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_G3D_L2_GLB_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_TOP_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_G3D_TOP_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_SELECT,
	CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_BUSY,
	CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_GSACORE_CPU_HCH_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_GSA_FUNC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLKCMU_GSA_FUNCSRC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_HSI0_USB31DRD_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_HSI0_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_HSI0_USB20_REF_DEBUG_INFO,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_MIF_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_NOCL0_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_NOCL0_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_SELECT,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_BUSY,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_NOCL0_NOC_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_NOCL0_NOC_OPTION1_DEBUG_INFO,
	CLK_CON_MUX_MUX_NOCL1A_CMUREF_SELECT,
	CLK_CON_MUX_MUX_NOCL1A_CMUREF_BUSY,
	CLK_CON_MUX_MUX_NOCL1A_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_NOCL1A_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_NOCL1A_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_NOCL1B_CMUREF_SELECT,
	CLK_CON_MUX_MUX_NOCL1B_CMUREF_BUSY,
	CLK_CON_MUX_MUX_NOCL1B_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_NOCL1B_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_NOCL1B_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_SELECT,
	CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_BUSY,
	CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_NOCL1B_NOC_OPTION1_DEBUG_INFO,
	CLK_CON_MUX_MUX_NOCL2A_CMUREF_SELECT,
	CLK_CON_MUX_MUX_NOCL2A_CMUREF_BUSY,
	CLK_CON_MUX_MUX_NOCL2A_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_NOCL2A_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_NOCL2A_CMUREF_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_S2D_CORE_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_TPU_TPU_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_TPU_TPU_DEBUG_INFO,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_OVERRIDE_BY_HCH,
	DBG_NFO_MUX_CLK_TPU_TPUCTL_DEBUG_INFO,
	PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_AUR_SWITCH_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_AUR_AURCTL_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_AUR_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_BO_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BO_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BO_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_BO_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_BO_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_BO_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_CSIS_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_DISP_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DISP_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DISP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_DISP_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_DISP_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_DISP_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_DNS_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNS_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNS_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_DNS_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_DNS_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_DNS_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_DPU_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_DPU_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_DPU_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_DPU_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_EH_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EH_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EH_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_EH_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_EH_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_EH_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_EH_PLL_NOCL0_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EH_PLL_NOCL0_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EH_PLL_NOCL0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_EH_PLL_NOCL0_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_EH_PLL_NOCL0_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_EH_PLL_NOCL0_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G2D_G2D_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G2D_MSCL_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G3AA_G3AA_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G3D_SWITCH_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G3D_GLB_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_G3D_NOCD_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_GDC_SCSC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_GDC_GDC0_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_GDC_GDC1_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_USB31DRD_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_USPDPDBG_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_ALT_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_USB20_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI0_TCXO_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI1_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI1_PCIE_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI2_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI2_PCIE_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI2_UFS_EMBD_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_HSI2_MMC_CARD_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_IPP_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IPP_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IPP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_IPP_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_IPP_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_IPP_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_ITP_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_ITP_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_ITP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_ITP_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_ITP_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_ITP_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MCSC_ITSC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MCSC_MCSC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MFC_MFC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_OVERRIDE_BY_HCH,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_IGNORE_REQ_SYSCLK,
	DBG_NFO_CLKMUX_MIF_DDRPHY2X_DEBUG_INFO,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MISC_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_MISC_SSS_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_NOCL1B_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PDP_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PDP_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PDP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PDP_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PDP_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PDP_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PDP_VRA_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI6_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI3_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI4_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI5_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI14_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_I3C_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI7_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI8_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI1_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI0_UART_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC0_USI2_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI11_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI12_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI0_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_I3C_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI9_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI10_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI13_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI15_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_PERIC1_USI16_USI_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_OVERRIDE_BY_HCH,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_IGNORE_REQ_SYSCLK,
	DBG_NFO_CLKCMU_MIF_DDRPHY2X_S2D_DEBUG_INFO,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_TNR_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TNR_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TNR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_TNR_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_TNR_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_TNR_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_TPU_NOC_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_TPU_TPU_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_TPU_TPUCTL_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_OVERRIDE_BY_HCH,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TPU_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER_IGNORE_REQ_SYSCLK,
	DBG_NFO_MUX_CLKCMU_TPU_UART_USER_DEBUG_INFO,
	PLL_CON1_MUX_CLKCMU_TPU_UART_USER_OVERRIDE_BY_HCH,
	CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AOC_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AOC_TRACE_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BOOST_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_BOOST_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI0_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_USI0_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI0_UART_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_USI0_UART_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_USI1_UART_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_USI1_UART_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_I3C_PMIC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_APM_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_APM_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AUR_NOCP_DEBUG_INFO,
	CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_DIVRATIO,
	CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_BUSY,
	CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_OVERRIDE_BY_HCH,
	DBG_NFO_CLK_AUR_ADD_CH_CLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AUR_AURCTL_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AUR_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_BO_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BO_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_BO_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BO_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_BO_NOCP_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G3D_SWITCH_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PERIC0_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MISC_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MISC_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI1_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_DPU_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_DPU_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC_MFC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MFC_MFC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_G2D_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G2D_G2D_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI0_USB31DRD_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CSIS_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CSIS_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CSIS_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CSIS_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PERIC1_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CPUCL0_SWITCH_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_NOCL0_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_ITP_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ITP_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ITP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_ITP_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_BUSY,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G3AA_G3AA_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MCSC_ITSC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G2D_MSCL_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HPM_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HPM_BUSY,
	CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HPM_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HPM_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI2_PCIE_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CPUCL0_DBG_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK0_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK1_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK2_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK3_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_BO_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BO_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BO_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_BO_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI2_UFS_EMBD_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI0_DPGTC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CMU_CMUREF_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MIF_NOCP_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PERIC0_IP_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PERIC1_IP_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_TPU_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_TPU_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PDP_VRA_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PDP_VRA_BUSY,
	CLK_CON_DIV_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PDP_VRA_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PDP_VRA_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CPUCL1_SWITCH_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI1_PCIE_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI0_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_IPP_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IPP_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IPP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_IPP_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK4_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLKCMU_CMU_BOOST_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_TNR_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TNR_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TNR_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_TNR_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_NOCL2A_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_NOCL1A_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_NOCL1B_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK5_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK6_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK6_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK7_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CIS_CLK7_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_DNS_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNS_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNS_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_DNS_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_GDC0_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_GDC_GDC0_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_GDC1_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_GDC_GDC1_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MCSC_MCSC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_TPU_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_TPU_TPU_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI2_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_HSI2_MMC_CARD_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_GLB_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G3D_GLB_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_CPUCL2_SWITCH_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_BUSY,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_GDC_SCSC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_GDC_SCSC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_MISC_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MISC_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MISC_SSS_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_MISC_SSS_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_DISP_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DISP_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_DISP_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_EH_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_EH_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_EH_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_EH_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_PDP_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PDP_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PDP_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_PDP_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_TPU_UART_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_UART_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_UART_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_TPU_UART_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_TPU_TPUCTL_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV5_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED0_DIV5_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_G3D_NOCD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_NOCD_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_NOCD_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_G3D_NOCD_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_AUR_AUR_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUR_AUR_BUSY,
	CLK_CON_DIV_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUR_AUR_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_AUR_AUR_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_AUR_NOC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUR_NOC_BUSY,
	CLK_CON_DIV_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUR_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_AUR_NOC_DEBUG_INFO,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL_BUSY,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL_OVERRIDE_BY_HCH,
	DBG_NFO_CLKCMU_AUR_AURCTL_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED0_DIV2_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED0_DIV4_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED0_DIV3_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED1_DIV2_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED1_DIV4_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED1_DIV3_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV2_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED2_DIV2_DEBUG_INFO,
	CLK_CON_DIV_PLL_SHARED3_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED3_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED3_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED3_DIV2_OVERRIDE_BY_HCH,
	DBG_NFO_PLL_SHARED3_DIV2_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_CMUREF_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CLUSTER0_ACLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CLUSTER0_ATCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CLUSTER0_PCLKDBG_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CLUSTER0_PERIPHCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_PCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_ATCLK_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CLUSTER0_ATCLK_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_PCLK_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL1_CMUREF_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL2_CMUREF_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CSIS_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CSIS_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_CSIS_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CSIS_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CSIS_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_DISP_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DISP_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_DISP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISP_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_DISP_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_DNS_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DNS_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_DNS_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNS_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_DNS_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_DPU_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_DPU_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_EH_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_EH_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G2D_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G2D_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_G2D_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G2D_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G2D_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3AA_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3AA_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3AA_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3AA_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3AA_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3D_NOCP_DEBUG_INFO,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_DIVRATIO,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_BUSY,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_OVERRIDE_BY_HCH,
	DBG_NFO_CLK_G3D_ADD_CH_CLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_TOP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3D_TOP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3D_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GDC_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GDC_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_GDC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GDC_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GDC_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_NOCD_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_SPI_FPS_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_SPI_GSC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_UART_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_UART_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOC_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_NOC_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_NOC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACORE_CPU_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACTRL_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACTRL_NOCD_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_GSACTRL_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI0_USB31DRD_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI0_USB_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI0_USB_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI0_USB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI0_USB_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI0_USB_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI0_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI1_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI1_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI1_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI1_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI1_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI1_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI2_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_HSI2_NOC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_IPP_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_IPP_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_IPP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IPP_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_IPP_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_ITP_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_ITP_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_ITP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ITP_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_ITP_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MCSC_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MCSC_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_MCSC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MCSC_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MCSC_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFC_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MFC_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MIF_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MIF_NOCD_DBG_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MISC_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MISC_GIC_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MISC_GIC_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_MISC_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL0_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC_DCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_SLC_DCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC1_DCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_SLC1_DCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC2_DCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_SLC2_DCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SLC3_DCLK_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_SLC3_DCLK_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL0_NOCD_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL0_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1A_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1A_NOCD_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1A_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1B_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1B_NOCD_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL1B_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL2A_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL2A_NOCD_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_NOCL2A_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PDP_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PDP_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_PDP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PDP_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PDP_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI6_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI3_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI4_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI5_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI14_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_I3C_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI7_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI8_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI1_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI0_UART_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_USI2_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC0_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI11_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_I3C_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI12_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI0_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI9_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI10_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI13_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI15_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_PERIC1_USI16_USI_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_S2D_CORE_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TNR_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TNR_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_TNR_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TNR_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TNR_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TPU_NOCP_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TPU_TPUCTL_DBG_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TPU_NOCP_LH_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_AUR_AUR_BUSY,
	CLK_CON_DIV_DIV_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUR_AUR_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_AUR_AUR_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL0_CPU_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL1_CPU_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_CPUCL2_CPU_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_STACKS_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3D_STACKS_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_G3D_L2_GLB_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPU_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TPU_TPU_DEBUG_INFO,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_OVERRIDE_BY_HCH,
	DBG_NFO_DIV_CLK_TPU_TPUCTL_DEBUG_INFO,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL,
	CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BO_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BO_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_NOCL0_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_NOCL0_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_EH_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_EH_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_GSACORE_CG_VAL,
	CLK_CON_GAT_CLK_GSACORE_MANUAL,
	CLK_CON_GAT_CLK_GSACORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_GSA_FUNC_CG_VAL,
	CLK_CON_GAT_GATE_CLK_GSA_FUNC_MANUAL,
	CLK_CON_GAT_GATE_CLK_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_CG_VAL,
	CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_MANUAL,
	CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL,
	CLK_CON_GAT_CLK_HSI0_ALT_MANUAL,
	CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MIF_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_AOC_CMU_AOC_QCH_ENABLE,
	QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ,
	QCH_CON_AOC_CMU_AOC_QCH_EXPIRE_VAL,
	QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE,
	QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ,
	QCH_CON_AOC_SYSCTRL_APB_QCH_EXPIRE_VAL,
	QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_AOC_QCH_ENABLE,
	QCH_CON_BAAW_AOC_QCH_CLOCK_REQ,
	QCH_CON_BAAW_AOC_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_AOC_QCH_ENABLE,
	QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_AOC_QCH_ENABLE,
	QCH_CON_GPC_AOC_QCH_CLOCK_REQ,
	QCH_CON_GPC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AOC_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_AOC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_AOC_QCH_ENABLE,
	QCH_CON_PPMU_AOC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_AOC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_USB_QCH_ENABLE,
	QCH_CON_PPMU_USB_QCH_CLOCK_REQ,
	QCH_CON_PPMU_USB_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LG_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LG_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LG_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LG_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_AOC_QCH_ENABLE,
	QCH_CON_SSMT_AOC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AOC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_AOC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_AOC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_AOC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AOC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_AOC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_AOC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_AOC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AOC_QCH_ENABLE,
	QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_AOC_QCH_ENABLE,
	QCH_CON_UASC_AOC_QCH_CLOCK_REQ,
	QCH_CON_UASC_AOC_QCH_EXPIRE_VAL,
	QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE,
	QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE,
	QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ,
	QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE,
	QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ,
	QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TRTC_QCH_ENABLE,
	QCH_CON_APBIF_TRTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TRTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TRTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_I3C_PMIC_QCH_P_ENABLE,
	QCH_CON_APM_I3C_PMIC_QCH_P_CLOCK_REQ,
	QCH_CON_APM_I3C_PMIC_QCH_P_EXPIRE_VAL,
	QCH_CON_APM_I3C_PMIC_QCH_P_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_APM_I3C_PMIC_QCH_S_ENABLE,
	DMYQCH_CON_APM_I3C_PMIC_QCH_S_CLOCK_REQ,
	DMYQCH_CON_APM_I3C_PMIC_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI0_UART_QCH_ENABLE,
	QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ,
	QCH_CON_APM_USI0_UART_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI0_USI_QCH_ENABLE,
	QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ,
	QCH_CON_APM_USI0_USI_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_USI1_UART_QCH_ENABLE,
	QCH_CON_APM_USI1_UART_QCH_CLOCK_REQ,
	QCH_CON_APM_USI1_UART_QCH_EXPIRE_VAL,
	QCH_CON_APM_USI1_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_APM_QCH_ENABLE,
	QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_APM_QCH_ENABLE,
	QCH_CON_GPC_APM_QCH_CLOCK_REQ,
	QCH_CON_GPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_SWD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_SWD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_SWD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_APM_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AOC_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AUR_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AUR_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AUR_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_GSA_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_SWD_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_TPU_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AOCA32_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AOCA32_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AOCA32_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AOCA32_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AOCF1_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AOCF1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AOCF1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AOCF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AOCP6_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AOCP6_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AOCP6_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AOCP6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AUR0_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AUR0_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AUR0_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AUR0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AUR1_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AUR1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AUR1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AUR1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AUR2_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AUR2_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AUR2_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AUR2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_AUR3_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_AUR3_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_AUR3_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_AUR3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D_APM_QCH_ENABLE,
	QCH_CON_SSMT_D_APM_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_LG_DBGCORE_QCH_ENABLE,
	QCH_CON_SSMT_LG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SSMT_LG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D_APM_QCH_ENABLE,
	QCH_CON_SYSMMU_D_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_APM_QCH_ENABLE,
	QCH_CON_UASC_APM_QCH_CLOCK_REQ,
	QCH_CON_UASC_APM_QCH_EXPIRE_VAL,
	QCH_CON_UASC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_DBGCORE_QCH_ENABLE,
	QCH_CON_UASC_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_UASC_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_UASC_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_IG_SWD_QCH_ENABLE,
	QCH_CON_UASC_IG_SWD_QCH_CLOCK_REQ,
	QCH_CON_UASC_IG_SWD_QCH_EXPIRE_VAL,
	QCH_CON_UASC_IG_SWD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_LP0_AOC_QCH_ENABLE,
	QCH_CON_UASC_LP0_AOC_QCH_CLOCK_REQ,
	QCH_CON_UASC_LP0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_UASC_LP0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_P_ALIVE_QCH_ENABLE,
	QCH_CON_UASC_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_UASC_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_UASC_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADD_APBIF_AUR_QCH_ENABLE,
	QCH_CON_ADD_APBIF_AUR_QCH_CLOCK_REQ,
	QCH_CON_ADD_APBIF_AUR_QCH_EXPIRE_VAL,
	QCH_CON_ADD_APBIF_AUR_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_AUR_QCH_ENABLE,
	DMYQCH_CON_ADD_AUR_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_AUR_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_AUR_QCH_ENABLE,
	DMYQCH_CON_AUR_QCH_CLOCK_REQ,
	DMYQCH_CON_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_AUR_CMU_AUR_QCH_ENABLE,
	QCH_CON_AUR_CMU_AUR_QCH_CLOCK_REQ,
	QCH_CON_AUR_CMU_AUR_QCH_EXPIRE_VAL,
	QCH_CON_AUR_CMU_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_AUR_QCH_ENABLE,
	QCH_CON_BAAW_AUR_QCH_CLOCK_REQ,
	QCH_CON_BAAW_AUR_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_AUR_QCH_ENABLE,
	QCH_CON_D_TZPC_AUR_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_AUR_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_AUR_QCH_ENABLE,
	QCH_CON_GPC_AUR_QCH_CLOCK_REQ,
	QCH_CON_GPC_AUR_QCH_EXPIRE_VAL,
	QCH_CON_GPC_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_AUR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_AUR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_AUR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_AUR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_AUR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_AUR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_AUR_QCH_ENABLE,
	QCH_CON_PPMU_D0_AUR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_AUR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_AUR_QCH_ENABLE,
	QCH_CON_PPMU_D1_AUR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_AUR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_AUR_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_AUR_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_AUR_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_AUR_QCH_ENABLE,
	QCH_CON_SSMT_D0_AUR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_AUR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_AUR_QCH_ENABLE,
	QCH_CON_SSMT_D1_AUR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_AUR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AUR_QCH_ENABLE,
	QCH_CON_SYSREG_AUR_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AUR_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_AUR_QCH_ENABLE,
	QCH_CON_UASC_AUR_QCH_CLOCK_REQ,
	QCH_CON_UASC_AUR_QCH_EXPIRE_VAL,
	QCH_CON_UASC_AUR_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BO_QCH_ENABLE,
	DMYQCH_CON_BO_QCH_CLOCK_REQ,
	DMYQCH_CON_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BO_CMU_BO_QCH_ENABLE,
	QCH_CON_BO_CMU_BO_QCH_CLOCK_REQ,
	QCH_CON_BO_CMU_BO_QCH_EXPIRE_VAL,
	QCH_CON_BO_CMU_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BO_QCH_ENABLE,
	QCH_CON_D_TZPC_BO_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BO_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_BO_QCH_ENABLE,
	QCH_CON_GPC_BO_QCH_CLOCK_REQ,
	QCH_CON_GPC_BO_QCH_EXPIRE_VAL,
	QCH_CON_GPC_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_BO_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_BO_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_BO_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_BO_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_BO_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_BO_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_BO_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_BO_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_BO_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_BO_QCH_ENABLE,
	QCH_CON_PPMU_BO_QCH_CLOCK_REQ,
	QCH_CON_PPMU_BO_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_BO_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_BO_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_BO_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_BO_QCH_ENABLE,
	QCH_CON_SSMT_BO_QCH_CLOCK_REQ,
	QCH_CON_SSMT_BO_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BO_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_BO_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_BO_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_BO_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BO_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_BO_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_BO_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_BO_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BO_QCH_ENABLE,
	QCH_CON_SYSREG_BO_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BO_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_BO_QCH_ENABLE,
	QCH_CON_UASC_BO_QCH_CLOCK_REQ,
	QCH_CON_UASC_BO_QCH_EXPIRE_VAL,
	QCH_CON_UASC_BO_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BPS_CPUCL0_QCH_ENABLE,
	QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_GIC_ENABLE,
	QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSSYS_QCH_ENABLE,
	QCH_CON_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_CPUCL0_QCH_ENABLE,
	QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_GPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AOC_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_SLC_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_SLC_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_SLC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_SLC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_HSI0_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_STM_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IG_HSI0_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IG_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IG_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IG_STM_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_CPUCL0_QCH_ENABLE,
	QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_S2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL1_QCH_MID_ENABLE,
	DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ,
	DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL2_QCH_BIG_ENABLE,
	DMYQCH_CON_CPUCL2_QCH_BIG_CLOCK_REQ,
	DMYQCH_CON_CPUCL2_QCH_BIG_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_C2_CSIS_ENABLE,
	QCH_CON_CSISX8_QCH_C2_CSIS_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_C2_CSIS_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_C2_CSIS_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_CSIS_DMA_ENABLE,
	QCH_CON_CSISX8_QCH_CSIS_DMA_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_CSIS_DMA_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_CSISX8_QCH_EBUF_ENABLE,
	QCH_CON_CSISX8_QCH_EBUF_CLOCK_REQ,
	QCH_CON_CSISX8_QCH_EBUF_EXPIRE_VAL,
	QCH_CON_CSISX8_QCH_EBUF_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE,
	QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ,
	QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CSIS_QCH_ENABLE,
	QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_CSIS_QCH_ENABLE,
	QCH_CON_GPC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_GPC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_GPC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_EXPIRE_VAL,
	QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_QCH_ENABLE,
	QCH_CON_PPMU_D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_QCH_ENABLE,
	QCH_CON_PPMU_D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA0_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA1_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA2_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA2_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA2_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA3_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA3_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA3_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP0_QCH_ENABLE,
	QCH_CON_QE_STRP0_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP0_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP1_QCH_ENABLE,
	QCH_CON_QE_STRP1_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP1_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP2_QCH_ENABLE,
	QCH_CON_QE_STRP2_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP2_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL0_QCH_ENABLE,
	QCH_CON_QE_ZSL0_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL0_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL1_QCH_ENABLE,
	QCH_CON_QE_ZSL1_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL1_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL2_QCH_ENABLE,
	QCH_CON_QE_ZSL2_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL2_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_CSIS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_QCH_ENABLE,
	QCH_CON_SSMT_D0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_QCH_ENABLE,
	QCH_CON_SSMT_D1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CSIS_QCH_ENABLE,
	QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DISP_CMU_DISP_QCH_ENABLE,
	QCH_CON_DISP_CMU_DISP_QCH_CLOCK_REQ,
	QCH_CON_DISP_CMU_DISP_QCH_EXPIRE_VAL,
	QCH_CON_DISP_CMU_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUB_QCH_ENABLE,
	QCH_CON_DPUB_QCH_CLOCK_REQ,
	QCH_CON_DPUB_QCH_EXPIRE_VAL,
	QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DISP_QCH_ENABLE,
	QCH_CON_D_TZPC_DISP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DISP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DISP_QCH_ENABLE,
	QCH_CON_GPC_DISP_QCH_CLOCK_REQ,
	QCH_CON_GPC_DISP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_DISP_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_DISP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_DISP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DISP_QCH_ENABLE,
	QCH_CON_SYSREG_DISP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DISP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_00_ENABLE,
	QCH_CON_DNS_QCH_00_CLOCK_REQ,
	QCH_CON_DNS_QCH_00_EXPIRE_VAL,
	QCH_CON_DNS_QCH_00_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_01_ENABLE,
	QCH_CON_DNS_QCH_01_CLOCK_REQ,
	QCH_CON_DNS_QCH_01_EXPIRE_VAL,
	QCH_CON_DNS_QCH_01_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_CMU_DNS_QCH_ENABLE,
	QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ,
	QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL,
	QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DNS_QCH_ENABLE,
	QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DNS_QCH_ENABLE,
	QCH_CON_GPC_DNS_QCH_CLOCK_REQ,
	QCH_CON_GPC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_DNS_QCH_ENABLE,
	QCH_CON_PPMU_D0_DNS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_DNS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_DNS_QCH_ENABLE,
	QCH_CON_PPMU_D1_DNS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_DNS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_DNS_QCH_ENABLE,
	QCH_CON_QE_D0_DNS_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_DNS_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_DNS_QCH_ENABLE,
	QCH_CON_QE_D1_DNS_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_DNS_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_DNS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_DNS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_DNS_QCH_ENABLE,
	QCH_CON_SSMT_D0_DNS_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_DNS_QCH_ENABLE,
	QCH_CON_SSMT_D1_DNS_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DNS_QCH_ENABLE,
	QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUF_QCH_DPU_DMA_ENABLE,
	QCH_CON_DPUF_QCH_DPU_DMA_CLOCK_REQ,
	QCH_CON_DPUF_QCH_DPU_DMA_EXPIRE_VAL,
	QCH_CON_DPUF_QCH_DPU_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUF_QCH_DPU_DPP_ENABLE,
	QCH_CON_DPUF_QCH_DPU_DPP_CLOCK_REQ,
	QCH_CON_DPUF_QCH_DPU_DPP_EXPIRE_VAL,
	QCH_CON_DPUF_QCH_DPU_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_CMU_DPU_QCH_ENABLE,
	QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPU_QCH_ENABLE,
	QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_DPU_QCH_ENABLE,
	QCH_CON_GPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_GPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_GPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D2_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD0_QCH_ENABLE,
	QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD1_QCH_ENABLE,
	QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD2_QCH_ENABLE,
	QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU0_QCH_ENABLE,
	QCH_CON_SSMT_DPU0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU1_QCH_ENABLE,
	QCH_CON_SSMT_DPU1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DPU2_QCH_ENABLE,
	QCH_CON_SSMT_DPU2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DPU2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DPU2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPU_QCH_ENABLE,
	QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_EH_QCH_ENABLE,
	QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_EH_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_EH_QCH_ENABLE,
	QCH_CON_EH_QCH_CLOCK_REQ,
	QCH_CON_EH_QCH_EXPIRE_VAL,
	QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_EH_CMU_EH_QCH_ENABLE,
	QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ,
	QCH_CON_EH_CMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_EH_QCH_ENABLE,
	QCH_CON_GPC_EH_QCH_CLOCK_REQ,
	QCH_CON_GPC_EH_QCH_EXPIRE_VAL,
	QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_EH_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_EH_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_EH_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_EH_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_EH_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_EH_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_EH_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_EH_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_EH_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_EH_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_EH_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_EH_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_EH_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_EH_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_EH_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_EH_QCH_ENABLE,
	QCH_CON_PPMU_EH_QCH_CLOCK_REQ,
	QCH_CON_PPMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_EH_QCH_ENABLE,
	QCH_CON_QE_EH_QCH_CLOCK_REQ,
	QCH_CON_QE_EH_QCH_EXPIRE_VAL,
	QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_EH_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_EH_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_EH_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_EH_QCH_ENABLE,
	QCH_CON_SSMT_EH_QCH_CLOCK_REQ,
	QCH_CON_SSMT_EH_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_EH_QCH_ENABLE,
	QCH_CON_SYSMMU_EH_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_EH_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_EH_QCH_ENABLE,
	QCH_CON_SYSREG_EH_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_EH_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_EH_QCH_ENABLE,
	QCH_CON_UASC_EH_QCH_CLOCK_REQ,
	QCH_CON_UASC_EH_QCH_EXPIRE_VAL,
	QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G2D_QCH_ENABLE,
	QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_QCH_ENABLE,
	QCH_CON_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_CMU_G2D_QCH_ENABLE,
	QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G2D_QCH_ENABLE,
	QCH_CON_GPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_GPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D2_G2D_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_G2D_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_G2D_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_G2D_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_G2D_QCH_ENABLE,
	QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G2D_QCH_ENABLE,
	QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3AA_QCH_ENABLE,
	QCH_CON_D_TZPC_G3AA_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3AA_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_G3AA_QCH_ENABLE,
	DMYQCH_CON_G3AA_QCH_CLOCK_REQ,
	DMYQCH_CON_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3AA_CMU_G3AA_QCH_ENABLE,
	QCH_CON_G3AA_CMU_G3AA_QCH_CLOCK_REQ,
	QCH_CON_G3AA_CMU_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_G3AA_CMU_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G3AA_QCH_ENABLE,
	QCH_CON_GPC_G3AA_QCH_CLOCK_REQ,
	QCH_CON_GPC_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_G3AA_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3AA_QCH_ENABLE,
	QCH_CON_PPMU_G3AA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_G3AA_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3AA_QCH_ENABLE,
	QCH_CON_SSMT_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3AA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_G3AA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_G3AA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3AA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3AA_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_G3AA_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_G3AA_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3AA_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3AA_QCH_ENABLE,
	QCH_CON_SYSREG_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADD_APBIF_G3D_QCH_ENABLE,
	QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ,
	QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL,
	QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_G3D_QCH_ENABLE,
	DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_G_GPU_QCH_ENABLE,
	QCH_CON_ADM_AHB_G_GPU_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_G_GPU_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_G_GPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_HPMG3D_QCH_ENABLE,
	QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_G3D_QCH_ENABLE,
	QCH_CON_GPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_GPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU_QCH_ENABLE,
	QCH_CON_GPU_QCH_CLOCK_REQ,
	QCH_CON_GPU_QCH_EXPIRE_VAL,
	QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_G3D_QCH_ENABLE,
	QCH_CON_UASC_G3D_QCH_CLOCK_REQ,
	QCH_CON_UASC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_GDC_QCH_ENABLE,
	QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_GDC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC0_QCH_CLK_ENABLE,
	QCH_CON_GDC0_QCH_CLK_CLOCK_REQ,
	QCH_CON_GDC0_QCH_CLK_EXPIRE_VAL,
	QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC0_QCH_C2CLK_ENABLE,
	QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_GDC0_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC1_QCH_CLK_ENABLE,
	QCH_CON_GDC1_QCH_CLK_CLOCK_REQ,
	QCH_CON_GDC1_QCH_CLK_EXPIRE_VAL,
	QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC1_QCH_C2CLK_ENABLE,
	QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_GDC1_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC_CMU_GDC_QCH_ENABLE,
	QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ,
	QCH_CON_GDC_CMU_GDC_QCH_EXPIRE_VAL,
	QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_GDC_QCH_ENABLE,
	QCH_CON_GPC_GDC_QCH_CLOCK_REQ,
	QCH_CON_GPC_GDC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_ENABLE,
	QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_ENABLE,
	QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D2_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_SCSC_QCH_ENABLE,
	QCH_CON_PPMU_D0_SCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_SCSC_QCH_ENABLE,
	QCH_CON_PPMU_D1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_SCSC_QCH_ENABLE,
	QCH_CON_PPMU_D2_SCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_GDC_QCH_ENABLE,
	QCH_CON_PPMU_D3_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_GDC_QCH_ENABLE,
	QCH_CON_QE_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_SCSC_QCH_ENABLE,
	QCH_CON_QE_D0_SCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_GDC_QCH_ENABLE,
	QCH_CON_QE_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_SCSC_QCH_ENABLE,
	QCH_CON_QE_D1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_GDC_QCH_ENABLE,
	QCH_CON_QE_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_SCSC_QCH_ENABLE,
	QCH_CON_QE_D2_SCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D3_GDC_QCH_ENABLE,
	QCH_CON_QE_D3_GDC_QCH_CLOCK_REQ,
	QCH_CON_QE_D3_GDC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D3_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SCSC_QCH_CLK_ENABLE,
	QCH_CON_SCSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_SCSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_SCSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_SCSC_QCH_C2CLK_ENABLE,
	QCH_CON_SCSC_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_SCSC_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_SCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_GDC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_GDC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_SCSC_QCH_ENABLE,
	QCH_CON_SSMT_D0_SCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_SCSC_QCH_ENABLE,
	QCH_CON_SSMT_D1_SCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_SCSC_QCH_ENABLE,
	QCH_CON_SSMT_D2_SCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_SCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_SCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D3_GDC_QCH_ENABLE,
	QCH_CON_SSMT_D3_GDC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D3_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D3_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_GDC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_GDC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_GDC_QCH_ENABLE,
	QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_ENABLE,
	DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_CLOCK_REQ,
	DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_GSACORE_QCH_ENABLE,
	QCH_CON_BAAW_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_BAAW_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CA32_GSACORE_QCH_ENABLE,
	DMYQCH_CON_CA32_GSACORE_QCH_CLOCK_REQ,
	DMYQCH_CON_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMA_GSACORE_QCH_ENABLE,
	QCH_CON_DMA_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_DMA_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_GSACORE_QCH_ENABLE,
	QCH_CON_GIC_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_GIC_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_GIC_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_GSACORE_QCH_ENABLE,
	QCH_CON_GPIO_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_GPIO_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GSACORE_CMU_GSACORE_QCH_ENABLE,
	QCH_CON_GSACORE_CMU_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_GSACORE_CMU_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_GSACORE_CMU_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_GSACORE_QCH_ENABLE,
	QCH_CON_INTMEM_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_KDN_GSACORE_QCH_ENABLE,
	QCH_CON_KDN_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_KDN_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_KDN_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_ENABLE,
	QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_ENABLE,
	QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_GME_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_GME_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_GME_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_GME_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_GME_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_GME_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_GME_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_GME_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_GSACORE_QCH_ENABLE,
	QCH_CON_OTP_CON_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_GSACORE_QCH_ENABLE,
	QCH_CON_PPMU_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_PPMU_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PUF_GSACORE_QCH_ENABLE,
	DMYQCH_CON_PUF_GSACORE_QCH_CLOCK_REQ,
	DMYQCH_CON_PUF_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CA32_GSACORE_QCH_ENABLE,
	QCH_CON_QE_CA32_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_QE_CA32_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_QE_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DMA_GSACORE_QCH_ENABLE,
	QCH_CON_QE_DMA_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_QE_DMA_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_QE_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SSS_GSACORE_QCH_ENABLE,
	QCH_CON_QE_SSS_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_QE_SSS_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_QE_SSS_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RESETMON_GSACORE_QCH_ENABLE,
	QCH_CON_RESETMON_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_RESETMON_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_RESETMON_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPI_FPS_GSACORE_QCH_ENABLE,
	QCH_CON_SPI_FPS_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_SPI_FPS_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_SPI_FPS_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPI_GSC_GSACORE_QCH_ENABLE,
	QCH_CON_SPI_GSC_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_SPI_GSC_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_SPI_GSC_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_GSACORE_QCH_ENABLE,
	QCH_CON_SSMT_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_SSMT_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_GSACORE_QCH_ENABLE,
	QCH_CON_SSS_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_SSS_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_SSS_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_GSACORE_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_GSACORE_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_GSACORE_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_GSACORE_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_GSACORE_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_GSACORE_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_GSACORE_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_GSACORE_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_GSACORE_QCH_ENABLE,
	QCH_CON_SYSREG_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UART_GSACORE_QCH_ENABLE,
	QCH_CON_UART_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_UART_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_UART_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_GSACORE_QCH_ENABLE,
	QCH_CON_WDT_GSACORE_QCH_CLOCK_REQ,
	QCH_CON_WDT_GSACORE_QCH_EXPIRE_VAL,
	QCH_CON_WDT_GSACORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_ENABLE,
	QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_CLOCK_REQ,
	QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_EXPIRE_VAL,
	QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UGME_QCH_ENABLE,
	QCH_CON_UGME_QCH_CLOCK_REQ,
	QCH_CON_UGME_QCH_EXPIRE_VAL,
	QCH_CON_UGME_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_GSACTRL_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DAP_GSACTRL_QCH_ENABLE,
	DMYQCH_CON_DAP_GSACTRL_QCH_CLOCK_REQ,
	DMYQCH_CON_DAP_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_GSACTRL_QCH_ENABLE,
	QCH_CON_GPC_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_GPC_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_GPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GSACTRL_CMU_GSACTRL_QCH_ENABLE,
	QCH_CON_GSACTRL_CMU_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_GSACTRL_CMU_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_GSACTRL_CMU_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_GSACTRL_QCH_ENABLE,
	QCH_CON_INTMEM_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GSA2AOC_QCH_ENABLE,
	QCH_CON_MAILBOX_GSA2AOC_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GSA2AOC_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GSA2AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GSA2AUR_QCH_ENABLE,
	QCH_CON_MAILBOX_GSA2AUR_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GSA2AUR_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GSA2AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GSA2NONTZ_QCH_ENABLE,
	QCH_CON_MAILBOX_GSA2NONTZ_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GSA2NONTZ_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GSA2NONTZ_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GSA2TPU_QCH_ENABLE,
	QCH_CON_MAILBOX_GSA2TPU_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GSA2TPU_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GSA2TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GSA2TZ_QCH_ENABLE,
	QCH_CON_MAILBOX_GSA2TZ_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GSA2TZ_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GSA2TZ_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_GSA_QCH_ENABLE,
	QCH_CON_PMU_GSA_QCH_CLOCK_REQ,
	QCH_CON_PMU_GSA_QCH_EXPIRE_VAL,
	QCH_CON_PMU_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_GSACTRL_QCH_ENABLE,
	QCH_CON_SECJTAG_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_GSA_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_GSA_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_GSA_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_GSACTRL_QCH_ENABLE,
	QCH_CON_SYSREG_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_GSACTRLEXT_QCH_ENABLE,
	QCH_CON_SYSREG_GSACTRLEXT_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_GSACTRLEXT_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_GSACTRLEXT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_GSACTRL_QCH_ENABLE,
	QCH_CON_TIMER_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_TIMER_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TZPC_GSACTRL_QCH_ENABLE,
	QCH_CON_TZPC_GSACTRL_QCH_CLOCK_REQ,
	QCH_CON_TZPC_GSACTRL_QCH_EXPIRE_VAL,
	QCH_CON_TZPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_PCLK_ENABLE,
	QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE,
	QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI0_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ETR_MIU_QCH_ACLK_ENABLE,
	QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ,
	QCH_CON_ETR_MIU_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ETR_MIU_QCH_PCLK_ENABLE,
	QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ,
	QCH_CON_ETR_MIU_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI0_QCH_ENABLE,
	QCH_CON_GPC_HSI0_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE,
	QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ,
	QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI0_AOC_QCH_ENABLE,
	QCH_CON_PPMU_HSI0_AOC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI0_AOC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH_ENABLE,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_USB_QCH_ENABLE,
	QCH_CON_SSMT_USB_QCH_CLOCK_REQ,
	QCH_CON_SSMT_USB_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_USB_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_USB_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_USB_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_USB_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_USB_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_USB_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_USB_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_USB_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI0_QCH_ENABLE,
	QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_HSI0_CTRL_QCH_ENABLE,
	QCH_CON_UASC_HSI0_CTRL_QCH_CLOCK_REQ,
	QCH_CON_UASC_HSI0_CTRL_QCH_EXPIRE_VAL,
	QCH_CON_UASC_HSI0_CTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_HSI0_LINK_QCH_ENABLE,
	QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ,
	QCH_CON_UASC_HSI0_LINK_QCH_EXPIRE_VAL,
	QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB31DRD_QCH_REF_ENABLE,
	DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_APB_ENABLE,
	QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_PCS_ENABLE,
	QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_DBG_ENABLE,
	QCH_CON_USB31DRD_QCH_DBG_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_DBG_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_DBG_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB31DRD_QCH_ENABLE,
	DMYQCH_CON_USB31DRD_QCH_CLOCK_REQ,
	DMYQCH_CON_USB31DRD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI1_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI1_QCH_ENABLE,
	QCH_CON_GPC_HSI1_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI1_QCH_ENABLE,
	QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE,
	QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_APB_1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_ENABLE,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_DBG_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_APB_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_UDBG_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_0_QCH_ENABLE,
	DMYQCH_CON_PCIE_GEN4_0_QCH_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI1_QCH_ENABLE,
	QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_HSI1_QCH_ENABLE,
	QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_HSI1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_HSI1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI1_QCH_ENABLE,
	QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI2_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_HSI2_QCH_ENABLE,
	QCH_CON_GPC_HSI2_QCH_CLOCK_REQ,
	QCH_CON_GPC_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI2_QCH_ENABLE,
	QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI2UFS_QCH_ENABLE,
	QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI2UFS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE,
	QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_ENABLE,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_ENABLE,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI2_QCH_ENABLE,
	QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_HSI2_QCH_ENABLE,
	QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_ENABLE,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI2_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_HSI2_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI2_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI2_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_HSI2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI2_QCH_ENABLE,
	QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_ENABLE,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_CLOCK_REQ,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_EXPIRE_VAL,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_ENABLE,
	QCH_CON_UFS_EMBD_QCH_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_FMP_ENABLE,
	QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_IPP_QCH_ENABLE,
	QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_IPP_QCH_ENABLE,
	QCH_CON_GPC_IPP_QCH_CLOCK_REQ,
	QCH_CON_GPC_IPP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IPP_CMU_IPP_QCH_ENABLE,
	QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_IPP_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_IPP_QCH_ENABLE,
	QCH_CON_PPMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MSA_QCH_ENABLE,
	QCH_CON_PPMU_MSA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MSA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN0_QCH_ENABLE,
	QCH_CON_QE_ALIGN0_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN0_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN1_QCH_ENABLE,
	QCH_CON_QE_ALIGN1_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN1_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN2_QCH_ENABLE,
	QCH_CON_QE_ALIGN2_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN2_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALIGN3_QCH_ENABLE,
	QCH_CON_QE_ALIGN3_QCH_CLOCK_REQ,
	QCH_CON_QE_ALIGN3_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALIGN3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ALN_STAT_QCH_ENABLE,
	QCH_CON_QE_ALN_STAT_QCH_CLOCK_REQ,
	QCH_CON_QE_ALN_STAT_QCH_EXPIRE_VAL,
	QCH_CON_QE_ALN_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_FDPIG_QCH_ENABLE,
	QCH_CON_QE_FDPIG_QCH_CLOCK_REQ,
	QCH_CON_QE_FDPIG_QCH_EXPIRE_VAL,
	QCH_CON_QE_FDPIG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH0_QCH_ENABLE,
	QCH_CON_QE_RGBH0_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH0_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH1_QCH_ENABLE,
	QCH_CON_QE_RGBH1_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH1_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RGBH2_QCH_ENABLE,
	QCH_CON_QE_RGBH2_QCH_CLOCK_REQ,
	QCH_CON_QE_RGBH2_QCH_EXPIRE_VAL,
	QCH_CON_QE_RGBH2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_THSTAT_QCH_ENABLE,
	QCH_CON_QE_THSTAT_QCH_CLOCK_REQ,
	QCH_CON_QE_THSTAT_QCH_EXPIRE_VAL,
	QCH_CON_QE_THSTAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_TNR_MSA0_QCH_ENABLE,
	QCH_CON_QE_TNR_MSA0_QCH_CLOCK_REQ,
	QCH_CON_QE_TNR_MSA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_TNR_MSA1_QCH_ENABLE,
	QCH_CON_QE_TNR_MSA1_QCH_CLOCK_REQ,
	QCH_CON_QE_TNR_MSA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIPU_IPP_QCH_ENABLE,
	QCH_CON_SIPU_IPP_QCH_CLOCK_REQ,
	QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_IPP_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN0_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN1_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN2_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALIGN3_QCH_ENABLE,
	QCH_CON_SSMT_ALIGN3_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALIGN3_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALIGN3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ALN_STAT_QCH_ENABLE,
	QCH_CON_SSMT_ALN_STAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ALN_STAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ALN_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_FDPIG_QCH_ENABLE,
	QCH_CON_SSMT_FDPIG_QCH_CLOCK_REQ,
	QCH_CON_SSMT_FDPIG_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_FDPIG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH0_QCH_ENABLE,
	QCH_CON_SSMT_RGBH0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH1_QCH_ENABLE,
	QCH_CON_SSMT_RGBH1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RGBH2_QCH_ENABLE,
	QCH_CON_SSMT_RGBH2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RGBH2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RGBH2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_THSTAT_QCH_ENABLE,
	QCH_CON_SSMT_THSTAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_THSTAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_THSTAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TNR_MSA0_QCH_ENABLE,
	QCH_CON_SSMT_TNR_MSA0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TNR_MSA0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TNR_MSA1_QCH_ENABLE,
	QCH_CON_SSMT_TNR_MSA1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TNR_MSA1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_IPP_QCH_ENABLE,
	QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_A_QCH_ENABLE,
	QCH_CON_TNR_A_QCH_CLOCK_REQ,
	QCH_CON_TNR_A_QCH_EXPIRE_VAL,
	QCH_CON_TNR_A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ITP_QCH_ENABLE,
	QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_ITP_QCH_ENABLE,
	QCH_CON_GPC_ITP_QCH_CLOCK_REQ,
	QCH_CON_GPC_ITP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_QCH_ENABLE,
	QCH_CON_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_CMU_ITP_QCH_ENABLE,
	QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ITP_QCH_ENABLE,
	QCH_CON_PPMU_ITP_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ITP_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ITP_QCH_ENABLE,
	QCH_CON_QE_ITP_QCH_CLOCK_REQ,
	QCH_CON_QE_ITP_QCH_EXPIRE_VAL,
	QCH_CON_QE_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_ITP_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_ITP_QCH_ENABLE,
	QCH_CON_SSMT_ITP_QCH_CLOCK_REQ,
	QCH_CON_SSMT_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_ITP_QCH_ENABLE,
	QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_C2R_MCSC_QCH_ENABLE,
	QCH_CON_C2R_MCSC_QCH_CLOCK_REQ,
	QCH_CON_C2R_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_C2R_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MCSC_QCH_ENABLE,
	QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MCSC_QCH_ENABLE,
	QCH_CON_GPC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITSC_QCH_CLK_ENABLE,
	QCH_CON_ITSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_ITSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_ITSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ITSC_QCH_C2_ENABLE,
	QCH_CON_ITSC_QCH_C2_CLOCK_REQ,
	QCH_CON_ITSC_QCH_C2_EXPIRE_VAL,
	QCH_CON_ITSC_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D2_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_CLK_ENABLE,
	QCH_CON_MCSC_QCH_CLK_CLOCK_REQ,
	QCH_CON_MCSC_QCH_CLK_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_C2CLK_ENABLE,
	QCH_CON_MCSC_QCH_C2CLK_CLOCK_REQ,
	QCH_CON_MCSC_QCH_C2CLK_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_ITSC_QCH_ENABLE,
	QCH_CON_PPMU_D0_ITSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_MCSC_QCH_ENABLE,
	QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_ITSC_QCH_ENABLE,
	QCH_CON_PPMU_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_MCSC_QCH_ENABLE,
	QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_MCSC_QCH_ENABLE,
	QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_ITSC_QCH_ENABLE,
	QCH_CON_QE_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_MCSC_QCH_ENABLE,
	QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_ITSC_QCH_ENABLE,
	QCH_CON_QE_D2_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D2_MCSC_QCH_ENABLE,
	QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D3_ITSC_QCH_ENABLE,
	QCH_CON_QE_D3_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D3_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D3_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D3_MCSC_QCH_ENABLE,
	QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D3_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D4_MCSC_QCH_ENABLE,
	QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D4_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D5_MCSC_QCH_ENABLE,
	QCH_CON_QE_D5_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_D5_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_D5_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MCSC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_ITSC_QCH_ENABLE,
	QCH_CON_SSMT_D0_ITSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_MCSC_QCH_ENABLE,
	QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_ITSC_QCH_ENABLE,
	QCH_CON_SSMT_D1_ITSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_MCSC_QCH_ENABLE,
	QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MCSC_QCH_ENABLE,
	QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFC_QCH_ENABLE,
	QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MFC_QCH_ENABLE,
	QCH_CON_GPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_CMU_MFC_QCH_ENABLE,
	QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_MFC_QCH_ENABLE,
	QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_MFC_QCH_ENABLE,
	QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFC_QCH_ENABLE,
	QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC_QCH_ENABLE,
	QCH_CON_APBBR_DMC_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GEN_WREN_SECURE_QCH_ENABLE,
	QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ,
	QCH_CON_GEN_WREN_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MIF_QCH_ENABLE,
	QCH_CON_GPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_GPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_G_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_G_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_G_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_G_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DIT_QCH_ENABLE,
	QCH_CON_DIT_QCH_CLOCK_REQ,
	QCH_CON_DIT_QCH_EXPIRE_VAL,
	QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MISC_QCH_ENABLE,
	QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MISC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_QCH_ENABLE,
	QCH_CON_GIC_QCH_CLOCK_REQ,
	QCH_CON_GIC_QCH_EXPIRE_VAL,
	QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_MISC_QCH_ENABLE,
	QCH_CON_GPC_MISC_QCH_CLOCK_REQ,
	QCH_CON_GPC_MISC_QCH_EXPIRE_VAL,
	QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MISC_CMU_MISC_QCH_ENABLE,
	QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_MISC_CMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BIRA_QCH_ENABLE,
	QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BISR_QCH_ENABLE,
	QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA0_QCH_ENABLE,
	QCH_CON_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA1_QCH_ENABLE,
	QCH_CON_PDMA1_QCH_CLOCK_REQ,
	QCH_CON_PDMA1_QCH_EXPIRE_VAL,
	QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MISC_QCH_ENABLE,
	QCH_CON_PPMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PUF_QCH_ENABLE,
	DMYQCH_CON_PUF_QCH_CLOCK_REQ,
	DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DIT_QCH_ENABLE,
	QCH_CON_QE_DIT_QCH_CLOCK_REQ,
	QCH_CON_QE_DIT_QCH_EXPIRE_VAL,
	QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDMA0_QCH_ENABLE,
	QCH_CON_QE_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDMA1_QCH_ENABLE,
	QCH_CON_QE_PDMA1_QCH_CLOCK_REQ,
	QCH_CON_QE_PDMA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RTIC_QCH_ENABLE,
	QCH_CON_QE_RTIC_QCH_CLOCK_REQ,
	QCH_CON_QE_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SPDMA0_QCH_ENABLE,
	QCH_CON_QE_SPDMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_SPDMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SPDMA1_QCH_ENABLE,
	QCH_CON_QE_SPDMA1_QCH_CLOCK_REQ,
	QCH_CON_QE_SPDMA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SSS_QCH_ENABLE,
	QCH_CON_QE_SSS_QCH_CLOCK_REQ,
	QCH_CON_QE_SSS_QCH_EXPIRE_VAL,
	QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA0_QCH_ENABLE,
	QCH_CON_SPDMA0_QCH_CLOCK_REQ,
	QCH_CON_SPDMA0_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA1_QCH_ENABLE,
	QCH_CON_SPDMA1_QCH_CLOCK_REQ,
	QCH_CON_SPDMA1_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_DIT_QCH_ENABLE,
	QCH_CON_SSMT_DIT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_DIT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PDMA0_QCH_ENABLE,
	QCH_CON_SSMT_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PDMA1_QCH_ENABLE,
	QCH_CON_SSMT_PDMA1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PDMA1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_RTIC_QCH_ENABLE,
	QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ,
	QCH_CON_SSMT_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_SPDMA0_QCH_ENABLE,
	QCH_CON_SSMT_SPDMA0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_SPDMA0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_SPDMA1_QCH_ENABLE,
	QCH_CON_SSMT_SPDMA1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_SPDMA1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_SSS_QCH_ENABLE,
	QCH_CON_SSMT_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSMT_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MISC_QCH_ENABLE,
	QCH_CON_SYSMMU_MISC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_SSS_QCH_ENABLE,
	QCH_CON_SYSMMU_SSS_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MISC_QCH_ENABLE,
	QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_SUB_QCH_ENABLE,
	QCH_CON_TMU_SUB_QCH_CLOCK_REQ,
	QCH_CON_TMU_SUB_QCH_EXPIRE_VAL,
	QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_TOP_QCH_ENABLE,
	QCH_CON_TMU_TOP_QCH_CLOCK_REQ,
	QCH_CON_TMU_TOP_QCH_EXPIRE_VAL,
	QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER1_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASYNCSFR_WR_SMC_QCH_ENABLE,
	QCH_CON_ASYNCSFR_WR_SMC_QCH_CLOCK_REQ,
	QCH_CON_ASYNCSFR_WR_SMC_QCH_EXPIRE_VAL,
	QCH_CON_ASYNCSFR_WR_SMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BDU_QCH_ENABLE,
	QCH_CON_BDU_QCH_CLOCK_REQ,
	QCH_CON_BDU_QCH_EXPIRE_VAL,
	QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CCI_QCH_ENABLE,
	QCH_CON_CCI_QCH_CLOCK_REQ,
	QCH_CON_CCI_QCH_EXPIRE_VAL,
	QCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPE425_QCH_ENABLE,
	QCH_CON_CPE425_QCH_CLOCK_REQ,
	QCH_CON_CPE425_QCH_EXPIRE_VAL,
	QCH_CON_CPE425_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NOCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_NOCL0_QCH_ENABLE,
	QCH_CON_GPC_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_GPC_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_EH_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_EH_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_EH_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC0_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC0_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC1_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC1_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC2_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC2_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC2_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC3_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC3_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC3_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1A_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1B_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL2A_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_SLC_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_SLC_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_SLC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_SLC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_EH_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_EH_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_EH_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_EH_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_EH_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_EH_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE,
	QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_NOCL0_CMU_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CCI_M1_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_CCI_M1_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_CCI_M1_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CCI_M1_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CCI_M1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CCI_M1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CCI_M1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CCI_M1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CCI_M2_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CCI_M2_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CCI_M2_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CCI_M2_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CCI_M3_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CCI_M3_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CCI_M3_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CCI_M3_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CCI_M4_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CCI_M4_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CCI_M4_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CCI_M4_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE,
	DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ,
	DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_EH_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_EH_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_EH_EVENT_QCH_ENABLE,
	QCH_CON_PPC_EH_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_EH_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_EH_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IO_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_IO_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_IO_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IO_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IO_EVENT_QCH_ENABLE,
	QCH_CON_PPC_IO_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_IO_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IO_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLC_CB_TOP_QCH_ENABLE,
	QCH_CON_SLC_CB_TOP_QCH_CLOCK_REQ,
	QCH_CON_SLC_CB_TOP_QCH_EXPIRE_VAL,
	QCH_CON_SLC_CB_TOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH1_QCH_ENABLE,
	DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH2_QCH_ENABLE,
	DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH3_QCH_ENABLE,
	DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SLC_CH_TOP_QCH_ENABLE,
	DMYQCH_CON_SLC_CH_TOP_QCH_CLOCK_REQ,
	DMYQCH_CON_SLC_CH_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_EH_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_EH_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_EH_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_EH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_GIC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_GIC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_GIC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MISC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NOCL0_QCH_ENABLE,
	QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_NOCL0_QCH_ENABLE,
	QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_NOCL0_QCH_ENABLE,
	QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_NOCL0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NOCL1A_QCH_ENABLE,
	QCH_CON_D_TZPC_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_NOCL1A_QCH_ENABLE,
	QCH_CON_GPC_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_GPC_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_GPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D0_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D1_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D2_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D3_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_TPU_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_TPU_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1A_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_AUR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_AUR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_AUR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_AUR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_AUR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_AUR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NOCL1A_CMU_NOCL1A_QCH_ENABLE,
	QCH_CON_NOCL1A_CMU_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_NOCL1A_CMU_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_NOCL1A_CMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D0_QCH_ENABLE,
	QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D1_QCH_ENABLE,
	QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_AUR_D0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_AUR_D0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_AUR_D0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_AUR_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_AUR_D0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_AUR_D0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_AUR_D0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_AUR_D0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_AUR_D1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_AUR_D1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_AUR_D1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_AUR_D1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D_D0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_G3D_D0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D_D0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D_D0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_G3D_D0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D_D0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D_D0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D_D1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_G3D_D1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D_D1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D_D1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D_D2_EVENT_QCH_ENABLE,
	QCH_CON_PPC_G3D_D2_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D_D2_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D_D2_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D_D3_EVENT_QCH_ENABLE,
	QCH_CON_PPC_G3D_D3_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D_D3_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D_D3_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_ENABLE,
	QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_TPU_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_TPU_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_TPU_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_TPU_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_TPU_EVENT_QCH_ENABLE,
	QCH_CON_PPC_TPU_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_TPU_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_TPU_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_AUR_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_AUR_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_AUR_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_AUR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_TPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_TPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D0_QCH_ENABLE,
	QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D1_QCH_ENABLE,
	QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D2_QCH_ENABLE,
	QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_G3D3_QCH_ENABLE,
	QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ,
	QCH_CON_SSMT_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D_QCH_D0_ENABLE,
	QCH_CON_SYSMMU_G3D_QCH_D0_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D_QCH_D0_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D_QCH_D0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D_QCH_D1_ENABLE,
	QCH_CON_SYSMMU_G3D_QCH_D1_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D_QCH_D1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D_QCH_D1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D_QCH_D2_ENABLE,
	QCH_CON_SYSMMU_G3D_QCH_D2_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D_QCH_D2_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D_QCH_D2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D_QCH_D3_ENABLE,
	QCH_CON_SYSMMU_G3D_QCH_D3_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D_QCH_D3_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D_QCH_D3_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D_QCH_MPTW_ENABLE,
	QCH_CON_SYSMMU_G3D_QCH_MPTW_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D_QCH_MPTW_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D_QCH_MPTW_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NOCL1A_QCH_ENABLE,
	QCH_CON_SYSREG_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_NOCL1A_QCH_ENABLE,
	QCH_CON_TREX_D_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_NOCL1A_QCH_ENABLE,
	QCH_CON_TREX_P_NOCL1A_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_NOCL1A_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_NOCL1A_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NOCL1B_QCH_ENABLE,
	QCH_CON_D_TZPC_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_NOCL1B_QCH_ENABLE,
	QCH_CON_GPC_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_GPC_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_GPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_HSI0_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1B_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_AOC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_AOC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_AOC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_APM_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_GSA_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_GSA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_GSA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NOCL1B_CMU_NOCL1B_QCH_ENABLE,
	QCH_CON_NOCL1B_CMU_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_NOCL1B_CMU_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_NOCL1B_CMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_AOC_CYCLE_QCH_ENABLE,
	QCH_CON_PPC_AOC_CYCLE_QCH_CLOCK_REQ,
	QCH_CON_PPC_AOC_CYCLE_QCH_EXPIRE_VAL,
	QCH_CON_PPC_AOC_CYCLE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_AOC_EVENT_QCH_ENABLE,
	QCH_CON_PPC_AOC_EVENT_QCH_CLOCK_REQ,
	QCH_CON_PPC_AOC_EVENT_QCH_EXPIRE_VAL,
	QCH_CON_PPC_AOC_EVENT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_AOC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_AOC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_AOC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_AOC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_GSA_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_GSA_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_GSA_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_GSA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NOCL1B_QCH_ENABLE,
	QCH_CON_SYSREG_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_NOCL1B_QCH_ENABLE,
	QCH_CON_TREX_D_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_NOCL1B_QCH_ENABLE,
	QCH_CON_TREX_P_NOCL1B_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_NOCL1B_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_NOCL1B_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NOCL2A_QCH_ENABLE,
	QCH_CON_D_TZPC_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_NOCL2A_QCH_ENABLE,
	QCH_CON_GPC_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_GPC_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_GPC_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D2_G2D_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_HSI2_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE,
	QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_MI_D_MISC_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_ENABLE,
	QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL2A_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_ENABLE,
	QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_G2D_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_G2D_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D2_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D2_GDC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D2_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D2_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D2_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D2_MCSC_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D2_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D2_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D2_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D3_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D4_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_BO_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_BO_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_BO_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_G3AA_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_IPP_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NOCL2A_CMU_NOCL2A_QCH_ENABLE,
	QCH_CON_NOCL2A_CMU_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_NOCL2A_CMU_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_NOCL2A_CMU_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_BO_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_BO_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_BO_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_BO_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_CSIS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_DISP_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_DISP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_DISP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_DISP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_DNS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_DNS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_G2D_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_G3AA_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_G3AA_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_GDC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_GDC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_GDC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_IPP_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_ITP_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MCSC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_PDP_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_PDP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_PDP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_TNR_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NOCL2A_QCH_ENABLE,
	QCH_CON_SYSREG_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_NOCL2A_QCH_ENABLE,
	QCH_CON_TREX_D_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_NOCL2A_QCH_ENABLE,
	QCH_CON_TREX_P_NOCL2A_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_NOCL2A_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_NOCL2A_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PDP_QCH_ENABLE,
	QCH_CON_D_TZPC_PDP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PDP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PDP_QCH_ENABLE,
	QCH_CON_GPC_PDP_QCH_CLOCK_REQ,
	QCH_CON_GPC_PDP_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_CMU_PDP_QCH_ENABLE,
	QCH_CON_PDP_CMU_PDP_QCH_CLOCK_REQ,
	QCH_CON_PDP_CMU_PDP_QCH_EXPIRE_VAL,
	QCH_CON_PDP_CMU_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_TOP_QCH_C2_PDP_ENABLE,
	QCH_CON_PDP_TOP_QCH_C2_PDP_CLOCK_REQ,
	QCH_CON_PDP_TOP_QCH_C2_PDP_EXPIRE_VAL,
	QCH_CON_PDP_TOP_QCH_C2_PDP_IGNORE_FORCE_PM_EN,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_ENABLE,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_CLOCK_REQ,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_EXPIRE_VAL,
	QCH_CON_PDP_TOP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_VRA_QCH_ENABLE,
	QCH_CON_PPMU_VRA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_AF0_QCH_ENABLE,
	QCH_CON_QE_PDP_AF0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_AF0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_AF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_AF1_QCH_ENABLE,
	QCH_CON_QE_PDP_AF1_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_AF1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_AF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_STAT0_QCH_ENABLE,
	QCH_CON_QE_PDP_STAT0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_STAT0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_STAT0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_STAT1_QCH_ENABLE,
	QCH_CON_QE_PDP_STAT1_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_STAT1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_STAT1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_VRA_QCH_ENABLE,
	QCH_CON_QE_VRA_QCH_CLOCK_REQ,
	QCH_CON_QE_VRA_QCH_EXPIRE_VAL,
	QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_PDP_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_PDP_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_PDP_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_PDP_STAT_QCH_ENABLE,
	QCH_CON_SSMT_PDP_STAT_QCH_CLOCK_REQ,
	QCH_CON_SSMT_PDP_STAT_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_PDP_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_VRA_QCH_ENABLE,
	QCH_CON_SSMT_VRA_QCH_CLOCK_REQ,
	QCH_CON_SSMT_VRA_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PDP_QCH_ENABLE,
	QCH_CON_SYSREG_PDP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PDP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PDP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VRA_QCH_ENABLE,
	QCH_CON_VRA_QCH_CLOCK_REQ,
	QCH_CON_VRA_QCH_EXPIRE_VAL,
	QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC0_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PERIC0_QCH_ENABLE,
	QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC0_QCH_ENABLE,
	QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C1_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C1_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C1_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C1_QCH_PCLK_ENABLE,
	QCH_CON_I3C1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C2_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C2_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C2_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C2_QCH_PCLK_ENABLE,
	QCH_CON_I3C2_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C2_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C2_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C3_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C3_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C3_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C3_QCH_PCLK_ENABLE,
	QCH_CON_I3C3_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C3_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C3_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C4_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C4_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C4_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C4_QCH_PCLK_ENABLE,
	QCH_CON_I3C4_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C4_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C4_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C5_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C5_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C5_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C5_QCH_PCLK_ENABLE,
	QCH_CON_I3C5_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C5_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C5_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C6_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C6_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C6_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C6_QCH_PCLK_ENABLE,
	QCH_CON_I3C6_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C6_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C6_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C7_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C7_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C7_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C7_QCH_PCLK_ENABLE,
	QCH_CON_I3C7_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C7_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C7_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C8_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C8_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C8_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C8_QCH_PCLK_ENABLE,
	QCH_CON_I3C8_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C8_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C8_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC0_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI0_UART_QCH_ENABLE,
	QCH_CON_USI0_UART_QCH_CLOCK_REQ,
	QCH_CON_USI0_UART_QCH_EXPIRE_VAL,
	QCH_CON_USI0_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI14_USI_QCH_ENABLE,
	QCH_CON_USI14_USI_QCH_CLOCK_REQ,
	QCH_CON_USI14_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI1_USI_QCH_ENABLE,
	QCH_CON_USI1_USI_QCH_CLOCK_REQ,
	QCH_CON_USI1_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI1_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI2_USI_QCH_ENABLE,
	QCH_CON_USI2_USI_QCH_CLOCK_REQ,
	QCH_CON_USI2_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI2_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI3_USI_QCH_ENABLE,
	QCH_CON_USI3_USI_QCH_CLOCK_REQ,
	QCH_CON_USI3_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI3_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI4_USI_QCH_ENABLE,
	QCH_CON_USI4_USI_QCH_CLOCK_REQ,
	QCH_CON_USI4_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI4_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI5_USI_QCH_ENABLE,
	QCH_CON_USI5_USI_QCH_CLOCK_REQ,
	QCH_CON_USI5_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI5_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI6_USI_QCH_ENABLE,
	QCH_CON_USI6_USI_QCH_CLOCK_REQ,
	QCH_CON_USI6_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI6_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI7_USI_QCH_ENABLE,
	QCH_CON_USI7_USI_QCH_CLOCK_REQ,
	QCH_CON_USI7_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI7_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI8_USI_QCH_ENABLE,
	QCH_CON_USI8_USI_QCH_CLOCK_REQ,
	QCH_CON_USI8_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI8_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC1_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_PERIC1_QCH_ENABLE,
	QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC1_QCH_ENABLE,
	QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C0_QCH_SCLK_ENABLE,
	DMYQCH_CON_I3C0_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_I3C0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C0_QCH_PCLK_ENABLE,
	QCH_CON_I3C0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_QCH_ENABLE,
	QCH_CON_PWM_QCH_CLOCK_REQ,
	QCH_CON_PWM_QCH_EXPIRE_VAL,
	QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC1_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI0_USI_QCH_ENABLE,
	QCH_CON_USI0_USI_QCH_CLOCK_REQ,
	QCH_CON_USI0_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI0_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI10_USI_QCH_ENABLE,
	QCH_CON_USI10_USI_QCH_CLOCK_REQ,
	QCH_CON_USI10_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI11_USI_QCH_ENABLE,
	QCH_CON_USI11_USI_QCH_CLOCK_REQ,
	QCH_CON_USI11_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI12_USI_QCH_ENABLE,
	QCH_CON_USI12_USI_QCH_CLOCK_REQ,
	QCH_CON_USI12_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI13_USI_QCH_ENABLE,
	QCH_CON_USI13_USI_QCH_CLOCK_REQ,
	QCH_CON_USI13_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI15_USI_QCH_ENABLE,
	QCH_CON_USI15_USI_QCH_CLOCK_REQ,
	QCH_CON_USI15_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI16_USI_QCH_ENABLE,
	QCH_CON_USI16_USI_QCH_CLOCK_REQ,
	QCH_CON_USI16_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI16_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI9_USI_QCH_ENABLE,
	QCH_CON_USI9_USI_QCH_CLOCK_REQ,
	QCH_CON_USI9_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI9_USI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL,
	QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TNR_QCH_ENABLE,
	QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_TNR_QCH_ENABLE,
	QCH_CON_GPC_TNR_QCH_CLOCK_REQ,
	QCH_CON_GPC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_ENABLE,
	QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_ENABLE,
	QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_CLOCK_REQ,
	QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_EXPIRE_VAL,
	QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D2_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D3_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D4_TNR_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D4_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D5_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D6_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D7_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D8_TNR_QCH_ENABLE,
	QCH_CON_PPMU_D8_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D8_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D8_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D0_TNR_QCH_ENABLE,
	QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D1_TNR_QCH_ENABLE,
	QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D5_TNR_QCH_ENABLE,
	QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D6_TNR_QCH_ENABLE,
	QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D7_TNR_QCH_ENABLE,
	QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_D8_TNR_QCH_ENABLE,
	QCH_CON_QE_D8_TNR_QCH_CLOCK_REQ,
	QCH_CON_QE_D8_TNR_QCH_EXPIRE_VAL,
	QCH_CON_QE_D8_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_TNR_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D0_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D0_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D1_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D1_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D2_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D2_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D3_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D3_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D4_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D4_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D5_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D5_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D6_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D6_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D7_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D7_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_D8_TNR_QCH_ENABLE,
	QCH_CON_SSMT_D8_TNR_QCH_CLOCK_REQ,
	QCH_CON_SSMT_D8_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_D8_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D4_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D4_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TNR_QCH_ENABLE,
	QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_QCH_C2_ENABLE,
	QCH_CON_TNR_QCH_C2_CLOCK_REQ,
	QCH_CON_TNR_QCH_C2_EXPIRE_VAL,
	QCH_CON_TNR_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_QCH_ACLK_ENABLE,
	QCH_CON_TNR_QCH_ACLK_CLOCK_REQ,
	QCH_CON_TNR_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_TNR_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_CMU_TNR_QCH_ENABLE,
	QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ,
	QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL,
	QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_HPMTPU_QCH_ENABLE,
	QCH_CON_BUSIF_HPMTPU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_HPMTPU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_HPMTPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TPU_QCH_ENABLE,
	QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPC_TPU_QCH_ENABLE,
	QCH_CON_GPC_TPU_QCH_CLOCK_REQ,
	QCH_CON_GPC_TPU_QCH_EXPIRE_VAL,
	QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ACEL_SI_D_TPU_QCH_ENABLE,
	QCH_CON_LH_ACEL_SI_D_TPU_QCH_CLOCK_REQ,
	QCH_CON_LH_ACEL_SI_D_TPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_ACEL_SI_D_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_ENABLE,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_EXPIRE_VAL,
	QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_TPU_QCH_ENABLE,
	QCH_CON_PPMU_TPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_TPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_TPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_TPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSMT_TPU_QCH_ENABLE,
	QCH_CON_SSMT_TPU_QCH_CLOCK_REQ,
	QCH_CON_SSMT_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SSMT_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TPU_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_TPU_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_TPU_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_TPU_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TPU_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_TPU_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_TPU_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_TPU_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TPU_QCH_ENABLE,
	QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_TPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_TPU_QCH_ENABLE,
	DMYQCH_CON_TPU_QCH_CLOCK_REQ,
	DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TPU_CMU_TPU_QCH_ENABLE,
	QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ,
	QCH_CON_TPU_CMU_TPU_QCH_EXPIRE_VAL,
	QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN,
	AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BO_CMU_BO_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BO_CMU_BO_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NOCL2A_CMU_NOCL2A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NOCL2A_CMU_NOCL2A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
