{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 09:51:06 2023 " "Info: Processing started: Sun Dec 24 09:51:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register reg_group:inst6\|R1\[7\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 46.53 MHz 21.49 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.53 MHz between source register \"reg_group:inst6\|R1\[7\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 21.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.492 ns + Longest register memory " "Info: + Longest register to memory delay is 10.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst6\|R1\[7\] 1 REG LCFF_X27_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst6\|R1\[7\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst6|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.651 ns) 2.196 ns reg_group:inst6\|Mux8~0 2 COMB LCCOMB_X25_Y7_N16 1 " "Info: 2: + IC(1.545 ns) + CELL(0.651 ns) = 2.196 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 1; COMB Node = 'reg_group:inst6\|Mux8~0'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.206 ns) 4.614 ns reg_group:inst6\|Mux8~1 3 COMB LCCOMB_X26_Y6_N2 4 " "Info: 3: + IC(2.212 ns) + CELL(0.206 ns) = 4.614 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 4; COMB Node = 'reg_group:inst6\|Mux8~1'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.624 ns) 6.661 ns au:inst7\|Add0~25 4 COMB LCCOMB_X26_Y5_N16 1 " "Info: 4: + IC(1.423 ns) + CELL(0.624 ns) = 6.661 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = 'au:inst7\|Add0~25'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { reg_group:inst6|Mux8~1 au:inst7|Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/au.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 7.405 ns inst12\[7\]~4 5 COMB LCCOMB_X26_Y5_N20 1 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 7.405 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 1; COMB Node = 'inst12\[7\]~4'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { au:inst7|Add0~25 inst12[7]~4 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 8.150 ns inst12\[7\]~5 6 COMB LCCOMB_X26_Y5_N22 2 " "Info: 6: + IC(0.375 ns) + CELL(0.370 ns) = 8.150 ns; Loc. = LCCOMB_X26_Y5_N22; Fanout = 2; COMB Node = 'inst12\[7\]~5'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { inst12[7]~4 inst12[7]~5 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.723 ns inst12\[7\]~21 7 COMB LCCOMB_X26_Y5_N26 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 8.723 ns; Loc. = LCCOMB_X26_Y5_N26; Fanout = 3; COMB Node = 'inst12\[7\]~21'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst12[7]~5 inst12[7]~21 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.128 ns) 10.492 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 8 MEM M4K_X23_Y7 1 " "Info: 8: + IC(1.641 ns) + CELL(0.128 ns) = 10.492 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { inst12[7]~21 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 24.35 % ) " "Info: Total cell delay = 2.555 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.937 ns ( 75.65 % ) " "Info: Total interconnect delay = 7.937 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.492 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 au:inst7|Add0~25 inst12[7]~4 inst12[7]~5 inst12[7]~21 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "10.492 ns" { reg_group:inst6|R1[7] {} reg_group:inst6|Mux8~0 {} reg_group:inst6|Mux8~1 {} au:inst7|Add0~25 {} inst12[7]~4 {} inst12[7]~5 {} inst12[7]~21 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.545ns 2.212ns 1.423ns 0.374ns 0.375ns 0.367ns 1.641ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.097 ns - Smallest " "Info: - Smallest clock skew is 0.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.834 ns) 2.847 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.760 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.28 % ) " "Info: Total cell delay = 1.944 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 31.72 % ) " "Info: Total interconnect delay = 0.903 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.760ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns reg_group:inst6\|R1\[7\] 3 REG LCFF_X27_Y6_N9 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst6\|R1\[7\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.760ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.492 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 au:inst7|Add0~25 inst12[7]~4 inst12[7]~5 inst12[7]~21 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "10.492 ns" { reg_group:inst6|R1[7] {} reg_group:inst6|Mux8~0 {} reg_group:inst6|Mux8~1 {} au:inst7|Add0~25 {} inst12[7]~4 {} inst12[7]~5 {} inst12[7]~21 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.545ns 2.212ns 1.423ns 0.374ns 0.375ns 0.367ns 1.641ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.370ns 0.370ns 0.206ns 0.128ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.760ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst6\|R3\[3\] input\[3\] clk 9.836 ns register " "Info: tsu for register \"reg_group:inst6\|R3\[3\]\" (data pin = \"input\[3\]\", clock pin = \"clk\") is 9.836 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.626 ns + Longest pin register " "Info: + Longest pin to register delay is 12.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[3\] 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 573 -336 -168 589 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.255 ns) + CELL(0.615 ns) 8.814 ns inst12\[3\]~14 2 COMB LCCOMB_X25_Y6_N8 2 " "Info: 2: + IC(7.255 ns) + CELL(0.615 ns) = 8.814 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 2; COMB Node = 'inst12\[3\]~14'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { input[3] inst12[3]~14 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 9.510 ns inst12\[3\]~27 3 COMB LCCOMB_X25_Y6_N10 3 " "Info: 3: + IC(0.377 ns) + CELL(0.319 ns) = 9.510 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 3; COMB Node = 'inst12\[3\]~27'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { inst12[3]~14 inst12[3]~27 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 11.106 ns mux2_1:inst19\|y\[3\]~12 4 COMB LCCOMB_X27_Y6_N2 4 " "Info: 4: + IC(1.390 ns) + CELL(0.206 ns) = 11.106 ns; Loc. = LCCOMB_X27_Y6_N2; Fanout = 4; COMB Node = 'mux2_1:inst19\|y\[3\]~12'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst12[3]~27 mux2_1:inst19|y[3]~12 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.460 ns) 12.626 ns reg_group:inst6\|R3\[3\] 5 REG LCFF_X26_Y6_N15 2 " "Info: 5: + IC(1.060 ns) + CELL(0.460 ns) = 12.626 ns; Loc. = LCFF_X26_Y6_N15; Fanout = 2; REG Node = 'reg_group:inst6\|R3\[3\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.544 ns ( 20.15 % ) " "Info: Total cell delay = 2.544 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.082 ns ( 79.85 % ) " "Info: Total interconnect delay = 10.082 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.626 ns" { input[3] inst12[3]~14 inst12[3]~27 mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "12.626 ns" { input[3] {} input[3]~combout {} inst12[3]~14 {} inst12[3]~27 {} mux2_1:inst19|y[3]~12 {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 7.255ns 0.377ns 1.390ns 1.060ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns reg_group:inst6\|R3\[3\] 3 REG LCFF_X26_Y6_N15 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X26_Y6_N15; Fanout = 2; REG Node = 'reg_group:inst6\|R3\[3\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.626 ns" { input[3] inst12[3]~14 inst12[3]~27 mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "12.626 ns" { input[3] {} input[3]~combout {} inst12[3]~14 {} inst12[3]~27 {} mux2_1:inst19|y[3]~12 {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 7.255ns 0.377ns 1.390ns 1.060ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.206ns 0.460ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] reg_group:inst6\|R1\[7\] 16.056 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"reg_group:inst6\|R1\[7\]\" is 16.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns reg_group:inst6\|R1\[7\] 3 REG LCFF_X27_Y6_N9 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst6\|R1\[7\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.002 ns + Longest register pin " "Info: + Longest register to pin delay is 13.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst6\|R1\[7\] 1 REG LCFF_X27_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst6\|R1\[7\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst6|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.651 ns) 2.196 ns reg_group:inst6\|Mux8~0 2 COMB LCCOMB_X25_Y7_N16 1 " "Info: 2: + IC(1.545 ns) + CELL(0.651 ns) = 2.196 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 1; COMB Node = 'reg_group:inst6\|Mux8~0'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.206 ns) 4.614 ns reg_group:inst6\|Mux8~1 3 COMB LCCOMB_X26_Y6_N2 4 " "Info: 3: + IC(2.212 ns) + CELL(0.206 ns) = 4.614 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 4; COMB Node = 'reg_group:inst6\|Mux8~1'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.624 ns) 6.661 ns au:inst7\|Add0~25 4 COMB LCCOMB_X26_Y5_N16 1 " "Info: 4: + IC(1.423 ns) + CELL(0.624 ns) = 6.661 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = 'au:inst7\|Add0~25'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { reg_group:inst6|Mux8~1 au:inst7|Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/au.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 7.405 ns inst12\[7\]~4 5 COMB LCCOMB_X26_Y5_N20 1 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 7.405 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 1; COMB Node = 'inst12\[7\]~4'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { au:inst7|Add0~25 inst12[7]~4 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 8.150 ns inst12\[7\]~5 6 COMB LCCOMB_X26_Y5_N22 2 " "Info: 6: + IC(0.375 ns) + CELL(0.370 ns) = 8.150 ns; Loc. = LCCOMB_X26_Y5_N22; Fanout = 2; COMB Node = 'inst12\[7\]~5'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { inst12[7]~4 inst12[7]~5 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(3.056 ns) 13.002 ns output\[7\] 7 PIN PIN_100 0 " "Info: 7: + IC(1.796 ns) + CELL(3.056 ns) = 13.002 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.852 ns" { inst12[7]~5 output[7] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 704 584 760 720 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.277 ns ( 40.59 % ) " "Info: Total cell delay = 5.277 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.725 ns ( 59.41 % ) " "Info: Total interconnect delay = 7.725 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "13.002 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 au:inst7|Add0~25 inst12[7]~4 inst12[7]~5 output[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "13.002 ns" { reg_group:inst6|R1[7] {} reg_group:inst6|Mux8~0 {} reg_group:inst6|Mux8~1 {} au:inst7|Add0~25 {} inst12[7]~4 {} inst12[7]~5 {} output[7] {} } { 0.000ns 1.545ns 2.212ns 1.423ns 0.374ns 0.375ns 1.796ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.370ns 0.370ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl reg_group:inst6|R1[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "13.002 ns" { reg_group:inst6|R1[7] reg_group:inst6|Mux8~0 reg_group:inst6|Mux8~1 au:inst7|Add0~25 inst12[7]~4 inst12[7]~5 output[7] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "13.002 ns" { reg_group:inst6|R1[7] {} reg_group:inst6|Mux8~0 {} reg_group:inst6|Mux8~1 {} au:inst7|Add0~25 {} inst12[7]~4 {} inst12[7]~5 {} output[7] {} } { 0.000ns 1.545ns 2.212ns 1.423ns 0.374ns 0.375ns 1.796ns } { 0.000ns 0.651ns 0.206ns 0.624ns 0.370ns 0.370ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[1\] output\[1\] 13.627 ns Longest " "Info: Longest tpd from source pin \"input\[1\]\" to destination pin \"output\[1\]\" is 13.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[1\] 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 573 -336 -168 589 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.299 ns) + CELL(0.615 ns) 8.858 ns inst12\[1\]~18 2 COMB LCCOMB_X25_Y6_N12 2 " "Info: 2: + IC(7.299 ns) + CELL(0.615 ns) = 8.858 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'inst12\[1\]~18'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { input[1] inst12[1]~18 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(3.056 ns) 13.627 ns output\[1\] 3 PIN PIN_92 0 " "Info: 3: + IC(1.713 ns) + CELL(3.056 ns) = 13.627 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'output\[1\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { inst12[1]~18 output[1] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 704 584 760 720 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.615 ns ( 33.87 % ) " "Info: Total cell delay = 4.615 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.012 ns ( 66.13 % ) " "Info: Total interconnect delay = 9.012 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "13.627 ns" { input[1] inst12[1]~18 output[1] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "13.627 ns" { input[1] {} input[1]~combout {} inst12[1]~18 {} output[1] {} } { 0.000ns 0.000ns 7.299ns 1.713ns } { 0.000ns 0.944ns 0.615ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|x\[4\] input\[4\] clk -6.021 ns register " "Info: th for register \"ir:inst\|x\[4\]\" (data pin = \"input\[4\]\", clock pin = \"clk\") is -6.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 272 992 1160 288 "clk" "" } { 264 1160 1192 280 "clk" "" } { 488 376 416 504 "clk" "" } { 496 1288 1320 512 "clk" "" } { 248 1552 1576 264 "clk" "" } { 248 184 232 264 "clk" "" } { 456 1128 1150 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns ir:inst\|x\[4\] 3 REG LCFF_X24_Y6_N27 21 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 21; REG Node = 'ir:inst\|x\[4\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[4] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns input\[4\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 573 -336 -168 589 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.857 ns) + CELL(0.615 ns) 8.396 ns inst12\[4\]~12 2 COMB LCCOMB_X24_Y6_N22 2 " "Info: 2: + IC(6.857 ns) + CELL(0.615 ns) = 8.396 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'inst12\[4\]~12'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { input[4] inst12[4]~12 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.969 ns inst12\[4\]~24 3 COMB LCCOMB_X24_Y6_N26 3 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 8.969 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 3; COMB Node = 'inst12\[4\]~24'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst12[4]~12 inst12[4]~24 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/CPU_temp/Gcpu2/Gcpu.bdf" { { 568 -88 -40 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.077 ns ir:inst\|x\[4\] 4 REG LCFF_X24_Y6_N27 21 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.077 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 21; REG Node = 'ir:inst\|x\[4\]'" {  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst12[4]~24 ir:inst|x[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/CPU_temp/Gcpu2/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 20.41 % ) " "Info: Total cell delay = 1.853 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.224 ns ( 79.59 % ) " "Info: Total interconnect delay = 7.224 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "9.077 ns" { input[4] inst12[4]~12 inst12[4]~24 ir:inst|x[4] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "9.077 ns" { input[4] {} input[4]~combout {} inst12[4]~12 {} inst12[4]~24 {} ir:inst|x[4] {} } { 0.000ns 0.000ns 6.857ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.615ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[4] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "9.077 ns" { input[4] inst12[4]~12 inst12[4]~24 ir:inst|x[4] } "NODE_NAME" } } { "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/a/desktop/cpu_temp/quartus2/quartus/bin/Technology_Viewer.qrui" "9.077 ns" { input[4] {} input[4]~combout {} inst12[4]~12 {} inst12[4]~24 {} ir:inst|x[4] {} } { 0.000ns 0.000ns 6.857ns 0.367ns 0.000ns } { 0.000ns 0.924ns 0.615ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 09:51:06 2023 " "Info: Processing ended: Sun Dec 24 09:51:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
