--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml PS2_RX_SCH.twx PS2_RX_SCH.ncd -o PS2_RX_SCH.twr
PS2_RX_SCH.pcf -ucf GenIO.ucf

Design file:              PS2_RX_SCH.ncd
Physical constraint file: PS2_RX_SCH.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 444 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.767ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/srTx_4 (SLICE_X50Y64.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_8 (FF)
  Destination:          XLXI_1/srTx_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_8 to XLXI_1/srTx_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_1/cntTx<8>
                                                       XLXI_1/cntTx_8
    SLICE_X48Y63.F2      net (fanout=2)        0.677   XLXI_1/cntTx<8>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_4
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (3.313ns logic, 2.454ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_2 (FF)
  Destination:          XLXI_1/srTx_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_2 to XLXI_1/srTx_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.XQ      Tcko                  0.591   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_2
    SLICE_X48Y63.F1      net (fanout=2)        0.526   XLXI_1/cntTx<2>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_4
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (3.313ns logic, 2.303ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_3 (FF)
  Destination:          XLXI_1/srTx_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_3 to XLXI_1/srTx_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.YQ      Tcko                  0.587   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_3
    SLICE_X48Y63.F3      net (fanout=2)        0.444   XLXI_1/cntTx<3>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_4
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (3.309ns logic, 2.221ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/srTx_3 (SLICE_X50Y64.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_8 (FF)
  Destination:          XLXI_1/srTx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_8 to XLXI_1/srTx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_1/cntTx<8>
                                                       XLXI_1/cntTx_8
    SLICE_X48Y63.F2      net (fanout=2)        0.677   XLXI_1/cntTx<8>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_3
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (3.313ns logic, 2.454ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_2 (FF)
  Destination:          XLXI_1/srTx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_2 to XLXI_1/srTx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.XQ      Tcko                  0.591   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_2
    SLICE_X48Y63.F1      net (fanout=2)        0.526   XLXI_1/cntTx<2>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_3
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (3.313ns logic, 2.303ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_3 (FF)
  Destination:          XLXI_1/srTx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_3 to XLXI_1/srTx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.YQ      Tcko                  0.587   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_3
    SLICE_X48Y63.F3      net (fanout=2)        0.444   XLXI_1/cntTx<3>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y64.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y64.CLK     Tceck                 0.555   XLXI_1/srTx<4>
                                                       XLXI_1/srTx_3
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (3.309ns logic, 2.221ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/srTx_6 (SLICE_X50Y65.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_8 (FF)
  Destination:          XLXI_1/srTx_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_8 to XLXI_1/srTx_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_1/cntTx<8>
                                                       XLXI_1/cntTx_8
    SLICE_X48Y63.F2      net (fanout=2)        0.677   XLXI_1/cntTx<8>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y65.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y65.CLK     Tceck                 0.555   XLXI_1/srTx<6>
                                                       XLXI_1/srTx_6
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (3.313ns logic, 2.454ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_2 (FF)
  Destination:          XLXI_1/srTx_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_2 to XLXI_1/srTx_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.XQ      Tcko                  0.591   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_2
    SLICE_X48Y63.F1      net (fanout=2)        0.526   XLXI_1/cntTx<2>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y65.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y65.CLK     Tceck                 0.555   XLXI_1/srTx<6>
                                                       XLXI_1/srTx_6
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (3.313ns logic, 2.303ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntTx_3 (FF)
  Destination:          XLXI_1/srTx_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntTx_3 to XLXI_1/srTx_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.YQ      Tcko                  0.587   XLXI_1/cntTx<2>
                                                       XLXI_1/cntTx_3
    SLICE_X48Y63.F3      net (fanout=2)        0.444   XLXI_1/cntTx<3>
    SLICE_X48Y63.X       Tilo                  0.759   XLXI_1/TxBitNo_cmp_eq00008
                                                       XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.G1      net (fanout=2)        0.823   XLXI_1/TxBitNo_cmp_eq00008
    SLICE_X51Y62.Y       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/TxBitNo_cmp_eq000024
    SLICE_X51Y62.F3      net (fanout=3)        0.030   XLXI_1/TxBitNo_cmp_eq0000
    SLICE_X51Y62.X       Tilo                  0.704   XLXI_1/srTx_not0001
                                                       XLXI_1/srTx_not00011
    SLICE_X50Y65.CE      net (fanout=5)        0.924   XLXI_1/srTx_not0001
    SLICE_X50Y65.CLK     Tceck                 0.555   XLXI_1/srTx<6>
                                                       XLXI_1/srTx_6
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (3.309ns logic, 2.221ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/inTxDI_4 (SLICE_X51Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/shift_register_data_5 (FF)
  Destination:          XLXI_1/inTxDI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.015ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/shift_register_data_5 to XLXI_1/inTxDI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y66.XQ      Tcko                  0.474   XLXI_2/shift_register_data<5>
                                                       XLXI_2/shift_register_data_5
    SLICE_X51Y65.BY      net (fanout=3)        0.406   XLXI_2/shift_register_data<5>
    SLICE_X51Y65.CLK     Tckdi       (-Th)    -0.135   XLXI_1/inTxDI<5>
                                                       XLXI_1/inTxDI_4
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.609ns logic, 0.406ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/shift_register_data_7 (SLICE_X52Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/shift_register_data_8 (FF)
  Destination:          XLXI_2/shift_register_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/shift_register_data_8 to XLXI_2/shift_register_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.YQ      Tcko                  0.470   XLXI_2/shift_register_data<9>
                                                       XLXI_2/shift_register_data_8
    SLICE_X52Y67.BX      net (fanout=3)        0.412   XLXI_2/shift_register_data<8>
    SLICE_X52Y67.CLK     Tckdi       (-Th)    -0.134   XLXI_2/shift_register_data<7>
                                                       XLXI_2/shift_register_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.604ns logic, 0.412ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/inTxDI_3 (SLICE_X51Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/shift_register_data_4 (FF)
  Destination:          XLXI_1/inTxDI_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/shift_register_data_4 to XLXI_1/inTxDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y66.YQ      Tcko                  0.522   XLXI_2/shift_register_data<5>
                                                       XLXI_2/shift_register_data_4
    SLICE_X51Y66.BX      net (fanout=3)        0.405   XLXI_2/shift_register_data<4>
    SLICE_X51Y66.CLK     Tckdi       (-Th)    -0.093   XLXI_1/inTxDI<3>
                                                       XLXI_1/inTxDI_3
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.615ns logic, 0.405ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_1/srTx<2>/CLK
  Logical resource: XLXI_1/srTx_2/CK
  Location pin: SLICE_X50Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_1/srTx<2>/CLK
  Logical resource: XLXI_1/srTx_2/CK
  Location pin: SLICE_X50Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_1/srTx<2>/CLK
  Logical resource: XLXI_1/srTx_2/CK
  Location pin: SLICE_X50Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    5.767|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 444 paths, 0 nets, and 204 connections

Design statistics:
   Minimum period:   5.767ns{1}   (Maximum frequency: 173.400MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 13 12:32:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



