#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 15 17:27:37 2023
# Process ID: 1340
# Current directory: C:/Users/USER/Xilinx/FPGA_lab/SHA1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20932 C:\Users\USER\Xilinx\FPGA_lab\SHA1\SHA1.xpr
# Log file: C:/Users/USER/Xilinx/FPGA_lab/SHA1/vivado.log
# Journal file: C:/Users/USER/Xilinx/FPGA_lab/SHA1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 916.191 ; gain = 297.492
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 15 17:28:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/SHA1_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/Top_SHA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_SHA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHA1_round
Compiling module xil_defaultlib.Top_SHA1
Compiling module xil_defaultlib.SHA1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SHA1_tb_behav -key {Behavioral:sim_1:Functional:SHA1_tb} -tclbatch {SHA1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SHA1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SHA1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 985.891 ; gain = 43.629
run 10 us
Hashed text is 65d68866ba8c9c1cddd6c46aebfd0dd8a77d0aaf:
run 1 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/req}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/wait_counter}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w9}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w13}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w_i}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w_string}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/step_counter}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/round}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/SHA1_input_text}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/SHA1_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/Top_SHA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_SHA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHA1_round
Compiling module xil_defaultlib.Top_SHA1
Compiling module xil_defaultlib.SHA1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1042.969 ; gain = 0.000
run 10 us
Hashed text is 65d68866ba8c9c1cddd6c46aebfd0dd8a77d0aaf:
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/CONFIG_wait}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.324 ; gain = 0.000
run 10 us
Hashed text is 65d68866ba8c9c1cddd6c46aebfd0dd8a77d0aaf:
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/SHA1_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/Top_SHA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_SHA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHA1_round
Compiling module xil_defaultlib.Top_SHA1
Compiling module xil_defaultlib.SHA1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.309 ; gain = 0.000
run 10 us
Hashed text is f04ed2e563b8dd3b97bca9377e048fcebe9ec40c:
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/SHA1_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sources_1/new/Top_SHA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_SHA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHA1_round
Compiling module xil_defaultlib.Top_SHA1
Compiling module xil_defaultlib.SHA1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.367 ; gain = 0.000
run 10 us
Hashed text is 9de7344ec7022e76991443f6871cc3474bfdd4dc:
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w16}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w17}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w18}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SHA1_tb/SHA1_ins/sha_round_ins/w19}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SHA1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SHA1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.sim/sim_1/behav/xsim'
"xelab -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5a65087e2b0b42f993e1c09405346860 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA1_tb_behav xil_defaultlib.SHA1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.898 ; gain = 0.000
run 10 us
Hashed text is 9de7344ec7022e76991443f6871cc3474bfdd4dc:
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 15 19:30:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1.runs/synth_1/runme.log
save_wave_config {C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1_tb_behav.wcfg
set_property xsim.view C:/Users/USER/Xilinx/FPGA_lab/SHA1/SHA1_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/freq_divider/freq_divider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/led_flash/led_flash.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/PWM_PCIE/PWM_PCIE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 20:36:26 2023...
