INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/tuesday/1028_seg7/1028_seg7.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/tuesday/1028_seg7/1028_seg7.srcs/sim_1/new/seg7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_tb
INFO: [VRFC 10-2458] undeclared symbol P, assumed default net type wire [C:/Users/D-105/tuesday/1028_seg7/1028_seg7.srcs/sim_1/new/seg7_tb.v:54]
