Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec 13 15:40:43 2024
| Host         : thinkpad-e14 running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file mandelbrot_top_control_sets_placed.rpt
| Design       : mandelbrot_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |             107 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              92 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  CLK125xCI_IBUF_BUFG       |                                       |                  |                2 |              2 |         1.00 |
|  i_clk_wiz_0/inst/clk_out1 |                                       |                  |                2 |              4 |         2.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/CRExDP[6]_i_1_n_0        | RSTxRI_IBUF      |                3 |              4 |         1.33 |
|  CLK125xCI_IBUF_BUFG       | i_vga_controller/AnimCntxDP_reg[0][0] | RSTxRI_IBUF      |                4 |             10 |         2.50 |
|  CLK125xCI_IBUF_BUFG       | i_vga_controller/E[0]                 | RSTxRI_IBUF      |                3 |             10 |         3.33 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/YxDP[0]_i_1_n_0          | RSTxRI_IBUF      |                3 |             12 |         4.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/E[0]                     | RSTxRI_IBUF      |                3 |             12 |         4.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/C_RE_0xDP0               | RSTxRI_IBUF      |                5 |             16 |         3.20 |
|  i_clk_wiz_0/inst/clk_out1 | i_vga_controller/E[0]                 | RSTxRI_IBUF      |               16 |             28 |         1.75 |
|  i_clk_wiz_0/inst/clk_out1 |                                       | RSTxRI_IBUF      |               44 |            107 |         2.43 |
+----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+


