library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;



entity DispHEX is

   Port ( D2 : in UNSIGNED(5 downto 0);
          Y0 : out STD_LOGIC_VECTOR(6 downto 0);
          Y1 : out STD_LOGIC_VECTOR(6 downto 0)
        );

end DispHEX;




architecture Structural of DispHEX is

   component segDecoder is
       Port ( D : in STD_LOGIC_VECTOR(3 downto 0);
              y : out STD_LOGIC_VECTOR(6 downto 0)
            );

   end component;

   signal lower4 : STD_LOGIC_VECTOR(3 downto 0);
   signal upper2 : STD_LOGIC_VECTOR(3 downto 0);

begin

   -- Assigning bits to the appropriate signals

   lower4 <= STD_LOGIC_VECTOR(D2(3 downto 0));
   upper2 <= "00" & STD_LOGIC_VECTOR(D2(5 downto 4));

   -- Instantiating the segDecoder for Y0

   Y0_decoder: segDecoder
       
		 port map (
           D => lower4,
           Y => Y0
       );

   -- Instantiating the segDecoder for Y1

   Y1_decoder: segDecoder
       
		 port map (
           D => upper2,
           Y => Y1
       );

end Structural;
