bram_32x16.v,verilog,xil_defaultlib,../../../../Lab7.srcs/sources_1/ip/bram_32x16/sim/bram_32x16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
