# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do MY32CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/My_CPU {C:/intelFPGA_lite/My_CPU/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:33 on Jul 04,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/My_CPU" C:/intelFPGA_lite/My_CPU/PC.v 
# -- Compiling module PC
# -- Compiling module CPU_REG
# -- Compiling module COUNTER5b
# 
# Top level modules:
# 	PC
# End time: 15:36:33 on Jul 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:23 on Jul 04,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC.v 
# -- Compiling module PC
# -- Compiling module CPU_REG
# -- Compiling module COUNTER5b
# 
# Top level modules:
# 	PC
# End time: 15:37:23 on Jul 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC_bench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:23 on Jul 04,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC_bench.v 
# -- Compiling module PC_bench
# ** Error: (vlog-13069) C:/intelFPGA_lite/My_CPU/PC_bench.v(22): near "EOF": syntax error, unexpected end of source code.
# End time: 15:37:23 on Jul 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC_bench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:30 on Jul 04,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC_bench.v 
# -- Compiling module PC_bench
# ** Error: (vlog-13069) C:/intelFPGA_lite/My_CPU/PC_bench.v(22): near "EOF": syntax error, unexpected end of source code.
# End time: 15:37:30 on Jul 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:31 on Jul 04,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC.v 
# -- Compiling module PC
# -- Compiling module CPU_REG
# -- Compiling module COUNTER5b
# 
# Top level modules:
# 	PC
# End time: 15:37:32 on Jul 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/My_CPU/PC.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:32 on Jul 04,2019
