aag 172 3 34 1 135
2
4
6
8 1
10 83
12 95
14 101
16 107
18 113
20 119
22 125
24 131
26 137
28 143
30 149
32 155
34 161
36 167
38 173
40 179
42 185
44 191
46 199
48 207
50 215
52 223
54 231
56 239
58 247
60 255
62 263
64 271
66 279
68 287
70 295
72 303
74 311
344
76 7 8
78 2 76
80 10 77
82 79 81
84 2 11
86 76 84
88 42 86
90 12 87
92 89 91
94 8 92
96 12 86
98 14 87
100 97 99
102 14 86
104 16 87
106 103 105
108 16 86
110 18 87
112 109 111
114 18 86
116 20 87
118 115 117
120 20 86
122 22 87
124 121 123
126 22 86
128 24 87
130 127 129
132 24 86
134 26 87
136 133 135
138 26 86
140 28 87
142 139 141
144 28 86
146 30 87
148 145 147
150 30 86
152 32 87
154 151 153
156 32 86
158 34 87
160 157 159
162 34 86
164 36 87
166 163 165
168 36 86
170 38 87
172 169 171
174 38 86
176 40 87
178 175 177
180 40 86
182 42 87
184 181 183
186 4 96
188 44 97
190 187 189
192 46 97
194 4 102
196 103 192
198 195 197
200 48 97
202 4 108
204 109 200
206 203 205
208 50 97
210 4 114
212 115 208
214 211 213
216 52 97
218 4 120
220 121 216
222 219 221
224 54 97
226 4 126
228 127 224
230 227 229
232 56 97
234 4 132
236 133 232
238 235 237
240 58 97
242 4 138
244 139 240
246 243 245
248 60 97
250 4 144
252 145 248
254 251 253
256 62 97
258 4 150
260 151 256
262 259 261
264 64 97
266 4 156
268 157 264
270 267 269
272 66 97
274 4 162
276 163 272
278 275 277
280 68 97
282 4 168
284 169 280
286 283 285
288 70 97
290 4 174
292 175 288
294 291 293
296 72 97
298 4 180
300 181 296
302 299 301
304 74 97
306 4 88
308 89 304
310 307 309
312 12 76
314 44 47
316 48 51
318 52 54
320 57 58
322 60 62
324 64 66
326 68 71
328 73 75
330 314 316
332 318 320
334 322 324
336 326 328
338 330 332
340 334 336
342 338 340
344 312 342
i0 SCLK
i1 MOSI
i2 NOT_CS
l0 init
l1 prev_SCLK
l2 mask_0
l3 mask_1
l4 mask_2
l5 mask_3
l6 mask_4
l7 mask_5
l8 mask_6
l9 mask_7
l10 mask_8
l11 mask_9
l12 mask_10
l13 mask_11
l14 mask_12
l15 mask_13
l16 mask_14
l17 mask_15
l18 bit_0
l19 bit_1
l20 bit_2
l21 bit_3
l22 bit_4
l23 bit_5
l24 bit_6
l25 bit_7
l26 bit_8
l27 bit_9
l28 bit_10
l29 bit_11
l30 bit_12
l31 bit_13
l32 bit_14
l33 bit_15
o0 MISO
c
--------------------------------------------------------------------------------
This circuit implements a simplified Serial Peripheral Interface (SPI) sub that
repeatedly receives 16 bits of data from a SPI main and outputs the MISO signal.
The circuit sets MISO to high after receiving the bit sequence 1010110111111000
(the first 16 bits of Euler's number).
---
The circuit ignores any inputs during the first cycle and instead initializes
internal latches as necessary. Afterwards, NOT_CS must be set to low for the
circuit to become active. A single bit of data is received from MOSI during the
rising edge of SCLK. The internal buffer is reset after every 16 received bits.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is SATISFIABLE.
