
TrabFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002054  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025800  08002200  08002200  00012200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08027a00  08027a00  00037a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08027a04  08027a04  00037a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08027a08  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00040008  2**0
                  CONTENTS
  7 .bss          0000002c  20000008  20000008  00040008  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000034  20000034  00040008  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00040008  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009e01  00000000  00000000  00040038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001b71  00000000  00000000  00049e39  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b80  00000000  00000000  0004b9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a68  00000000  00000000  0004c530  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000047f3  00000000  00000000  0004cf98  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004505  00000000  00000000  0005178b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00055c90  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003028  00000000  00000000  00055d0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00058d34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000008 	.word	0x20000008
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080021e8 	.word	0x080021e8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000000c 	.word	0x2000000c
 80001e8:	080021e8 	.word	0x080021e8

080001ec <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f4:	2300      	movs	r3, #0
 80001f6:	73fb      	strb	r3, [r7, #15]
 80001f8:	2300      	movs	r3, #0
 80001fa:	73bb      	strb	r3, [r7, #14]
 80001fc:	230f      	movs	r3, #15
 80001fe:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	78db      	ldrb	r3, [r3, #3]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d039      	beq.n	800027c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000208:	4b27      	ldr	r3, [pc, #156]	; (80002a8 <NVIC_Init+0xbc>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	43db      	mvns	r3, r3
 800020e:	0a1b      	lsrs	r3, r3, #8
 8000210:	b2db      	uxtb	r3, r3
 8000212:	f003 0307 	and.w	r3, r3, #7
 8000216:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000218:	7bfb      	ldrb	r3, [r7, #15]
 800021a:	f1c3 0304 	rsb	r3, r3, #4
 800021e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000220:	7b7a      	ldrb	r2, [r7, #13]
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	fa42 f303 	asr.w	r3, r2, r3
 8000228:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	785b      	ldrb	r3, [r3, #1]
 800022e:	461a      	mov	r2, r3
 8000230:	7bbb      	ldrb	r3, [r7, #14]
 8000232:	fa02 f303 	lsl.w	r3, r2, r3
 8000236:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	789a      	ldrb	r2, [r3, #2]
 800023c:	7b7b      	ldrb	r3, [r7, #13]
 800023e:	4013      	ands	r3, r2
 8000240:	b2da      	uxtb	r2, r3
 8000242:	7bfb      	ldrb	r3, [r7, #15]
 8000244:	4313      	orrs	r3, r2
 8000246:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000248:	7bfb      	ldrb	r3, [r7, #15]
 800024a:	011b      	lsls	r3, r3, #4
 800024c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800024e:	4a17      	ldr	r2, [pc, #92]	; (80002ac <NVIC_Init+0xc0>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	4413      	add	r3, r2
 8000256:	7bfa      	ldrb	r2, [r7, #15]
 8000258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800025c:	4a13      	ldr	r2, [pc, #76]	; (80002ac <NVIC_Init+0xc0>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	095b      	lsrs	r3, r3, #5
 8000264:	b2db      	uxtb	r3, r3
 8000266:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	f003 031f 	and.w	r3, r3, #31
 8000270:	2101      	movs	r1, #1
 8000272:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000276:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027a:	e00f      	b.n	800029c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027c:	490b      	ldr	r1, [pc, #44]	; (80002ac <NVIC_Init+0xc0>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	095b      	lsrs	r3, r3, #5
 8000284:	b2db      	uxtb	r3, r3
 8000286:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	f003 031f 	and.w	r3, r3, #31
 8000290:	2201      	movs	r2, #1
 8000292:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000294:	f100 0320 	add.w	r3, r0, #32
 8000298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800029c:	bf00      	nop
 800029e:	3714      	adds	r7, #20
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	e000ed00 	.word	0xe000ed00
 80002ac:	e000e100 	.word	0xe000e100

080002b0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002bc:	78fb      	ldrb	r3, [r7, #3]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d006      	beq.n	80002d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f043 0201 	orr.w	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002ce:	e005      	b.n	80002dc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f023 0201 	bic.w	r2, r3, #1
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80002f2:	2300      	movs	r3, #0
 80002f4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4a15      	ldr	r2, [pc, #84]	; (8000354 <DMA_GetFlagStatus+0x6c>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	d802      	bhi.n	8000308 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000302:	4b15      	ldr	r3, [pc, #84]	; (8000358 <DMA_GetFlagStatus+0x70>)
 8000304:	613b      	str	r3, [r7, #16]
 8000306:	e001      	b.n	800030c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000308:	4b14      	ldr	r3, [pc, #80]	; (800035c <DMA_GetFlagStatus+0x74>)
 800030a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000312:	2b00      	cmp	r3, #0
 8000314:	d003      	beq.n	800031e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000316:	693b      	ldr	r3, [r7, #16]
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	60fb      	str	r3, [r7, #12]
 800031c:	e002      	b.n	8000324 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800031e:	693b      	ldr	r3, [r7, #16]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800032a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800032e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000330:	68fa      	ldr	r2, [r7, #12]
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	4013      	ands	r3, r2
 8000336:	2b00      	cmp	r3, #0
 8000338:	d002      	beq.n	8000340 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800033a:	2301      	movs	r3, #1
 800033c:	75fb      	strb	r3, [r7, #23]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000340:	2300      	movs	r3, #0
 8000342:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000344:	7dfb      	ldrb	r3, [r7, #23]
}
 8000346:	4618      	mov	r0, r3
 8000348:	371c      	adds	r7, #28
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	4002640f 	.word	0x4002640f
 8000358:	40026000 	.word	0x40026000
 800035c:	40026400 	.word	0x40026400

08000360 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a10      	ldr	r2, [pc, #64]	; (80003b0 <DMA_ClearFlag+0x50>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d802      	bhi.n	8000378 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000372:	4b10      	ldr	r3, [pc, #64]	; (80003b4 <DMA_ClearFlag+0x54>)
 8000374:	60fb      	str	r3, [r7, #12]
 8000376:	e001      	b.n	800037c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000378:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <DMA_ClearFlag+0x58>)
 800037a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000382:	2b00      	cmp	r3, #0
 8000384:	d007      	beq.n	8000396 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800038c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000390:	68fa      	ldr	r2, [r7, #12]
 8000392:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000394:	e006      	b.n	80003a4 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800039c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003a0:	68fa      	ldr	r2, [r7, #12]
 80003a2:	6093      	str	r3, [r2, #8]
}
 80003a4:	bf00      	nop
 80003a6:	3714      	adds	r7, #20
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	4002640f 	.word	0x4002640f
 80003b4:	40026000 	.word	0x40026000
 80003b8:	40026400 	.word	0x40026400

080003bc <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80003c8:	4b34      	ldr	r3, [pc, #208]	; (800049c <EXTI_Init+0xe0>)
 80003ca:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	799b      	ldrb	r3, [r3, #6]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d04f      	beq.n	8000474 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80003d4:	4931      	ldr	r1, [pc, #196]	; (800049c <EXTI_Init+0xe0>)
 80003d6:	4b31      	ldr	r3, [pc, #196]	; (800049c <EXTI_Init+0xe0>)
 80003d8:	681a      	ldr	r2, [r3, #0]
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	43db      	mvns	r3, r3
 80003e0:	4013      	ands	r3, r2
 80003e2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80003e4:	492d      	ldr	r1, [pc, #180]	; (800049c <EXTI_Init+0xe0>)
 80003e6:	4b2d      	ldr	r3, [pc, #180]	; (800049c <EXTI_Init+0xe0>)
 80003e8:	685a      	ldr	r2, [r3, #4]
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	43db      	mvns	r3, r3
 80003f0:	4013      	ands	r3, r2
 80003f2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	791b      	ldrb	r3, [r3, #4]
 80003f8:	461a      	mov	r2, r3
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4413      	add	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	68fa      	ldr	r2, [r7, #12]
 8000404:	6811      	ldr	r1, [r2, #0]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	6812      	ldr	r2, [r2, #0]
 800040a:	430a      	orrs	r2, r1
 800040c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800040e:	4923      	ldr	r1, [pc, #140]	; (800049c <EXTI_Init+0xe0>)
 8000410:	4b22      	ldr	r3, [pc, #136]	; (800049c <EXTI_Init+0xe0>)
 8000412:	689a      	ldr	r2, [r3, #8]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	43db      	mvns	r3, r3
 800041a:	4013      	ands	r3, r2
 800041c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800041e:	491f      	ldr	r1, [pc, #124]	; (800049c <EXTI_Init+0xe0>)
 8000420:	4b1e      	ldr	r3, [pc, #120]	; (800049c <EXTI_Init+0xe0>)
 8000422:	68da      	ldr	r2, [r3, #12]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	43db      	mvns	r3, r3
 800042a:	4013      	ands	r3, r2
 800042c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	795b      	ldrb	r3, [r3, #5]
 8000432:	2b10      	cmp	r3, #16
 8000434:	d10e      	bne.n	8000454 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000436:	4919      	ldr	r1, [pc, #100]	; (800049c <EXTI_Init+0xe0>)
 8000438:	4b18      	ldr	r3, [pc, #96]	; (800049c <EXTI_Init+0xe0>)
 800043a:	689a      	ldr	r2, [r3, #8]
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4313      	orrs	r3, r2
 8000442:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000444:	4915      	ldr	r1, [pc, #84]	; (800049c <EXTI_Init+0xe0>)
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <EXTI_Init+0xe0>)
 8000448:	68da      	ldr	r2, [r3, #12]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4313      	orrs	r3, r2
 8000450:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000452:	e01d      	b.n	8000490 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <EXTI_Init+0xe0>)
 8000456:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	795b      	ldrb	r3, [r3, #5]
 800045c:	461a      	mov	r2, r3
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	4413      	add	r3, r2
 8000462:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	6811      	ldr	r1, [r2, #0]
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	6812      	ldr	r2, [r2, #0]
 800046e:	430a      	orrs	r2, r1
 8000470:	601a      	str	r2, [r3, #0]
}
 8000472:	e00d      	b.n	8000490 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	791b      	ldrb	r3, [r3, #4]
 8000478:	461a      	mov	r2, r3
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	4413      	add	r3, r2
 800047e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	68fa      	ldr	r2, [r7, #12]
 8000484:	6811      	ldr	r1, [r2, #0]
 8000486:	687a      	ldr	r2, [r7, #4]
 8000488:	6812      	ldr	r2, [r2, #0]
 800048a:	43d2      	mvns	r2, r2
 800048c:	400a      	ands	r2, r1
 800048e:	601a      	str	r2, [r3, #0]
}
 8000490:	bf00      	nop
 8000492:	3714      	adds	r7, #20
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	40013c00 	.word	0x40013c00

080004a0 <FMC_SDRAMInit>:
  *         that contains the configuration information for the FMC SDRAM 
  *         specified Banks.                       
  * @retval None
  */
void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
{ 
 80004a0:	b480      	push	{r7}
 80004a2:	b087      	sub	sp, #28
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* temporary registers */
  uint32_t tmpr1 = 0;
 80004a8:	2300      	movs	r3, #0
 80004aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpr3 = 0;
 80004b0:	2300      	movs	r3, #0
 80004b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr4 = 0;
 80004b4:	2300      	movs	r3, #0
 80004b6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)); 
  assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
  assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
  
  /* SDRAM bank control register configuration */ 
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	685a      	ldr	r2, [r3, #4]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	689b      	ldr	r3, [r3, #8]
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 80004c0:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	68db      	ldr	r3, [r3, #12]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 80004c6:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	691b      	ldr	r3, [r3, #16]
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 80004cc:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_CASLatency |
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	695b      	ldr	r3, [r3, #20]
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 80004d2:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	699b      	ldr	r3, [r3, #24]
             FMC_SDRAMInitStruct->FMC_CASLatency |
 80004d8:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	69db      	ldr	r3, [r3, #28]
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 80004de:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	6a1b      	ldr	r3, [r3, #32]
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 80004e4:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 80004ea:	4313      	orrs	r3, r2
 80004ec:	617b      	str	r3, [r7, #20]
            
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d106      	bne.n	8000504 <FMC_SDRAMInit+0x64>
  {
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 80004f6:	4940      	ldr	r1, [pc, #256]	; (80005f8 <FMC_SDRAMInit+0x158>)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	697a      	ldr	r2, [r7, #20]
 80004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000502:	e011      	b.n	8000528 <FMC_SDRAMInit+0x88>
  }
  else   /* SDCR2 "don't care" bits configuration */
  {
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	69da      	ldr	r2, [r3, #28]
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6a1b      	ldr	r3, [r3, #32]
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 800050c:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8000512:	4313      	orrs	r3, r2
 8000514:	60fb      	str	r3, [r7, #12]
    
    FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 8000516:	4a38      	ldr	r2, [pc, #224]	; (80005f8 <FMC_SDRAMInit+0x158>)
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	6013      	str	r3, [r2, #0]
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 800051c:	4936      	ldr	r1, [pc, #216]	; (80005f8 <FMC_SDRAMInit+0x158>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	697a      	ldr	r2, [r7, #20]
 8000524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
  /* SDRAM bank timing register configuration */
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d130      	bne.n	8000592 <FMC_SDRAMInit+0xf2>
  {
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800053c:	685b      	ldr	r3, [r3, #4]
 800053e:	3b01      	subs	r3, #1
 8000540:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8000542:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	3b01      	subs	r3, #1
 800054c:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 800054e:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	3b01      	subs	r3, #1
 8000558:	031b      	lsls	r3, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 800055a:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000560:	691b      	ldr	r3, [r3, #16]
 8000562:	3b01      	subs	r3, #1
 8000564:	041b      	lsls	r3, r3, #16
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8000566:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	3b01      	subs	r3, #1
 8000570:	051b      	lsls	r3, r3, #20
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 8000572:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	3b01      	subs	r3, #1
 800057c:	061b      	lsls	r3, r3, #24
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 800057e:	4313      	orrs	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
            
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 8000582:	491d      	ldr	r1, [pc, #116]	; (80005f8 <FMC_SDRAMInit+0x158>)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	3302      	adds	r3, #2
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
  }
  
}
 8000590:	e02c      	b.n	80005ec <FMC_SDRAMInit+0x14c>
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	3b01      	subs	r3, #1
 80005a2:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 80005a4:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	3b01      	subs	r3, #1
 80005ae:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 80005b0:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005b6:	691b      	ldr	r3, [r3, #16]
 80005b8:	3b01      	subs	r3, #1
 80005ba:	041b      	lsls	r3, r3, #16
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 80005bc:	4313      	orrs	r3, r2
 80005be:	613b      	str	r3, [r7, #16]
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	3b01      	subs	r3, #1
 80005c8:	031a      	lsls	r2, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005ce:	695b      	ldr	r3, [r3, #20]
 80005d0:	3b01      	subs	r3, #1
 80005d2:	051b      	lsls	r3, r3, #20
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 80005d4:	4313      	orrs	r3, r2
 80005d6:	60bb      	str	r3, [r7, #8]
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
 80005d8:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <FMC_SDRAMInit+0x158>)
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	6093      	str	r3, [r2, #8]
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 80005de:	4906      	ldr	r1, [pc, #24]	; (80005f8 <FMC_SDRAMInit+0x158>)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	3302      	adds	r3, #2
 80005e6:	693a      	ldr	r2, [r7, #16]
 80005e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	a0000140 	.word	0xa0000140

080005fc <FMC_SDRAMCmdConfig>:
  * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
  *         which will be configured.
  * @retval None
  */
void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  uint32_t tmpr = 0x0;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
  assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
  
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681a      	ldr	r2, [r3, #0]
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	685b      	ldr	r3, [r3, #4]
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8000610:	431a      	orrs	r2, r3
                     (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	3b01      	subs	r3, #1
 8000618:	015b      	lsls	r3, r3, #5
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 800061a:	431a      	orrs	r2, r3
                     ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	025b      	lsls	r3, r3, #9
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8000622:	4313      	orrs	r3, r2
 8000624:	60fb      	str	r3, [r7, #12]
  
  FMC_Bank5_6->SDCMR = tmpr;
 8000626:	4a04      	ldr	r2, [pc, #16]	; (8000638 <FMC_SDRAMCmdConfig+0x3c>)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	6113      	str	r3, [r2, #16]

}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	a0000140 	.word	0xa0000140

0800063c <FMC_SetRefreshCount>:
  * @brief  defines the SDRAM Memory Refresh rate.
  * @param  FMC_Count: specifies the Refresh timer count.       
  * @retval None
  */
void FMC_SetRefreshCount(uint32_t FMC_Count)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  /* check the parameters */
  assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
  
  FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 8000644:	4906      	ldr	r1, [pc, #24]	; (8000660 <FMC_SetRefreshCount+0x24>)
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <FMC_SetRefreshCount+0x24>)
 8000648:	695a      	ldr	r2, [r3, #20]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	4313      	orrs	r3, r2
 8000650:	614b      	str	r3, [r1, #20]
   
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	a0000140 	.word	0xa0000140

08000664 <FMC_GetFlagStatus>:
  *            @arg FMC_FLAG_Refresh: Refresh error Flag.
  *            @arg FMC_FLAG_Busy: Busy status Flag.     
  * @retval The new state of FMC_FLAG (SET or RESET).
  */
FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800066e:	2300      	movs	r3, #0
 8000670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 8000672:	2300      	movs	r3, #0
 8000674:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
  assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
  
  if(FMC_Bank == FMC_Bank2_NAND)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	2b10      	cmp	r3, #16
 800067a:	d103      	bne.n	8000684 <FMC_GetFlagStatus+0x20>
  {
    tmpsr = FMC_Bank2->SR2;
 800067c:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <FMC_GetFlagStatus+0x6c>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	e012      	b.n	80006aa <FMC_GetFlagStatus+0x46>
  }  
  else if(FMC_Bank == FMC_Bank3_NAND)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800068a:	d103      	bne.n	8000694 <FMC_GetFlagStatus+0x30>
  {
    tmpsr = FMC_Bank3->SR3;
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <FMC_GetFlagStatus+0x70>)
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	e00a      	b.n	80006aa <FMC_GetFlagStatus+0x46>
  }
  else if(FMC_Bank == FMC_Bank4_PCCARD)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800069a:	d103      	bne.n	80006a4 <FMC_GetFlagStatus+0x40>
  {
    tmpsr = FMC_Bank4->SR4;
 800069c:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <FMC_GetFlagStatus+0x74>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	e002      	b.n	80006aa <FMC_GetFlagStatus+0x46>
  }
  else 
  {
    tmpsr = FMC_Bank5_6->SDSR;
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <FMC_GetFlagStatus+0x78>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	60bb      	str	r3, [r7, #8]
  }
  
  /* Get the flag status */
  if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	401a      	ands	r2, r3
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d002      	beq.n	80006bc <FMC_GetFlagStatus+0x58>
  {
    bitstatus = RESET;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
 80006ba:	e001      	b.n	80006c0 <FMC_GetFlagStatus+0x5c>
  }
  else
  {
    bitstatus = SET;
 80006bc:	2301      	movs	r3, #1
 80006be:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3714      	adds	r7, #20
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	a0000060 	.word	0xa0000060
 80006d4:	a0000080 	.word	0xa0000080
 80006d8:	a00000a0 	.word	0xa00000a0
 80006dc:	a0000140 	.word	0xa0000140

080006e0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b087      	sub	sp, #28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006f6:	2300      	movs	r3, #0
 80006f8:	617b      	str	r3, [r7, #20]
 80006fa:	e076      	b.n	80007ea <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80006fc:	2201      	movs	r2, #1
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	fa02 f303 	lsl.w	r3, r2, r3
 8000704:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	4013      	ands	r3, r2
 800070e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	429a      	cmp	r2, r3
 8000716:	d165      	bne.n	80007e4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	2103      	movs	r1, #3
 8000722:	fa01 f303 	lsl.w	r3, r1, r3
 8000726:	43db      	mvns	r3, r3
 8000728:	401a      	ands	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	791b      	ldrb	r3, [r3, #4]
 8000736:	4619      	mov	r1, r3
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	fa01 f303 	lsl.w	r3, r1, r3
 8000740:	431a      	orrs	r2, r3
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	2b01      	cmp	r3, #1
 800074c:	d003      	beq.n	8000756 <GPIO_Init+0x76>
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	791b      	ldrb	r3, [r3, #4]
 8000752:	2b02      	cmp	r3, #2
 8000754:	d12e      	bne.n	80007b4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	689a      	ldr	r2, [r3, #8]
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	2103      	movs	r1, #3
 8000760:	fa01 f303 	lsl.w	r3, r1, r3
 8000764:	43db      	mvns	r3, r3
 8000766:	401a      	ands	r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	689a      	ldr	r2, [r3, #8]
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	795b      	ldrb	r3, [r3, #5]
 8000774:	4619      	mov	r1, r3
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	005b      	lsls	r3, r3, #1
 800077a:	fa01 f303 	lsl.w	r3, r1, r3
 800077e:	431a      	orrs	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685a      	ldr	r2, [r3, #4]
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	b29b      	uxth	r3, r3
 800078c:	4619      	mov	r1, r3
 800078e:	2301      	movs	r3, #1
 8000790:	408b      	lsls	r3, r1
 8000792:	43db      	mvns	r3, r3
 8000794:	401a      	ands	r2, r3
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	683a      	ldr	r2, [r7, #0]
 80007a0:	7992      	ldrb	r2, [r2, #6]
 80007a2:	4611      	mov	r1, r2
 80007a4:	697a      	ldr	r2, [r7, #20]
 80007a6:	b292      	uxth	r2, r2
 80007a8:	fa01 f202 	lsl.w	r2, r1, r2
 80007ac:	b292      	uxth	r2, r2
 80007ae:	431a      	orrs	r2, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68da      	ldr	r2, [r3, #12]
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	2103      	movs	r1, #3
 80007c0:	fa01 f303 	lsl.w	r3, r1, r3
 80007c4:	43db      	mvns	r3, r3
 80007c6:	401a      	ands	r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	68da      	ldr	r2, [r3, #12]
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	79db      	ldrb	r3, [r3, #7]
 80007d4:	4619      	mov	r1, r3
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	431a      	orrs	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	3301      	adds	r3, #1
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	2b0f      	cmp	r3, #15
 80007ee:	d985      	bls.n	80006fc <GPIO_Init+0x1c>
    }
  }
}
 80007f0:	bf00      	nop
 80007f2:	371c      	adds	r7, #28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	460b      	mov	r3, r1
 8000806:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000808:	2300      	movs	r3, #0
 800080a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	691a      	ldr	r2, [r3, #16]
 8000810:	887b      	ldrh	r3, [r7, #2]
 8000812:	4013      	ands	r3, r2
 8000814:	2b00      	cmp	r3, #0
 8000816:	d002      	beq.n	800081e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000818:	2301      	movs	r3, #1
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	e001      	b.n	8000822 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800081e:	2300      	movs	r3, #0
 8000820:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000822:	7bfb      	ldrb	r3, [r7, #15]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	460b      	mov	r3, r1
 800083a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	887a      	ldrh	r2, [r7, #2]
 8000840:	831a      	strh	r2, [r3, #24]
}
 8000842:	bf00      	nop
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800084e:	b480      	push	{r7}
 8000850:	b083      	sub	sp, #12
 8000852:	af00      	add	r7, sp, #0
 8000854:	6078      	str	r0, [r7, #4]
 8000856:	460b      	mov	r3, r1
 8000858:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	887a      	ldrh	r2, [r7, #2]
 800085e:	835a      	strh	r2, [r3, #26]
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr

0800086c <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	807b      	strh	r3, [r7, #2]
 8000878:	4613      	mov	r3, r2
 800087a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800087c:	787b      	ldrb	r3, [r7, #1]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d003      	beq.n	800088a <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	887a      	ldrh	r2, [r7, #2]
 8000886:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000888:	e002      	b.n	8000890 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	887a      	ldrh	r2, [r7, #2]
 800088e:	835a      	strh	r2, [r3, #26]
}
 8000890:	bf00      	nop
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	460b      	mov	r3, r1
 80008a6:	807b      	strh	r3, [r7, #2]
 80008a8:	4613      	mov	r3, r2
 80008aa:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008b4:	787a      	ldrb	r2, [r7, #1]
 80008b6:	887b      	ldrh	r3, [r7, #2]
 80008b8:	f003 0307 	and.w	r3, r3, #7
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008c4:	887b      	ldrh	r3, [r7, #2]
 80008c6:	08db      	lsrs	r3, r3, #3
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	4618      	mov	r0, r3
 80008cc:	887b      	ldrh	r3, [r7, #2]
 80008ce:	08db      	lsrs	r3, r3, #3
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	461a      	mov	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3208      	adds	r2, #8
 80008d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008dc:	887b      	ldrh	r3, [r7, #2]
 80008de:	f003 0307 	and.w	r3, r3, #7
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	210f      	movs	r1, #15
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43db      	mvns	r3, r3
 80008ec:	ea02 0103 	and.w	r1, r2, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	f100 0208 	add.w	r2, r0, #8
 80008f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80008fa:	887b      	ldrh	r3, [r7, #2]
 80008fc:	08db      	lsrs	r3, r3, #3
 80008fe:	b29b      	uxth	r3, r3
 8000900:	461a      	mov	r2, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3208      	adds	r2, #8
 8000906:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	4313      	orrs	r3, r2
 800090e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000910:	887b      	ldrh	r3, [r7, #2]
 8000912:	08db      	lsrs	r3, r3, #3
 8000914:	b29b      	uxth	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3208      	adds	r2, #8
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000922:	bf00      	nop
 8000924:	3714      	adds	r7, #20
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr

0800092e <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800092e:	b480      	push	{r7}
 8000930:	b083      	sub	sp, #12
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
 8000936:	460b      	mov	r3, r1
 8000938:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800093a:	78fb      	ldrb	r3, [r7, #3]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d008      	beq.n	8000952 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	b29b      	uxth	r3, r3
 8000946:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800094a:	b29a      	uxth	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8000950:	e007      	b.n	8000962 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	b29b      	uxth	r3, r3
 8000958:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800095c:	b29a      	uxth	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	801a      	strh	r2, [r3, #0]
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 800096e:	b480      	push	{r7}
 8000970:	b087      	sub	sp, #28
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000978:	2300      	movs	r3, #0
 800097a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	2300      	movs	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	0f1b      	lsrs	r3, r3, #28
 800098c:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000994:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d003      	beq.n	80009a4 <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	3314      	adds	r3, #20
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	e005      	b.n	80009b0 <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	0c1b      	lsrs	r3, r3, #16
 80009a8:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	3318      	adds	r3, #24
 80009ae:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	4013      	ands	r3, r2
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d002      	beq.n	80009c2 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80009bc:	2301      	movs	r3, #1
 80009be:	75fb      	strb	r3, [r7, #23]
 80009c0:	e001      	b.n	80009c6 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80009c2:	2300      	movs	r3, #0
 80009c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80009c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	371c      	adds	r7, #28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <LTDC_Init>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b089      	sub	sp, #36	; 0x24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  uint32_t horizontalsync = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  uint32_t accumulatedHBP = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61bb      	str	r3, [r7, #24]
  uint32_t accumulatedactiveW = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]
  uint32_t totalwidth = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	613b      	str	r3, [r7, #16]
  uint32_t backgreen = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
  uint32_t backred = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));

  /* Sets Synchronization size */
  LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80009f4:	4940      	ldr	r1, [pc, #256]	; (8000af8 <LTDC_Init+0x124>)
 80009f6:	4b40      	ldr	r3, [pc, #256]	; (8000af8 <LTDC_Init+0x124>)
 80009f8:	689a      	ldr	r2, [r3, #8]
 80009fa:	4b40      	ldr	r3, [pc, #256]	; (8000afc <LTDC_Init+0x128>)
 80009fc:	4013      	ands	r3, r2
 80009fe:	608b      	str	r3, [r1, #8]
  horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	691b      	ldr	r3, [r3, #16]
 8000a04:	041b      	lsls	r3, r3, #16
 8000a06:	61fb      	str	r3, [r7, #28]
  LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 8000a08:	483b      	ldr	r0, [pc, #236]	; (8000af8 <LTDC_Init+0x124>)
 8000a0a:	4b3b      	ldr	r3, [pc, #236]	; (8000af8 <LTDC_Init+0x124>)
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6959      	ldr	r1, [r3, #20]
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	430b      	orrs	r3, r1
 8000a16:	4313      	orrs	r3, r2
 8000a18:	6083      	str	r3, [r0, #8]

  /* Sets Accumulated Back porch */
  LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8000a1a:	4937      	ldr	r1, [pc, #220]	; (8000af8 <LTDC_Init+0x124>)
 8000a1c:	4b36      	ldr	r3, [pc, #216]	; (8000af8 <LTDC_Init+0x124>)
 8000a1e:	68da      	ldr	r2, [r3, #12]
 8000a20:	4b36      	ldr	r3, [pc, #216]	; (8000afc <LTDC_Init+0x128>)
 8000a22:	4013      	ands	r3, r2
 8000a24:	60cb      	str	r3, [r1, #12]
  accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	699b      	ldr	r3, [r3, #24]
 8000a2a:	041b      	lsls	r3, r3, #16
 8000a2c:	61bb      	str	r3, [r7, #24]
  LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 8000a2e:	4832      	ldr	r0, [pc, #200]	; (8000af8 <LTDC_Init+0x124>)
 8000a30:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <LTDC_Init+0x124>)
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	69d9      	ldr	r1, [r3, #28]
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	430b      	orrs	r3, r1
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	60c3      	str	r3, [r0, #12]

  /* Sets Accumulated Active Width */
  LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8000a40:	492d      	ldr	r1, [pc, #180]	; (8000af8 <LTDC_Init+0x124>)
 8000a42:	4b2d      	ldr	r3, [pc, #180]	; (8000af8 <LTDC_Init+0x124>)
 8000a44:	691a      	ldr	r2, [r3, #16]
 8000a46:	4b2d      	ldr	r3, [pc, #180]	; (8000afc <LTDC_Init+0x128>)
 8000a48:	4013      	ands	r3, r2
 8000a4a:	610b      	str	r3, [r1, #16]
  accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a1b      	ldr	r3, [r3, #32]
 8000a50:	041b      	lsls	r3, r3, #16
 8000a52:	617b      	str	r3, [r7, #20]
  LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 8000a54:	4828      	ldr	r0, [pc, #160]	; (8000af8 <LTDC_Init+0x124>)
 8000a56:	4b28      	ldr	r3, [pc, #160]	; (8000af8 <LTDC_Init+0x124>)
 8000a58:	691a      	ldr	r2, [r3, #16]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	430b      	orrs	r3, r1
 8000a62:	4313      	orrs	r3, r2
 8000a64:	6103      	str	r3, [r0, #16]

  /* Sets Total Width */
  LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8000a66:	4924      	ldr	r1, [pc, #144]	; (8000af8 <LTDC_Init+0x124>)
 8000a68:	4b23      	ldr	r3, [pc, #140]	; (8000af8 <LTDC_Init+0x124>)
 8000a6a:	695a      	ldr	r2, [r3, #20]
 8000a6c:	4b23      	ldr	r3, [pc, #140]	; (8000afc <LTDC_Init+0x128>)
 8000a6e:	4013      	ands	r3, r2
 8000a70:	614b      	str	r3, [r1, #20]
  totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a76:	041b      	lsls	r3, r3, #16
 8000a78:	613b      	str	r3, [r7, #16]
  LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 8000a7a:	481f      	ldr	r0, [pc, #124]	; (8000af8 <LTDC_Init+0x124>)
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <LTDC_Init+0x124>)
 8000a7e:	695a      	ldr	r2, [r3, #20]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	430b      	orrs	r3, r1
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	6143      	str	r3, [r0, #20]

  LTDC->GCR &= (uint32_t)GCR_MASK;
 8000a8c:	491a      	ldr	r1, [pc, #104]	; (8000af8 <LTDC_Init+0x124>)
 8000a8e:	4b1a      	ldr	r3, [pc, #104]	; (8000af8 <LTDC_Init+0x124>)
 8000a90:	699a      	ldr	r2, [r3, #24]
 8000a92:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <LTDC_Init+0x12c>)
 8000a94:	4013      	ands	r3, r2
 8000a96:	618b      	str	r3, [r1, #24]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8000a98:	4817      	ldr	r0, [pc, #92]	; (8000af8 <LTDC_Init+0x124>)
 8000a9a:	4b17      	ldr	r3, [pc, #92]	; (8000af8 <LTDC_Init+0x124>)
 8000a9c:	699a      	ldr	r2, [r3, #24]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6819      	ldr	r1, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8000aac:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	430b      	orrs	r3, r1
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	6183      	str	r3, [r0, #24]

  /* sets the background color value */
  backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	60fb      	str	r3, [r7, #12]
  backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac4:	041b      	lsls	r3, r3, #16
 8000ac6:	60bb      	str	r3, [r7, #8]

  LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8000ac8:	4a0b      	ldr	r2, [pc, #44]	; (8000af8 <LTDC_Init+0x124>)
 8000aca:	4b0b      	ldr	r3, [pc, #44]	; (8000af8 <LTDC_Init+0x124>)
 8000acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ace:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000ad2:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 8000ad4:	4808      	ldr	r0, [pc, #32]	; (8000af8 <LTDC_Init+0x124>)
 8000ad6:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <LTDC_Init+0x124>)
 8000ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ada:	68b9      	ldr	r1, [r7, #8]
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	4319      	orrs	r1, r3
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000aea:	bf00      	nop
 8000aec:	3724      	adds	r7, #36	; 0x24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	40016800 	.word	0x40016800
 8000afc:	f000f800 	.word	0xf000f800
 8000b00:	0ffe888f 	.word	0x0ffe888f

08000b04 <LTDC_Cmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_Cmd(FunctionalState NewState)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d006      	beq.n	8000b22 <LTDC_Cmd+0x1e>
  {
    /* Enable LTDC by setting LTDCEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 8000b14:	4a09      	ldr	r2, [pc, #36]	; (8000b3c <LTDC_Cmd+0x38>)
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <LTDC_Cmd+0x38>)
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable LTDC by clearing LTDCEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
  }
}
 8000b20:	e005      	b.n	8000b2e <LTDC_Cmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 8000b22:	4a06      	ldr	r2, [pc, #24]	; (8000b3c <LTDC_Cmd+0x38>)
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <LTDC_Cmd+0x38>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f023 0301 	bic.w	r3, r3, #1
 8000b2c:	6193      	str	r3, [r2, #24]
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	40016800 	.word	0x40016800

08000b40 <LTDC_DitherCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_DitherCmd(FunctionalState NewState)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d006      	beq.n	8000b5e <LTDC_DitherCmd+0x1e>
  {
    /* Enable Dither by setting DTEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 8000b50:	4a09      	ldr	r2, [pc, #36]	; (8000b78 <LTDC_DitherCmd+0x38>)
 8000b52:	4b09      	ldr	r3, [pc, #36]	; (8000b78 <LTDC_DitherCmd+0x38>)
 8000b54:	699b      	ldr	r3, [r3, #24]
 8000b56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b5a:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable Dither by clearing DTEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
  }
}
 8000b5c:	e005      	b.n	8000b6a <LTDC_DitherCmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 8000b5e:	4a06      	ldr	r2, [pc, #24]	; (8000b78 <LTDC_DitherCmd+0x38>)
 8000b60:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <LTDC_DitherCmd+0x38>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b68:	6193      	str	r3, [r2, #24]
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	40016800 	.word	0x40016800

08000b7c <LTDC_ReloadConfig>:
  *     @arg LTDC_VBReload: Immediate reload.  
  * @retval None
  */

void LTDC_ReloadConfig(uint32_t LTDC_Reload)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(LTDC_Reload));

  /* Sets the Reload type */
  LTDC->SRCR = (uint32_t)LTDC_Reload;
 8000b84:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <LTDC_ReloadConfig+0x1c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40016800 	.word	0x40016800

08000b9c <LTDC_LayerInit>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	; 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]

  uint32_t whsppos = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
  uint32_t wvsppos = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  uint32_t dcgreen = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  uint32_t dcred = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	613b      	str	r3, [r7, #16]
  uint32_t dcalpha = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  uint32_t cfbp = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
  assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
  assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));

  /* Configures the horizontal start and stop position */
  whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	041b      	lsls	r3, r3, #16
 8000bc4:	61fb      	str	r3, [r7, #28]
  LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	605a      	str	r2, [r3, #4]
  LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	605a      	str	r2, [r3, #4]

  /* Configures the vertical start and stop position */
  wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	041b      	lsls	r3, r3, #16
 8000be4:	61bb      	str	r3, [r7, #24]
  LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
  LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	689a      	ldr	r2, [r3, #8]
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	609a      	str	r2, [r3, #8]

  /* Specifies the pixel format */
  LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	691b      	ldr	r3, [r3, #16]
 8000c02:	f023 0207 	bic.w	r2, r3, #7
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	611a      	str	r2, [r3, #16]
  LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	691a      	ldr	r2, [r3, #16]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	611a      	str	r2, [r3, #16]

  /* Configures the default color values */
  dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	69db      	ldr	r3, [r3, #28]
 8000c16:	021b      	lsls	r3, r3, #8
 8000c18:	617b      	str	r3, [r7, #20]
  dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	6a1b      	ldr	r3, [r3, #32]
 8000c1e:	041b      	lsls	r3, r3, #16
 8000c20:	613b      	str	r3, [r7, #16]
  dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c26:	061b      	lsls	r3, r3, #24
 8000c28:	60fb      	str	r3, [r7, #12]
  LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	699b      	ldr	r3, [r3, #24]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	699a      	ldr	r2, [r3, #24]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	431a      	orrs	r2, r3
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	431a      	orrs	r2, r3
                        dcred | dcalpha);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	431a      	orrs	r2, r3
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	619a      	str	r2, [r3, #24]

  /* Specifies the constant alpha value */      
  LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	695b      	ldr	r3, [r3, #20]
 8000c4c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	615a      	str	r2, [r3, #20]
  LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	695a      	ldr	r2, [r3, #20]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	615a      	str	r2, [r3, #20]

  /* Specifies the blending factors */
  LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	69db      	ldr	r3, [r3, #28]
 8000c60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c64:	f023 0307 	bic.w	r3, r3, #7
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	61d3      	str	r3, [r2, #28]
  LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_BlendingFactor_2);
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c74:	431a      	orrs	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	61da      	str	r2, [r3, #28]

  /* Configures the color frame buffer start address */
  LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	629a      	str	r2, [r3, #40]	; 0x28
  LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Configures the color frame buffer pitch in byte */
  cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	60bb      	str	r3, [r7, #8]
  LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c98:	f003 22e0 	and.w	r2, r3, #3758153728	; 0xe000e000
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	62da      	str	r2, [r3, #44]	; 0x2c
  LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	431a      	orrs	r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000cb4:	f023 0307 	bic.w	r3, r3, #7
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	631a      	str	r2, [r3, #48]	; 0x30

}
 8000cc4:	bf00      	nop
 8000cc6:	3724      	adds	r7, #36	; 0x24
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <LTDC_LayerCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cdc:	78fb      	ldrb	r3, [r7, #3]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <LTDC_LayerCmd+0x20>
  {
    /* Enable LTDC_Layer by setting LEN bit */
    LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f043 0201 	orr.w	r2, r3, #1
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable LTDC_Layer by clearing LEN bit */
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
  }
}
 8000cee:	e005      	b.n	8000cfc <LTDC_LayerCmd+0x2c>
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f023 0201 	bic.w	r2, r3, #1
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <LTDC_LayerAddress>:
  * @retval Reload of the shadow registers values must be applied after layer 
  *         address reconfiguration.
  */

void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
  /* Reconfigures the color frame buffer start address */
  LTDC_Layerx->CFBAR = Address;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));

  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 8000d30:	4908      	ldr	r1, [pc, #32]	; (8000d54 <RCC_PLLSAIConfig+0x30>)
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	019a      	lsls	r2, r3, #6
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	061b      	lsls	r3, r3, #24
 8000d3a:	431a      	orrs	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	071b      	lsls	r3, r3, #28
 8000d40:	4313      	orrs	r3, r2
 8000d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000d46:	bf00      	nop
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800

08000d58 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8000d62:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <RCC_PLLSAICmd+0x1c>)
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	6013      	str	r3, [r2, #0]
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	42470070 	.word	0x42470070

08000d78 <RCC_LTDCCLKDivConfig>:
  *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8000d84:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <RCC_LTDCCLKDivConfig+0x38>)
 8000d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000d8a:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000d92:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000d9c:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <RCC_LTDCCLKDivConfig+0x38>)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	40023800 	.word	0x40023800

08000db4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dc0:	78fb      	ldrb	r3, [r7, #3]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d006      	beq.n	8000dd4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000dc6:	490a      	ldr	r1, [pc, #40]	; (8000df0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000dc8:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000dca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000dd2:	e006      	b.n	8000de2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000dd4:	4906      	ldr	r1, [pc, #24]	; (8000df0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	4013      	ands	r3, r2
 8000de0:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000de2:	bf00      	nop
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	40023800 	.word	0x40023800

08000df4 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e00:	78fb      	ldrb	r3, [r7, #3]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d006      	beq.n	8000e14 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000e06:	490a      	ldr	r1, [pc, #40]	; (8000e30 <RCC_AHB3PeriphClockCmd+0x3c>)
 8000e08:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <RCC_AHB3PeriphClockCmd+0x3c>)
 8000e0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	638b      	str	r3, [r1, #56]	; 0x38
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
  }
}
 8000e12:	e006      	b.n	8000e22 <RCC_AHB3PeriphClockCmd+0x2e>
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8000e14:	4906      	ldr	r1, [pc, #24]	; (8000e30 <RCC_AHB3PeriphClockCmd+0x3c>)
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <RCC_AHB3PeriphClockCmd+0x3c>)
 8000e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	4013      	ands	r3, r2
 8000e20:	638b      	str	r3, [r1, #56]	; 0x38
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800

08000e34 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e40:	78fb      	ldrb	r3, [r7, #3]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d006      	beq.n	8000e54 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000e46:	490a      	ldr	r1, [pc, #40]	; (8000e70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000e52:	e006      	b.n	8000e62 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000e54:	4906      	ldr	r1, [pc, #24]	; (8000e70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000e58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	4013      	ands	r3, r2
 8000e60:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800

08000e74 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e80:	78fb      	ldrb	r3, [r7, #3]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d006      	beq.n	8000e94 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000e86:	490a      	ldr	r1, [pc, #40]	; (8000eb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8000e8a:	6a1a      	ldr	r2, [r3, #32]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000e92:	e006      	b.n	8000ea2 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000e94:	4906      	ldr	r1, [pc, #24]	; (8000eb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8000e98:	6a1a      	ldr	r2, [r3, #32]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	620b      	str	r3, [r1, #32]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40023800 	.word	0x40023800

08000eb4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ec0:	78fb      	ldrb	r3, [r7, #3]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d006      	beq.n	8000ed4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000ec6:	490a      	ldr	r1, [pc, #40]	; (8000ef0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000eca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000ed2:	e006      	b.n	8000ee2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000ed4:	4906      	ldr	r1, [pc, #24]	; (8000ef0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000ed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	4013      	ands	r3, r2
 8000ee0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800

08000ef4 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b087      	sub	sp, #28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000f06:	2300      	movs	r3, #0
 8000f08:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	095b      	lsrs	r3, r3, #5
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d103      	bne.n	8000f20 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <RCC_GetFlagStatus+0x70>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	e009      	b.n	8000f34 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d103      	bne.n	8000f2e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <RCC_GetFlagStatus+0x70>)
 8000f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	e002      	b.n	8000f34 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000f2e:	4b0d      	ldr	r3, [pc, #52]	; (8000f64 <RCC_GetFlagStatus+0x70>)
 8000f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f32:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 031f 	and.w	r3, r3, #31
 8000f3a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000f3c:	697a      	ldr	r2, [r7, #20]
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	fa22 f303 	lsr.w	r3, r2, r3
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	74fb      	strb	r3, [r7, #19]
 8000f50:	e001      	b.n	8000f56 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8000f52:	2300      	movs	r3, #0
 8000f54:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000f56:	7cfb      	ldrb	r3, [r7, #19]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	371c      	adds	r7, #28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40023800 	.word	0x40023800

08000f68 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a2e      	ldr	r2, [pc, #184]	; (800102c <SPI_I2S_DeInit+0xc4>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d10a      	bne.n	8000f8e <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000f78:	2101      	movs	r1, #1
 8000f7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f7e:	f7ff ff99 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8000f82:	2100      	movs	r1, #0
 8000f84:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f88:	f7ff ff94 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8000f8c:	e049      	b.n	8001022 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI2)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a27      	ldr	r2, [pc, #156]	; (8001030 <SPI_I2S_DeInit+0xc8>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d10a      	bne.n	8000fac <SPI_I2S_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8000f96:	2101      	movs	r1, #1
 8000f98:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000f9c:	f7ff ff6a 	bl	8000e74 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000fa6:	f7ff ff65 	bl	8000e74 <RCC_APB1PeriphResetCmd>
}
 8000faa:	e03a      	b.n	8001022 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI3)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a21      	ldr	r2, [pc, #132]	; (8001034 <SPI_I2S_DeInit+0xcc>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d10a      	bne.n	8000fca <SPI_I2S_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000fba:	f7ff ff5b 	bl	8000e74 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000fc4:	f7ff ff56 	bl	8000e74 <RCC_APB1PeriphResetCmd>
}
 8000fc8:	e02b      	b.n	8001022 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI4)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a1a      	ldr	r2, [pc, #104]	; (8001038 <SPI_I2S_DeInit+0xd0>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d10a      	bne.n	8000fe8 <SPI_I2S_DeInit+0x80>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fd8:	f7ff ff6c 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8000fdc:	2100      	movs	r1, #0
 8000fde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fe2:	f7ff ff67 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
}
 8000fe6:	e01c      	b.n	8001022 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI5)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a14      	ldr	r2, [pc, #80]	; (800103c <SPI_I2S_DeInit+0xd4>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d10a      	bne.n	8001006 <SPI_I2S_DeInit+0x9e>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000ff6:	f7ff ff5d 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001000:	f7ff ff58 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
}
 8001004:	e00d      	b.n	8001022 <SPI_I2S_DeInit+0xba>
    if (SPIx == SPI6)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a0d      	ldr	r2, [pc, #52]	; (8001040 <SPI_I2S_DeInit+0xd8>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d109      	bne.n	8001022 <SPI_I2S_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 800100e:	2101      	movs	r1, #1
 8001010:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001014:	f7ff ff4e 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 8001018:	2100      	movs	r1, #0
 800101a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800101e:	f7ff ff49 	bl	8000eb4 <RCC_APB2PeriphResetCmd>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40013000 	.word	0x40013000
 8001030:	40003800 	.word	0x40003800
 8001034:	40003c00 	.word	0x40003c00
 8001038:	40013400 	.word	0x40013400
 800103c:	40015000 	.word	0x40015000
 8001040:	40015400 	.word	0x40015400

08001044 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001058:	89fb      	ldrh	r3, [r7, #14]
 800105a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800105e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	881a      	ldrh	r2, [r3, #0]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	885b      	ldrh	r3, [r3, #2]
 8001068:	4313      	orrs	r3, r2
 800106a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001070:	4313      	orrs	r3, r2
 8001072:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001078:	4313      	orrs	r3, r2
 800107a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001080:	4313      	orrs	r3, r2
 8001082:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001088:	4313      	orrs	r3, r2
 800108a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001090:	4313      	orrs	r3, r2
 8001092:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001098:	4313      	orrs	r3, r2
 800109a:	b29a      	uxth	r2, r3
 800109c:	89fb      	ldrh	r3, [r7, #14]
 800109e:	4313      	orrs	r3, r2
 80010a0:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	89fa      	ldrh	r2, [r7, #14]
 80010a6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	8b9b      	ldrh	r3, [r3, #28]
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	8a1a      	ldrh	r2, [r3, #16]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	821a      	strh	r2, [r3, #16]
}
 80010c0:	bf00      	nop
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d008      	beq.n	80010f0 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80010ee:	e007      	b.n	8001100 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	801a      	strh	r2, [r3, #0]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	887a      	ldrh	r2, [r7, #2]
 800111c:	819a      	strh	r2, [r3, #12]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800112a:	b480      	push	{r7}
 800112c:	b085      	sub	sp, #20
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
 8001132:	460b      	mov	r3, r1
 8001134:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001136:	2300      	movs	r3, #0
 8001138:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	891b      	ldrh	r3, [r3, #8]
 800113e:	b29a      	uxth	r2, r3
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	4013      	ands	r3, r2
 8001144:	b29b      	uxth	r3, r3
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800114a:	2301      	movs	r3, #1
 800114c:	73fb      	strb	r3, [r7, #15]
 800114e:	e001      	b.n	8001154 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001150:	2300      	movs	r3, #0
 8001152:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001154:	7bfb      	ldrb	r3, [r7, #15]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001164:	b490      	push	{r4, r7}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	460a      	mov	r2, r1
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	4613      	mov	r3, r2
 8001172:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001178:	79bb      	ldrb	r3, [r7, #6]
 800117a:	f003 0303 	and.w	r3, r3, #3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	220f      	movs	r2, #15
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001188:	4916      	ldr	r1, [pc, #88]	; (80011e4 <SYSCFG_EXTILineConfig+0x80>)
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	b2db      	uxtb	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	4a14      	ldr	r2, [pc, #80]	; (80011e4 <SYSCFG_EXTILineConfig+0x80>)
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	b2db      	uxtb	r3, r3
 800119a:	3302      	adds	r3, #2
 800119c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	401a      	ands	r2, r3
 80011a6:	1c83      	adds	r3, r0, #2
 80011a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <SYSCFG_EXTILineConfig+0x80>)
 80011ae:	79bb      	ldrb	r3, [r7, #6]
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	461c      	mov	r4, r3
 80011b6:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <SYSCFG_EXTILineConfig+0x80>)
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	3302      	adds	r3, #2
 80011c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011c4:	79f9      	ldrb	r1, [r7, #7]
 80011c6:	79bb      	ldrb	r3, [r7, #6]
 80011c8:	f003 0303 	and.w	r3, r3, #3
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	431a      	orrs	r2, r3
 80011d4:	1ca3      	adds	r3, r4, #2
 80011d6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc90      	pop	{r4, r7}
 80011e2:	4770      	bx	lr
 80011e4:	40013800 	.word	0x40013800

080011e8 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 80011f8:	2301      	movs	r3, #1
 80011fa:	2101      	movs	r1, #1
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff fdd9 	bl	8000db4 <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001202:	2101      	movs	r1, #1
 8001204:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001208:	f7ff fe14 	bl	8000e34 <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800120c:	2300      	movs	r3, #0
 800120e:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 8001214:	2301      	movs	r3, #1
 8001216:	61bb      	str	r3, [r7, #24]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	4a18      	ldr	r2, [pc, #96]	; (800127c <STM_EVAL_PBInit+0x94>)
 800121c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001220:	f107 0218 	add.w	r2, r7, #24
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fa5a 	bl	80006e0 <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 800122c:	79bb      	ldrb	r3, [r7, #6]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d11f      	bne.n	8001272 <STM_EVAL_PBInit+0x8a>
  {
    /* Connect Button EXTI Line to Button GPIO Pin */
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 8001232:	2300      	movs	r3, #0
 8001234:	2200      	movs	r2, #0
 8001236:	4611      	mov	r1, r2
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff ff93 	bl	8001164 <SYSCFG_EXTILineConfig>

    /* Configure Button EXTI line */
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 800123e:	2301      	movs	r3, #1
 8001240:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001242:	2300      	movs	r3, #0
 8001244:	753b      	strb	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 8001246:	2308      	movs	r3, #8
 8001248:	757b      	strb	r3, [r7, #21]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800124a:	2301      	movs	r3, #1
 800124c:	75bb      	strb	r3, [r7, #22]
    EXTI_Init(&EXTI_InitStructure);
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f8b2 	bl	80003bc <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 8001258:	2306      	movs	r3, #6
 800125a:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800125c:	230f      	movs	r3, #15
 800125e:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8001260:	230f      	movs	r3, #15
 8001262:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001264:	2301      	movs	r3, #1
 8001266:	73fb      	strb	r3, [r7, #15]

    NVIC_Init(&NVIC_InitStructure); 
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f7fe ffbd 	bl	80001ec <NVIC_Init>
  }
}
 8001272:	bf00      	nop
 8001274:	3720      	adds	r7, #32
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000000 	.word	0x20000000

08001280 <STM_EVAL_PBGetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <STM_EVAL_PBGetState+0x28>)
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	2201      	movs	r2, #1
 8001294:	4611      	mov	r1, r2
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fab0 	bl	80007fc <GPIO_ReadInputDataBit>
 800129c:	4603      	mov	r3, r0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000000 	.word	0x20000000

080012ac <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles the DMA Tx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_TX_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF) != RESET)
 80012b0:	4916      	ldr	r1, [pc, #88]	; (800130c <DMA1_Stream4_IRQHandler+0x60>)
 80012b2:	4817      	ldr	r0, [pc, #92]	; (8001310 <DMA1_Stream4_IRQHandler+0x64>)
 80012b4:	f7ff f818 	bl	80002e8 <DMA_GetFlagStatus>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d024      	beq.n	8001308 <DMA1_Stream4_IRQHandler+0x5c>
  {  
    /* Disable the DMA Tx Stream and Clear TC flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_TX, DISABLE);
 80012be:	2100      	movs	r1, #0
 80012c0:	4813      	ldr	r0, [pc, #76]	; (8001310 <DMA1_Stream4_IRQHandler+0x64>)
 80012c2:	f7fe fff5 	bl	80002b0 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF);
 80012c6:	4911      	ldr	r1, [pc, #68]	; (800130c <DMA1_Stream4_IRQHandler+0x60>)
 80012c8:	4811      	ldr	r0, [pc, #68]	; (8001310 <DMA1_Stream4_IRQHandler+0x64>)
 80012ca:	f7ff f849 	bl	8000360 <DMA_ClearFlag>

    /*!< Wait till all data have been physically transferred on the bus */
    sEETimeout = sEE_LONG_TIMEOUT;
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <DMA1_Stream4_IRQHandler+0x68>)
 80012d0:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80012d4:	601a      	str	r2, [r3, #0]
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 80012d6:	e008      	b.n	80012ea <DMA1_Stream4_IRQHandler+0x3e>
    {
      if((sEETimeout--) == 0) sEE_TIMEOUT_UserCallback();
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <DMA1_Stream4_IRQHandler+0x68>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	1e5a      	subs	r2, r3, #1
 80012de:	490d      	ldr	r1, [pc, #52]	; (8001314 <DMA1_Stream4_IRQHandler+0x68>)
 80012e0:	600a      	str	r2, [r1, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <DMA1_Stream4_IRQHandler+0x3e>
 80012e6:	f000 fe4d 	bl	8001f84 <sEE_TIMEOUT_UserCallback>
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 80012ea:	490b      	ldr	r1, [pc, #44]	; (8001318 <DMA1_Stream4_IRQHandler+0x6c>)
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <DMA1_Stream4_IRQHandler+0x70>)
 80012ee:	f7ff fb3e 	bl	800096e <I2C_GetFlagStatus>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0ef      	beq.n	80012d8 <DMA1_Stream4_IRQHandler+0x2c>
    }
    
    /*!< Send STOP condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);
 80012f8:	2101      	movs	r1, #1
 80012fa:	4808      	ldr	r0, [pc, #32]	; (800131c <DMA1_Stream4_IRQHandler+0x70>)
 80012fc:	f7ff fb17 	bl	800092e <I2C_GenerateSTOP>
    
    /* Reset the variable holding the number of data to be written */
    *sEEDataWritePointer = 0;  
 8001300:	4b07      	ldr	r3, [pc, #28]	; (8001320 <DMA1_Stream4_IRQHandler+0x74>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
  }
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000020 	.word	0x20000020
 8001310:	40026070 	.word	0x40026070
 8001314:	20000004 	.word	0x20000004
 8001318:	10000004 	.word	0x10000004
 800131c:	40005c00 	.word	0x40005c00
 8001320:	20000028 	.word	0x20000028

08001324 <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles the DMA Rx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_RX_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF) != RESET)
 8001328:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <DMA1_Stream2_IRQHandler+0x3c>)
 800132e:	f7fe ffdb 	bl	80002e8 <DMA_GetFlagStatus>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d010      	beq.n	800135a <DMA1_Stream2_IRQHandler+0x36>
  {      
    /*!< Send STOP Condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);    
 8001338:	2101      	movs	r1, #1
 800133a:	480a      	ldr	r0, [pc, #40]	; (8001364 <DMA1_Stream2_IRQHandler+0x40>)
 800133c:	f7ff faf7 	bl	800092e <I2C_GenerateSTOP>
    
    /* Disable the DMA Rx Stream and Clear TC Flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_RX, DISABLE);
 8001340:	2100      	movs	r1, #0
 8001342:	4807      	ldr	r0, [pc, #28]	; (8001360 <DMA1_Stream2_IRQHandler+0x3c>)
 8001344:	f7fe ffb4 	bl	80002b0 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF);
 8001348:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 800134c:	4804      	ldr	r0, [pc, #16]	; (8001360 <DMA1_Stream2_IRQHandler+0x3c>)
 800134e:	f7ff f807 	bl	8000360 <DMA_ClearFlag>
    
    /* Reset the variable holding the number of data to be read */
    *sEEDataReadPointer = 0;
 8001352:	4b05      	ldr	r3, [pc, #20]	; (8001368 <DMA1_Stream2_IRQHandler+0x44>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2200      	movs	r2, #0
 8001358:	801a      	strh	r2, [r3, #0]
  }
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40026040 	.word	0x40026040
 8001364:	40005c00 	.word	0x40005c00
 8001368:	20000030 	.word	0x20000030

0800136c <LCD_ChipSelect>:
  * @brief  Enable or Disable the LCD through CS pin
  * @param  NewState CS pin state
  * @retval None
  */
void LCD_ChipSelect(FunctionalState NewState)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  if (NewState == DISABLE)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d104      	bne.n	8001386 <LCD_ChipSelect+0x1a>
  {
    GPIO_ResetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin low: LCD disabled */
 800137c:	2104      	movs	r1, #4
 800137e:	4806      	ldr	r0, [pc, #24]	; (8001398 <LCD_ChipSelect+0x2c>)
 8001380:	f7ff fa65 	bl	800084e <GPIO_ResetBits>
  }
  else
  {
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
  }
}
 8001384:	e003      	b.n	800138e <LCD_ChipSelect+0x22>
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
 8001386:	2104      	movs	r1, #4
 8001388:	4803      	ldr	r0, [pc, #12]	; (8001398 <LCD_ChipSelect+0x2c>)
 800138a:	f7ff fa51 	bl	8000830 <GPIO_SetBits>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40020800 	.word	0x40020800

0800139c <LCD_WriteCommand>:
  * @brief  Writes command to select the LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void LCD_WriteCommand(uint8_t LCD_Reg)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
    /* Reset WRX to send command */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ac:	480e      	ldr	r0, [pc, #56]	; (80013e8 <LCD_WriteCommand+0x4c>)
 80013ae:	f000 f9b3 	bl	8001718 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_ChipSelect(DISABLE);
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff ffda 	bl	800136c <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, LCD_Reg);
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4619      	mov	r1, r3
 80013be:	480b      	ldr	r0, [pc, #44]	; (80013ec <LCD_WriteCommand+0x50>)
 80013c0:	f7ff fea4 	bl	800110c <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 80013c4:	bf00      	nop
 80013c6:	2180      	movs	r1, #128	; 0x80
 80013c8:	4808      	ldr	r0, [pc, #32]	; (80013ec <LCD_WriteCommand+0x50>)
 80013ca:	f7ff feae 	bl	800112a <SPI_I2S_GetFlagStatus>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1f8      	bne.n	80013c6 <LCD_WriteCommand+0x2a>
  delay(10);
 80013d4:	200a      	movs	r0, #10
 80013d6:	f000 fa15 	bl	8001804 <delay>
  LCD_ChipSelect(ENABLE);
 80013da:	2001      	movs	r0, #1
 80013dc:	f7ff ffc6 	bl	800136c <LCD_ChipSelect>
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40020c00 	.word	0x40020c00
 80013ec:	40015000 	.word	0x40015000

080013f0 <LCD_WriteData>:
  *         This function must be used after LCD_WriteCommand() function
  * @param  value: data to write to the selected register.
  * @retval None
  */
void LCD_WriteData(uint8_t value)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
    /* Set WRX to send data */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001400:	480e      	ldr	r0, [pc, #56]	; (800143c <LCD_WriteData+0x4c>)
 8001402:	f000 f989 	bl	8001718 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_ChipSelect(DISABLE);
 8001406:	2000      	movs	r0, #0
 8001408:	f7ff ffb0 	bl	800136c <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, value);
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	b29b      	uxth	r3, r3
 8001410:	4619      	mov	r1, r3
 8001412:	480b      	ldr	r0, [pc, #44]	; (8001440 <LCD_WriteData+0x50>)
 8001414:	f7ff fe7a 	bl	800110c <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 8001418:	bf00      	nop
 800141a:	2180      	movs	r1, #128	; 0x80
 800141c:	4808      	ldr	r0, [pc, #32]	; (8001440 <LCD_WriteData+0x50>)
 800141e:	f7ff fe84 	bl	800112a <SPI_I2S_GetFlagStatus>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1f8      	bne.n	800141a <LCD_WriteData+0x2a>
  delay(10);
 8001428:	200a      	movs	r0, #10
 800142a:	f000 f9eb 	bl	8001804 <delay>
  LCD_ChipSelect(ENABLE);
 800142e:	2001      	movs	r0, #1
 8001430:	f7ff ff9c 	bl	800136c <LCD_ChipSelect>
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40020c00 	.word	0x40020c00
 8001440:	40015000 	.word	0x40015000

08001444 <LCD_PowerOn>:

void LCD_PowerOn(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  LCD_WriteCommand(0xCA);
 8001448:	20ca      	movs	r0, #202	; 0xca
 800144a:	f7ff ffa7 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0xC3);
 800144e:	20c3      	movs	r0, #195	; 0xc3
 8001450:	f7ff ffce 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x08);
 8001454:	2008      	movs	r0, #8
 8001456:	f7ff ffcb 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x50);
 800145a:	2050      	movs	r0, #80	; 0x50
 800145c:	f7ff ffc8 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERB);
 8001460:	20cf      	movs	r0, #207	; 0xcf
 8001462:	f7ff ff9b 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001466:	2000      	movs	r0, #0
 8001468:	f7ff ffc2 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0xC1);
 800146c:	20c1      	movs	r0, #193	; 0xc1
 800146e:	f7ff ffbf 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x30);
 8001472:	2030      	movs	r0, #48	; 0x30
 8001474:	f7ff ffbc 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER_SEQ);
 8001478:	20ed      	movs	r0, #237	; 0xed
 800147a:	f7ff ff8f 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x64);
 800147e:	2064      	movs	r0, #100	; 0x64
 8001480:	f7ff ffb6 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x03);
 8001484:	2003      	movs	r0, #3
 8001486:	f7ff ffb3 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x12);
 800148a:	2012      	movs	r0, #18
 800148c:	f7ff ffb0 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x81);
 8001490:	2081      	movs	r0, #129	; 0x81
 8001492:	f7ff ffad 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCA);
 8001496:	20e8      	movs	r0, #232	; 0xe8
 8001498:	f7ff ff80 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x85);
 800149c:	2085      	movs	r0, #133	; 0x85
 800149e:	f7ff ffa7 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff ffa4 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x78);
 80014a8:	2078      	movs	r0, #120	; 0x78
 80014aa:	f7ff ffa1 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERA);
 80014ae:	20cb      	movs	r0, #203	; 0xcb
 80014b0:	f7ff ff74 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x39);
 80014b4:	2039      	movs	r0, #57	; 0x39
 80014b6:	f7ff ff9b 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x2C);
 80014ba:	202c      	movs	r0, #44	; 0x2c
 80014bc:	f7ff ff98 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff ff95 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x34);
 80014c6:	2034      	movs	r0, #52	; 0x34
 80014c8:	f7ff ff92 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x02);
 80014cc:	2002      	movs	r0, #2
 80014ce:	f7ff ff8f 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_PRC);
 80014d2:	20f7      	movs	r0, #247	; 0xf7
 80014d4:	f7ff ff62 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x20);
 80014d8:	2020      	movs	r0, #32
 80014da:	f7ff ff89 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCB);
 80014de:	20ea      	movs	r0, #234	; 0xea
 80014e0:	f7ff ff5c 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff ff83 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff ff80 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_FRC);
 80014f0:	20b1      	movs	r0, #177	; 0xb1
 80014f2:	f7ff ff53 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff ff7a 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x1B);
 80014fc:	201b      	movs	r0, #27
 80014fe:	f7ff ff77 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8001502:	20b6      	movs	r0, #182	; 0xb6
 8001504:	f7ff ff4a 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 8001508:	200a      	movs	r0, #10
 800150a:	f7ff ff71 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0xA2);
 800150e:	20a2      	movs	r0, #162	; 0xa2
 8001510:	f7ff ff6e 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER1);
 8001514:	20c0      	movs	r0, #192	; 0xc0
 8001516:	f7ff ff41 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x10);
 800151a:	2010      	movs	r0, #16
 800151c:	f7ff ff68 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER2);
 8001520:	20c1      	movs	r0, #193	; 0xc1
 8001522:	f7ff ff3b 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x10);
 8001526:	2010      	movs	r0, #16
 8001528:	f7ff ff62 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM1);
 800152c:	20c5      	movs	r0, #197	; 0xc5
 800152e:	f7ff ff35 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x45);
 8001532:	2045      	movs	r0, #69	; 0x45
 8001534:	f7ff ff5c 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x15);
 8001538:	2015      	movs	r0, #21
 800153a:	f7ff ff59 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM2);
 800153e:	20c7      	movs	r0, #199	; 0xc7
 8001540:	f7ff ff2c 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x90);
 8001544:	2090      	movs	r0, #144	; 0x90
 8001546:	f7ff ff53 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_MAC);
 800154a:	2036      	movs	r0, #54	; 0x36
 800154c:	f7ff ff26 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0xC8);
 8001550:	20c8      	movs	r0, #200	; 0xc8
 8001552:	f7ff ff4d 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_3GAMMA_EN);
 8001556:	20f2      	movs	r0, #242	; 0xf2
 8001558:	f7ff ff20 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 800155c:	2000      	movs	r0, #0
 800155e:	f7ff ff47 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_RGB_INTERFACE);
 8001562:	20b0      	movs	r0, #176	; 0xb0
 8001564:	f7ff ff1a 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0xC2);
 8001568:	20c2      	movs	r0, #194	; 0xc2
 800156a:	f7ff ff41 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 800156e:	20b6      	movs	r0, #182	; 0xb6
 8001570:	f7ff ff14 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 8001574:	200a      	movs	r0, #10
 8001576:	f7ff ff3b 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0xA7);
 800157a:	20a7      	movs	r0, #167	; 0xa7
 800157c:	f7ff ff38 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x27);
 8001580:	2027      	movs	r0, #39	; 0x27
 8001582:	f7ff ff35 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x04);
 8001586:	2004      	movs	r0, #4
 8001588:	f7ff ff32 	bl	80013f0 <LCD_WriteData>

  /* colomn address set */
  LCD_WriteCommand(LCD_COLUMN_ADDR);
 800158c:	202a      	movs	r0, #42	; 0x2a
 800158e:	f7ff ff05 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001592:	2000      	movs	r0, #0
 8001594:	f7ff ff2c 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001598:	2000      	movs	r0, #0
 800159a:	f7ff ff29 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff ff26 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0xEF);
 80015a4:	20ef      	movs	r0, #239	; 0xef
 80015a6:	f7ff ff23 	bl	80013f0 <LCD_WriteData>
  /* Page Address Set */
  LCD_WriteCommand(LCD_PAGE_ADDR);
 80015aa:	202b      	movs	r0, #43	; 0x2b
 80015ac:	f7ff fef6 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80015b0:	2000      	movs	r0, #0
 80015b2:	f7ff ff1d 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 80015b6:	2000      	movs	r0, #0
 80015b8:	f7ff ff1a 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x01);
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff ff17 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x3F);
 80015c2:	203f      	movs	r0, #63	; 0x3f
 80015c4:	f7ff ff14 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_INTERFACE);
 80015c8:	20f6      	movs	r0, #246	; 0xf6
 80015ca:	f7ff fee7 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x01);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff ff0e 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 80015d4:	2000      	movs	r0, #0
 80015d6:	f7ff ff0b 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x06);
 80015da:	2006      	movs	r0, #6
 80015dc:	f7ff ff08 	bl	80013f0 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_GRAM);
 80015e0:	202c      	movs	r0, #44	; 0x2c
 80015e2:	f7ff fedb 	bl	800139c <LCD_WriteCommand>
  delay(200);
 80015e6:	20c8      	movs	r0, #200	; 0xc8
 80015e8:	f000 f90c 	bl	8001804 <delay>
  
  LCD_WriteCommand(LCD_GAMMA);
 80015ec:	2026      	movs	r0, #38	; 0x26
 80015ee:	f7ff fed5 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x01);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f7ff fefc 	bl	80013f0 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_PGAMMA);
 80015f8:	20e0      	movs	r0, #224	; 0xe0
 80015fa:	f7ff fecf 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x0F);
 80015fe:	200f      	movs	r0, #15
 8001600:	f7ff fef6 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x29);
 8001604:	2029      	movs	r0, #41	; 0x29
 8001606:	f7ff fef3 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x24);
 800160a:	2024      	movs	r0, #36	; 0x24
 800160c:	f7ff fef0 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x0C);
 8001610:	200c      	movs	r0, #12
 8001612:	f7ff feed 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x0E);
 8001616:	200e      	movs	r0, #14
 8001618:	f7ff feea 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x09);
 800161c:	2009      	movs	r0, #9
 800161e:	f7ff fee7 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x4E);
 8001622:	204e      	movs	r0, #78	; 0x4e
 8001624:	f7ff fee4 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x78);
 8001628:	2078      	movs	r0, #120	; 0x78
 800162a:	f7ff fee1 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x3C);
 800162e:	203c      	movs	r0, #60	; 0x3c
 8001630:	f7ff fede 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x09);
 8001634:	2009      	movs	r0, #9
 8001636:	f7ff fedb 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x13);
 800163a:	2013      	movs	r0, #19
 800163c:	f7ff fed8 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x05);
 8001640:	2005      	movs	r0, #5
 8001642:	f7ff fed5 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x17);
 8001646:	2017      	movs	r0, #23
 8001648:	f7ff fed2 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x11);
 800164c:	2011      	movs	r0, #17
 800164e:	f7ff fecf 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001652:	2000      	movs	r0, #0
 8001654:	f7ff fecc 	bl	80013f0 <LCD_WriteData>
  LCD_WriteCommand(LCD_NGAMMA);
 8001658:	20e1      	movs	r0, #225	; 0xe1
 800165a:	f7ff fe9f 	bl	800139c <LCD_WriteCommand>
  LCD_WriteData(0x00);
 800165e:	2000      	movs	r0, #0
 8001660:	f7ff fec6 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x16);
 8001664:	2016      	movs	r0, #22
 8001666:	f7ff fec3 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x1B);
 800166a:	201b      	movs	r0, #27
 800166c:	f7ff fec0 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x04);
 8001670:	2004      	movs	r0, #4
 8001672:	f7ff febd 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x11);
 8001676:	2011      	movs	r0, #17
 8001678:	f7ff feba 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x07);
 800167c:	2007      	movs	r0, #7
 800167e:	f7ff feb7 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x31);
 8001682:	2031      	movs	r0, #49	; 0x31
 8001684:	f7ff feb4 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x33);
 8001688:	2033      	movs	r0, #51	; 0x33
 800168a:	f7ff feb1 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x42);
 800168e:	2042      	movs	r0, #66	; 0x42
 8001690:	f7ff feae 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x05);
 8001694:	2005      	movs	r0, #5
 8001696:	f7ff feab 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x0C);
 800169a:	200c      	movs	r0, #12
 800169c:	f7ff fea8 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x0A);
 80016a0:	200a      	movs	r0, #10
 80016a2:	f7ff fea5 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x28);
 80016a6:	2028      	movs	r0, #40	; 0x28
 80016a8:	f7ff fea2 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x2F);
 80016ac:	202f      	movs	r0, #47	; 0x2f
 80016ae:	f7ff fe9f 	bl	80013f0 <LCD_WriteData>
  LCD_WriteData(0x0F);
 80016b2:	200f      	movs	r0, #15
 80016b4:	f7ff fe9c 	bl	80013f0 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_SLEEP_OUT);
 80016b8:	2011      	movs	r0, #17
 80016ba:	f7ff fe6f 	bl	800139c <LCD_WriteCommand>
  delay(200);
 80016be:	20c8      	movs	r0, #200	; 0xc8
 80016c0:	f000 f8a0 	bl	8001804 <delay>
  LCD_WriteCommand(LCD_DISPLAY_ON);
 80016c4:	2029      	movs	r0, #41	; 0x29
 80016c6:	f7ff fe69 	bl	800139c <LCD_WriteCommand>
  /* GRAM start writing */
  LCD_WriteCommand(LCD_GRAM);
 80016ca:	202c      	movs	r0, #44	; 0x2c
 80016cc:	f7ff fe66 	bl	800139c <LCD_WriteCommand>
 }
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <LCD_CtrlLinesConfig>:
  *         when VDDIO is lower than required LCD supply.
  * @param  None
  * @retval None
  */
void LCD_CtrlLinesConfig(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(LCD_NCS_GPIO_CLK, ENABLE);
 80016da:	2101      	movs	r1, #1
 80016dc:	2004      	movs	r0, #4
 80016de:	f7ff fb69 	bl	8000db4 <RCC_AHB1PeriphClockCmd>

  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStructure.GPIO_Pin = LCD_NCS_PIN;
 80016e2:	2304      	movs	r3, #4
 80016e4:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80016e6:	2302      	movs	r3, #2
 80016e8:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80016ea:	2301      	movs	r3, #1
 80016ec:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80016ee:	2300      	movs	r3, #0
 80016f0:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80016f6:	463b      	mov	r3, r7
 80016f8:	4619      	mov	r1, r3
 80016fa:	4806      	ldr	r0, [pc, #24]	; (8001714 <LCD_CtrlLinesConfig+0x40>)
 80016fc:	f7fe fff0 	bl	80006e0 <GPIO_Init>

  LCD_CtrlLinesWrite(LCD_NCS_GPIO_PORT, LCD_NCS_PIN, Bit_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	2104      	movs	r1, #4
 8001704:	4803      	ldr	r0, [pc, #12]	; (8001714 <LCD_CtrlLinesConfig+0x40>)
 8001706:	f000 f807 	bl	8001718 <LCD_CtrlLinesWrite>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40020800 	.word	0x40020800

08001718 <LCD_CtrlLinesWrite>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void LCD_CtrlLinesWrite(GPIO_TypeDef* GPIOx, uint16_t CtrlPins, BitAction BitVal)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
 8001724:	4613      	mov	r3, r2
 8001726:	707b      	strb	r3, [r7, #1]
  /* Set or Reset the control line */
  GPIO_WriteBit(GPIOx, (uint16_t)CtrlPins, (BitAction)BitVal);
 8001728:	787a      	ldrb	r2, [r7, #1]
 800172a:	887b      	ldrh	r3, [r7, #2]
 800172c:	4619      	mov	r1, r3
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff f89c 	bl	800086c <GPIO_WriteBit>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <LCD_SPIConfig>:
  * @brief  Configures the LCD_SPI interface.
  * @param  None
  * @retval None
  */
void LCD_SPIConfig(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
  SPI_InitTypeDef    SPI_InitStructure;
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable LCD_SPI_SCK_GPIO_CLK, LCD_SPI_MISO_GPIO_CLK and LCD_SPI_MOSI_GPIO_CLK clock */
  RCC_AHB1PeriphClockCmd(LCD_SPI_SCK_GPIO_CLK | LCD_SPI_MISO_GPIO_CLK | LCD_SPI_MOSI_GPIO_CLK, ENABLE);
 8001742:	2101      	movs	r1, #1
 8001744:	2020      	movs	r0, #32
 8001746:	f7ff fb35 	bl	8000db4 <RCC_AHB1PeriphClockCmd>

  /* Enable LCD_SPI and SYSCFG clock  */
  RCC_APB2PeriphClockCmd(LCD_SPI_CLK, ENABLE);
 800174a:	2101      	movs	r1, #1
 800174c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001750:	f7ff fb70 	bl	8000e34 <RCC_APB2PeriphClockCmd>
  
  /* Configure LCD_SPI SCK pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_SCK_PIN;
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001758:	2302      	movs	r3, #2
 800175a:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800175c:	2302      	movs	r3, #2
 800175e:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001760:	2300      	movs	r3, #0
 8001762:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(LCD_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4823      	ldr	r0, [pc, #140]	; (80017fc <LCD_SPIConfig+0xc0>)
 800176e:	f7fe ffb7 	bl	80006e0 <GPIO_Init>

  /* Configure LCD_SPI MISO pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MISO_PIN;
 8001772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001776:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	4619      	mov	r1, r3
 800177c:	481f      	ldr	r0, [pc, #124]	; (80017fc <LCD_SPIConfig+0xc0>)
 800177e:	f7fe ffaf 	bl	80006e0 <GPIO_Init>

  /* Configure LCD_SPI MOSI pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MOSI_PIN;
 8001782:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001786:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4619      	mov	r1, r3
 800178c:	481b      	ldr	r0, [pc, #108]	; (80017fc <LCD_SPIConfig+0xc0>)
 800178e:	f7fe ffa7 	bl	80006e0 <GPIO_Init>

  /* Connect SPI SCK */
  GPIO_PinAFConfig(LCD_SPI_SCK_GPIO_PORT, LCD_SPI_SCK_SOURCE, LCD_SPI_SCK_AF);
 8001792:	2205      	movs	r2, #5
 8001794:	2107      	movs	r1, #7
 8001796:	4819      	ldr	r0, [pc, #100]	; (80017fc <LCD_SPIConfig+0xc0>)
 8001798:	f7ff f880 	bl	800089c <GPIO_PinAFConfig>

  /* Connect SPI MISO */
  GPIO_PinAFConfig(LCD_SPI_MISO_GPIO_PORT, LCD_SPI_MISO_SOURCE, LCD_SPI_MISO_AF);
 800179c:	2205      	movs	r2, #5
 800179e:	2108      	movs	r1, #8
 80017a0:	4816      	ldr	r0, [pc, #88]	; (80017fc <LCD_SPIConfig+0xc0>)
 80017a2:	f7ff f87b 	bl	800089c <GPIO_PinAFConfig>

  /* Connect SPI MOSI */
  GPIO_PinAFConfig(LCD_SPI_MOSI_GPIO_PORT, LCD_SPI_MOSI_SOURCE, LCD_SPI_MOSI_AF);
 80017a6:	2205      	movs	r2, #5
 80017a8:	2109      	movs	r1, #9
 80017aa:	4814      	ldr	r0, [pc, #80]	; (80017fc <LCD_SPIConfig+0xc0>)
 80017ac:	f7ff f876 	bl	800089c <GPIO_PinAFConfig>
  
  SPI_I2S_DeInit(LCD_SPI);
 80017b0:	4813      	ldr	r0, [pc, #76]	; (8001800 <LCD_SPIConfig+0xc4>)
 80017b2:	f7ff fbd9 	bl	8000f68 <SPI_I2S_DeInit>
  
  /* SPI Config */
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex; //SPI_Direction_1Line_Tx;
 80017b6:	2300      	movs	r3, #0
 80017b8:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 80017ba:	f44f 7382 	mov.w	r3, #260	; 0x104
 80017be:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 80017c0:	2300      	movs	r3, #0
 80017c2:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 80017c4:	2300      	movs	r3, #0
 80017c6:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 80017c8:	2300      	movs	r3, #0
 80017ca:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80017cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017d0:	82fb      	strh	r3, [r7, #22]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; 
 80017d2:	2308      	movs	r3, #8
 80017d4:	833b      	strh	r3, [r7, #24]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 80017d6:	2300      	movs	r3, #0
 80017d8:	837b      	strh	r3, [r7, #26]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 80017da:	2307      	movs	r3, #7
 80017dc:	83bb      	strh	r3, [r7, #28]
  SPI_Init(LCD_SPI, &SPI_InitStructure);
 80017de:	f107 030c 	add.w	r3, r7, #12
 80017e2:	4619      	mov	r1, r3
 80017e4:	4806      	ldr	r0, [pc, #24]	; (8001800 <LCD_SPIConfig+0xc4>)
 80017e6:	f7ff fc2d 	bl	8001044 <SPI_Init>

  /* SPI enable */
  SPI_Cmd(LCD_SPI, ENABLE);
 80017ea:	2101      	movs	r1, #1
 80017ec:	4804      	ldr	r0, [pc, #16]	; (8001800 <LCD_SPIConfig+0xc4>)
 80017ee:	f7ff fc6d 	bl	80010cc <SPI_Cmd>
}
 80017f2:	bf00      	nop
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40021400 	.word	0x40021400
 8001800:	40015000 	.word	0x40015000

08001804 <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
  for(index = nCount; index != 0; index--)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	e002      	b.n	800181c <delay+0x18>
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3b01      	subs	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f9      	bne.n	8001816 <delay+0x12>
  {
  }
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <SDRAM_Init>:
  *         on the SDRAM.
  * @param  None
  * @retval None
  */
void SDRAM_Init(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b092      	sub	sp, #72	; 0x48
 8001832:	af00      	add	r7, sp, #0
  FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
  FMC_SDRAMTimingInitTypeDef  FMC_SDRAMTimingInitStructure; 
  
  /* GPIO configuration for FMC SDRAM bank */
  SDRAM_GPIOConfig();
 8001834:	f000 f836 	bl	80018a4 <SDRAM_GPIOConfig>
  
  /* Enable FMC clock */
  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 8001838:	2101      	movs	r1, #1
 800183a:	2001      	movs	r0, #1
 800183c:	f7ff fada 	bl	8000df4 <RCC_AHB3PeriphClockCmd>
 
/* FMC Configuration ---------------------------------------------------------*/
/* FMC SDRAM Bank configuration */   
  /* Timing configuration for 84 Mhz of SD clock frequency (168Mhz/2) */
  /* TMRD: 2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      
 8001840:	2302      	movs	r3, #2
 8001842:	603b      	str	r3, [r7, #0]
  /* TXSR: min=70ns (6x11.90ns) */
  FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 7;
 8001844:	2307      	movs	r3, #7
 8001846:	607b      	str	r3, [r7, #4]
  /* TRAS: min=42ns (4x11.90ns) max=120k (ns) */
  FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;
 8001848:	2304      	movs	r3, #4
 800184a:	60bb      	str	r3, [r7, #8]
  /* TRC:  min=63 (6x11.90ns) */        
  FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 7;         
 800184c:	2307      	movs	r3, #7
 800184e:	60fb      	str	r3, [r7, #12]
  /* TWR:  2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      
 8001850:	2302      	movs	r3, #2
 8001852:	613b      	str	r3, [r7, #16]
  /* TRP:  15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                
 8001854:	2302      	movs	r3, #2
 8001856:	617b      	str	r3, [r7, #20]
  /* TRCD: 15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]

/* FMC SDRAM control configuration */
  FMC_SDRAMInitStructure.FMC_Bank = FMC_Bank2_SDRAM;
 800185c:	2301      	movs	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
  /* Row addressing: [7:0] */
  FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
  /* Column addressing: [11:0] */
  FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_12b;
 8001864:	2304      	movs	r3, #4
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
  FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = SDRAM_MEMORY_WIDTH;
 8001868:	2310      	movs	r3, #16
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
  FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;
 800186c:	2340      	movs	r3, #64	; 0x40
 800186e:	62fb      	str	r3, [r7, #44]	; 0x2c
  FMC_SDRAMInitStructure.FMC_CASLatency = SDRAM_CAS_LATENCY; 
 8001870:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001874:	633b      	str	r3, [r7, #48]	; 0x30
  FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;
 8001876:	2300      	movs	r3, #0
 8001878:	637b      	str	r3, [r7, #52]	; 0x34
  FMC_SDRAMInitStructure.FMC_SDClockPeriod = SDCLOCK_PERIOD;  
 800187a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800187e:	63bb      	str	r3, [r7, #56]	; 0x38
  FMC_SDRAMInitStructure.FMC_ReadBurst = SDRAM_READBURST;
 8001880:	2300      	movs	r3, #0
 8001882:	63fb      	str	r3, [r7, #60]	; 0x3c
  FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;
 8001884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001888:	643b      	str	r3, [r7, #64]	; 0x40
  FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &FMC_SDRAMTimingInitStructure;
 800188a:	463b      	mov	r3, r7
 800188c:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* FMC SDRAM bank initialization */
  FMC_SDRAMInit(&FMC_SDRAMInitStructure); 
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe04 	bl	80004a0 <FMC_SDRAMInit>
  
  /* FMC SDRAM device initialization sequence */
  SDRAM_InitSequence(); 
 8001898:	f000 f910 	bl	8001abc <SDRAM_InitSequence>
  
}
 800189c:	bf00      	nop
 800189e:	3748      	adds	r7, #72	; 0x48
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <SDRAM_GPIOConfig>:
  * @brief  Configures all SDRAM memory I/Os pins. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_GPIOConfig(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable GPIOs clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD |
 80018aa:	2101      	movs	r1, #1
 80018ac:	207e      	movs	r0, #126	; 0x7e
 80018ae:	f7ff fa81 	bl	8000db4 <RCC_AHB1PeriphClockCmd>
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 80018b2:	2302      	movs	r3, #2
 80018b4:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80018b6:	2302      	movs	r3, #2
 80018b8:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80018ba:	2300      	movs	r3, #0
 80018bc:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	71fb      	strb	r3, [r7, #7]

  /* GPIOB configuration */
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource5 , GPIO_AF_FMC);
 80018c2:	220c      	movs	r2, #12
 80018c4:	2105      	movs	r1, #5
 80018c6:	4877      	ldr	r0, [pc, #476]	; (8001aa4 <SDRAM_GPIOConfig+0x200>)
 80018c8:	f7fe ffe8 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource6 , GPIO_AF_FMC);
 80018cc:	220c      	movs	r2, #12
 80018ce:	2106      	movs	r1, #6
 80018d0:	4874      	ldr	r0, [pc, #464]	; (8001aa4 <SDRAM_GPIOConfig+0x200>)
 80018d2:	f7fe ffe3 	bl	800089c <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5  | GPIO_Pin_6;      
 80018d6:	2360      	movs	r3, #96	; 0x60
 80018d8:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	4871      	ldr	r0, [pc, #452]	; (8001aa4 <SDRAM_GPIOConfig+0x200>)
 80018e0:	f7fe fefe 	bl	80006e0 <GPIO_Init>

  /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource0 , GPIO_AF_FMC);
 80018e4:	220c      	movs	r2, #12
 80018e6:	2100      	movs	r1, #0
 80018e8:	486f      	ldr	r0, [pc, #444]	; (8001aa8 <SDRAM_GPIOConfig+0x204>)
 80018ea:	f7fe ffd7 	bl	800089c <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;      
 80018ee:	2301      	movs	r3, #1
 80018f0:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80018f2:	463b      	mov	r3, r7
 80018f4:	4619      	mov	r1, r3
 80018f6:	486c      	ldr	r0, [pc, #432]	; (8001aa8 <SDRAM_GPIOConfig+0x204>)
 80018f8:	f7fe fef2 	bl	80006e0 <GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource0, GPIO_AF_FMC);
 80018fc:	220c      	movs	r2, #12
 80018fe:	2100      	movs	r1, #0
 8001900:	486a      	ldr	r0, [pc, #424]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 8001902:	f7fe ffcb 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource1, GPIO_AF_FMC);
 8001906:	220c      	movs	r2, #12
 8001908:	2101      	movs	r1, #1
 800190a:	4868      	ldr	r0, [pc, #416]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 800190c:	f7fe ffc6 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_FMC);
 8001910:	220c      	movs	r2, #12
 8001912:	2108      	movs	r1, #8
 8001914:	4865      	ldr	r0, [pc, #404]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 8001916:	f7fe ffc1 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_FMC);
 800191a:	220c      	movs	r2, #12
 800191c:	2109      	movs	r1, #9
 800191e:	4863      	ldr	r0, [pc, #396]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 8001920:	f7fe ffbc 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource10, GPIO_AF_FMC);
 8001924:	220c      	movs	r2, #12
 8001926:	210a      	movs	r1, #10
 8001928:	4860      	ldr	r0, [pc, #384]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 800192a:	f7fe ffb7 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_FMC);
 800192e:	220c      	movs	r2, #12
 8001930:	210e      	movs	r1, #14
 8001932:	485e      	ldr	r0, [pc, #376]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 8001934:	f7fe ffb2 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_FMC);
 8001938:	220c      	movs	r2, #12
 800193a:	210f      	movs	r1, #15
 800193c:	485b      	ldr	r0, [pc, #364]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 800193e:	f7fe ffad 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1  | GPIO_Pin_8 |
 8001942:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001946:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_14 |
                                GPIO_Pin_15;

  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001948:	463b      	mov	r3, r7
 800194a:	4619      	mov	r1, r3
 800194c:	4857      	ldr	r0, [pc, #348]	; (8001aac <SDRAM_GPIOConfig+0x208>)
 800194e:	f7fe fec7 	bl	80006e0 <GPIO_Init>

  /* GPIOE configuration */
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource0 , GPIO_AF_FMC);
 8001952:	220c      	movs	r2, #12
 8001954:	2100      	movs	r1, #0
 8001956:	4856      	ldr	r0, [pc, #344]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 8001958:	f7fe ffa0 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource1 , GPIO_AF_FMC);
 800195c:	220c      	movs	r2, #12
 800195e:	2101      	movs	r1, #1
 8001960:	4853      	ldr	r0, [pc, #332]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 8001962:	f7fe ff9b 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource7 , GPIO_AF_FMC);
 8001966:	220c      	movs	r2, #12
 8001968:	2107      	movs	r1, #7
 800196a:	4851      	ldr	r0, [pc, #324]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 800196c:	f7fe ff96 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource8 , GPIO_AF_FMC);
 8001970:	220c      	movs	r2, #12
 8001972:	2108      	movs	r1, #8
 8001974:	484e      	ldr	r0, [pc, #312]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 8001976:	f7fe ff91 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource9 , GPIO_AF_FMC);
 800197a:	220c      	movs	r2, #12
 800197c:	2109      	movs	r1, #9
 800197e:	484c      	ldr	r0, [pc, #304]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 8001980:	f7fe ff8c 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource10 , GPIO_AF_FMC);
 8001984:	220c      	movs	r2, #12
 8001986:	210a      	movs	r1, #10
 8001988:	4849      	ldr	r0, [pc, #292]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 800198a:	f7fe ff87 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource11 , GPIO_AF_FMC);
 800198e:	220c      	movs	r2, #12
 8001990:	210b      	movs	r1, #11
 8001992:	4847      	ldr	r0, [pc, #284]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 8001994:	f7fe ff82 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource12 , GPIO_AF_FMC);
 8001998:	220c      	movs	r2, #12
 800199a:	210c      	movs	r1, #12
 800199c:	4844      	ldr	r0, [pc, #272]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 800199e:	f7fe ff7d 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource13 , GPIO_AF_FMC);
 80019a2:	220c      	movs	r2, #12
 80019a4:	210d      	movs	r1, #13
 80019a6:	4842      	ldr	r0, [pc, #264]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 80019a8:	f7fe ff78 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource14 , GPIO_AF_FMC);
 80019ac:	220c      	movs	r2, #12
 80019ae:	210e      	movs	r1, #14
 80019b0:	483f      	ldr	r0, [pc, #252]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 80019b2:	f7fe ff73 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource15 , GPIO_AF_FMC);
 80019b6:	220c      	movs	r2, #12
 80019b8:	210f      	movs	r1, #15
 80019ba:	483d      	ldr	r0, [pc, #244]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 80019bc:	f7fe ff6e 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1  | GPIO_Pin_7 |
 80019c0:	f64f 7383 	movw	r3, #65411	; 0xff83
 80019c4:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_8  | GPIO_Pin_9  | GPIO_Pin_10 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;

  GPIO_Init(GPIOE, &GPIO_InitStructure);
 80019c6:	463b      	mov	r3, r7
 80019c8:	4619      	mov	r1, r3
 80019ca:	4839      	ldr	r0, [pc, #228]	; (8001ab0 <SDRAM_GPIOConfig+0x20c>)
 80019cc:	f7fe fe88 	bl	80006e0 <GPIO_Init>

  /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource0 , GPIO_AF_FMC);
 80019d0:	220c      	movs	r2, #12
 80019d2:	2100      	movs	r1, #0
 80019d4:	4837      	ldr	r0, [pc, #220]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 80019d6:	f7fe ff61 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource1 , GPIO_AF_FMC);
 80019da:	220c      	movs	r2, #12
 80019dc:	2101      	movs	r1, #1
 80019de:	4835      	ldr	r0, [pc, #212]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 80019e0:	f7fe ff5c 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource2 , GPIO_AF_FMC);
 80019e4:	220c      	movs	r2, #12
 80019e6:	2102      	movs	r1, #2
 80019e8:	4832      	ldr	r0, [pc, #200]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 80019ea:	f7fe ff57 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource3 , GPIO_AF_FMC);
 80019ee:	220c      	movs	r2, #12
 80019f0:	2103      	movs	r1, #3
 80019f2:	4830      	ldr	r0, [pc, #192]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 80019f4:	f7fe ff52 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource4 , GPIO_AF_FMC);
 80019f8:	220c      	movs	r2, #12
 80019fa:	2104      	movs	r1, #4
 80019fc:	482d      	ldr	r0, [pc, #180]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 80019fe:	f7fe ff4d 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource5 , GPIO_AF_FMC);
 8001a02:	220c      	movs	r2, #12
 8001a04:	2105      	movs	r1, #5
 8001a06:	482b      	ldr	r0, [pc, #172]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a08:	f7fe ff48 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource11 , GPIO_AF_FMC);
 8001a0c:	220c      	movs	r2, #12
 8001a0e:	210b      	movs	r1, #11
 8001a10:	4828      	ldr	r0, [pc, #160]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a12:	f7fe ff43 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource12 , GPIO_AF_FMC);
 8001a16:	220c      	movs	r2, #12
 8001a18:	210c      	movs	r1, #12
 8001a1a:	4826      	ldr	r0, [pc, #152]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a1c:	f7fe ff3e 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource13 , GPIO_AF_FMC);
 8001a20:	220c      	movs	r2, #12
 8001a22:	210d      	movs	r1, #13
 8001a24:	4823      	ldr	r0, [pc, #140]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a26:	f7fe ff39 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource14 , GPIO_AF_FMC);
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	210e      	movs	r1, #14
 8001a2e:	4821      	ldr	r0, [pc, #132]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a30:	f7fe ff34 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource15 , GPIO_AF_FMC);
 8001a34:	220c      	movs	r2, #12
 8001a36:	210f      	movs	r1, #15
 8001a38:	481e      	ldr	r0, [pc, #120]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a3a:	f7fe ff2f 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1 | GPIO_Pin_2 | 
 8001a3e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001a42:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_3  | GPIO_Pin_4 | GPIO_Pin_5 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;      

  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001a44:	463b      	mov	r3, r7
 8001a46:	4619      	mov	r1, r3
 8001a48:	481a      	ldr	r0, [pc, #104]	; (8001ab4 <SDRAM_GPIOConfig+0x210>)
 8001a4a:	f7fe fe49 	bl	80006e0 <GPIO_Init>

  /* GPIOG configuration */
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource0 , GPIO_AF_FMC);
 8001a4e:	220c      	movs	r2, #12
 8001a50:	2100      	movs	r1, #0
 8001a52:	4819      	ldr	r0, [pc, #100]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a54:	f7fe ff22 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource1 , GPIO_AF_FMC);
 8001a58:	220c      	movs	r2, #12
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4816      	ldr	r0, [pc, #88]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a5e:	f7fe ff1d 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource4 , GPIO_AF_FMC);
 8001a62:	220c      	movs	r2, #12
 8001a64:	2104      	movs	r1, #4
 8001a66:	4814      	ldr	r0, [pc, #80]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a68:	f7fe ff18 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource5 , GPIO_AF_FMC);
 8001a6c:	220c      	movs	r2, #12
 8001a6e:	2105      	movs	r1, #5
 8001a70:	4811      	ldr	r0, [pc, #68]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a72:	f7fe ff13 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource8 , GPIO_AF_FMC);
 8001a76:	220c      	movs	r2, #12
 8001a78:	2108      	movs	r1, #8
 8001a7a:	480f      	ldr	r0, [pc, #60]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a7c:	f7fe ff0e 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource15 , GPIO_AF_FMC);
 8001a80:	220c      	movs	r2, #12
 8001a82:	210f      	movs	r1, #15
 8001a84:	480c      	ldr	r0, [pc, #48]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a86:	f7fe ff09 	bl	800089c <GPIO_PinAFConfig>
  

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 |
 8001a8a:	f248 1333 	movw	r3, #33075	; 0x8133
 8001a8e:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_5 | GPIO_Pin_8 | GPIO_Pin_15;

  GPIO_Init(GPIOG, &GPIO_InitStructure);    
 8001a90:	463b      	mov	r3, r7
 8001a92:	4619      	mov	r1, r3
 8001a94:	4808      	ldr	r0, [pc, #32]	; (8001ab8 <SDRAM_GPIOConfig+0x214>)
 8001a96:	f7fe fe23 	bl	80006e0 <GPIO_Init>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	40020800 	.word	0x40020800
 8001aac:	40020c00 	.word	0x40020c00
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40021400 	.word	0x40021400
 8001ab8:	40021800 	.word	0x40021800

08001abc <SDRAM_InitSequence>:
  * @brief  Executes the SDRAM memory initialization sequence. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_InitSequence(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
  FMC_SDRAMCommandTypeDef FMC_SDRAMCommandStructure;
  uint32_t tmpr = 0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
  
/* Step 3 --------------------------------------------------------------------*/
  /* Configure a clock configuration enable command */
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_CLK_Enabled;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8001aca:	2308      	movs	r3, #8
 8001acc:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001ad6:	bf00      	nop
 8001ad8:	2120      	movs	r1, #32
 8001ada:	2001      	movs	r0, #1
 8001adc:	f7fe fdc2 	bl	8000664 <FMC_GetFlagStatus>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f8      	bne.n	8001ad8 <SDRAM_InitSequence+0x1c>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd87 	bl	80005fc <FMC_SDRAMCmdConfig>
  
/* Step 4 --------------------------------------------------------------------*/
  /* Insert 100 ms delay */
  __Delay(10);
 8001aee:	200a      	movs	r0, #10
 8001af0:	f000 f85c 	bl	8001bac <delay>
    
/* Step 5 --------------------------------------------------------------------*/
  /* Configure a PALL (precharge all) command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_PALL;
 8001af4:	2302      	movs	r3, #2
 8001af6:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8001af8:	2308      	movs	r3, #8
 8001afa:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8001afc:	2301      	movs	r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001b04:	bf00      	nop
 8001b06:	2120      	movs	r1, #32
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f7fe fdab 	bl	8000664 <FMC_GetFlagStatus>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f8      	bne.n	8001b06 <SDRAM_InitSequence+0x4a>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd70 	bl	80005fc <FMC_SDRAMCmdConfig>
  
/* Step 6 --------------------------------------------------------------------*/
  /* Configure a Auto-Refresh command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_AutoRefresh;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8001b20:	2308      	movs	r3, #8
 8001b22:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 4;
 8001b24:	2304      	movs	r3, #4
 8001b26:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001b2c:	bf00      	nop
 8001b2e:	2120      	movs	r1, #32
 8001b30:	2001      	movs	r0, #1
 8001b32:	f7fe fd97 	bl	8000664 <FMC_GetFlagStatus>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f8      	bne.n	8001b2e <SDRAM_InitSequence+0x72>
  {
  }
  /* Send the  first command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fd5c 	bl	80005fc <FMC_SDRAMCmdConfig>
  
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001b44:	bf00      	nop
 8001b46:	2120      	movs	r1, #32
 8001b48:	2001      	movs	r0, #1
 8001b4a:	f7fe fd8b 	bl	8000664 <FMC_GetFlagStatus>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1f8      	bne.n	8001b46 <SDRAM_InitSequence+0x8a>
  {
  }
  /* Send the second command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fd50 	bl	80005fc <FMC_SDRAMCmdConfig>
  
/* Step 7 --------------------------------------------------------------------*/
  /* Program the external memory mode register */
  tmpr = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_2          |
 8001b5c:	f240 2331 	movw	r3, #561	; 0x231
 8001b60:	617b      	str	r3, [r7, #20]
                   SDRAM_MODEREG_CAS_LATENCY_3           |
                   SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                   SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  /* Configure a load Mode register command*/ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_LoadMode;
 8001b62:	2304      	movs	r3, #4
 8001b64:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8001b66:	2308      	movs	r3, #8
 8001b68:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = tmpr;
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001b72:	bf00      	nop
 8001b74:	2120      	movs	r1, #32
 8001b76:	2001      	movs	r0, #1
 8001b78:	f7fe fd74 	bl	8000664 <FMC_GetFlagStatus>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f8      	bne.n	8001b74 <SDRAM_InitSequence+0xb8>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fd39 	bl	80005fc <FMC_SDRAMCmdConfig>
/* Step 8 --------------------------------------------------------------------*/

  /* Set the refresh rate counter */
  /* (7.81 us x Freq) - 20 */
  /* Set the device refresh counter */
  FMC_SetRefreshCount(683);
 8001b8a:	f240 20ab 	movw	r0, #683	; 0x2ab
 8001b8e:	f7fe fd55 	bl	800063c <FMC_SetRefreshCount>
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8001b92:	bf00      	nop
 8001b94:	2120      	movs	r1, #32
 8001b96:	2001      	movs	r0, #1
 8001b98:	f7fe fd64 	bl	8000664 <FMC_GetFlagStatus>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f8      	bne.n	8001b94 <SDRAM_InitSequence+0xd8>
  {
  }
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  for(index = (100000 * nCount); index != 0; index--)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <delay+0x30>)
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	e002      	b.n	8001bca <delay+0x1e>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1f9      	bne.n	8001bc4 <delay+0x18>
  {
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	000186a0 	.word	0x000186a0

08001be0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
	 /* User button will be used */
	  STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_GPIO);
 8001be4:	2100      	movs	r1, #0
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff fafe 	bl	80011e8 <STM_EVAL_PBInit>

	 /* Configura a tela LCD */
	  LCD_Config();
 8001bec:	f000 f85c 	bl	8001ca8 <_ZL10LCD_Configv>

	  /* Enable Layer1 */
	 // LTDC_LayerCmd(LTDC_Layer1, ENABLE);

	  /*Enable Layer2*/
	  LTDC_LayerCmd(LTDC_Layer2, ENABLE);
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	4829      	ldr	r0, [pc, #164]	; (8001c98 <main+0xb8>)
 8001bf4:	f7ff f86c 	bl	8000cd0 <LTDC_LayerCmd>

	  /* Reload configuration of Layer1 */
	  LTDC_ReloadConfig(LTDC_IMReload);
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f7fe ffbf 	bl	8000b7c <LTDC_ReloadConfig>

	  /* Enable The LCD */
	  LTDC_Cmd(ENABLE);
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f7fe ff80 	bl	8000b04 <LTDC_Cmd>

	  while (1)
	  {
		  	  pag++; //passa de pgina
 8001c04:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <main+0xbc>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	4a24      	ldr	r2, [pc, #144]	; (8001c9c <main+0xbc>)
 8001c0c:	6013      	str	r3, [r2, #0]
		      if (pag == 2) pag=0;
 8001c0e:	4b23      	ldr	r3, [pc, #140]	; (8001c9c <main+0xbc>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d102      	bne.n	8001c1c <main+0x3c>
 8001c16:	4b21      	ldr	r3, [pc, #132]	; (8001c9c <main+0xbc>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]

		  /* Espera o Boto ser pressionado */
		     while (STM_EVAL_PBGetState(BUTTON_USER) != Bit_RESET)
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f7ff fb2f 	bl	8001280 <STM_EVAL_PBGetState>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	bf14      	ite	ne
 8001c28:	2301      	movne	r3, #1
 8001c2a:	2300      	moveq	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d000      	beq.n	8001c34 <main+0x54>
 8001c32:	e7f3      	b.n	8001c1c <main+0x3c>
		     {
		     }


		     /*Espera o Boto ser solto */
		     while (STM_EVAL_PBGetState(BUTTON_USER) != Bit_SET)
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff fb23 	bl	8001280 <STM_EVAL_PBGetState>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	bf14      	ite	ne
 8001c40:	2301      	movne	r3, #1
 8001c42:	2300      	moveq	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d000      	beq.n	8001c4c <main+0x6c>
 8001c4a:	e7f3      	b.n	8001c34 <main+0x54>
		     {
		     }

		    if(pag==0){
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <main+0xbc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d107      	bne.n	8001c64 <main+0x84>
		     LTDC_LayerAddress(LTDC_Layer1, (uint32_t)&livro1	);				// muda o buffer address
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <main+0xc0>)
 8001c56:	4619      	mov	r1, r3
 8001c58:	4812      	ldr	r0, [pc, #72]	; (8001ca4 <main+0xc4>)
 8001c5a:	f7ff f855 	bl	8000d08 <LTDC_LayerAddress>
		     LTDC_ReloadConfig(LTDC_IMReload);					// Reload LCD
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f7fe ff8c 	bl	8000b7c <LTDC_ReloadConfig>
		    }
		    if(pag==1){
 8001c64:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <main+0xbc>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d1cb      	bne.n	8001c04 <main+0x24>
		    LTDC_LayerCmd(LTDC_Layer1, DISABLE);
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	480d      	ldr	r0, [pc, #52]	; (8001ca4 <main+0xc4>)
 8001c70:	f7ff f82e 	bl	8000cd0 <LTDC_LayerCmd>
		    LTDC_Layer1->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <main+0xc4>)
 8001c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c78:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <main+0xc4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	629a      	str	r2, [r3, #40]	; 0x28
		    LTDC_Layer1->CFBAR = ((uint32_t)&livro1 +76800);	// muda o buffer address
 8001c7e:	4a09      	ldr	r2, [pc, #36]	; (8001ca4 <main+0xc4>)
 8001c80:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <main+0xc0>)
 8001c82:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8001c86:	6293      	str	r3, [r2, #40]	; 0x28
		    LTDC_LayerCmd(LTDC_Layer1, ENABLE);
 8001c88:	2101      	movs	r1, #1
 8001c8a:	4806      	ldr	r0, [pc, #24]	; (8001ca4 <main+0xc4>)
 8001c8c:	f7ff f820 	bl	8000cd0 <LTDC_LayerCmd>
		     LTDC_ReloadConfig(LTDC_IMReload);					// Reload LCD
 8001c90:	2001      	movs	r0, #1
 8001c92:	f7fe ff73 	bl	8000b7c <LTDC_ReloadConfig>
		  	  pag++; //passa de pgina
 8001c96:	e7b5      	b.n	8001c04 <main+0x24>
 8001c98:	40016904 	.word	0x40016904
 8001c9c:	20000024 	.word	0x20000024
 8001ca0:	08002200 	.word	0x08002200
 8001ca4:	40016884 	.word	0x40016884

08001ca8 <_ZL10LCD_Configv>:

	  }
}

static void LCD_Config(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b0a2      	sub	sp, #136	; 0x88
 8001cac:	af00      	add	r7, sp, #0
  LTDC_InitTypeDef               LTDC_InitStruct;			// inicializa a struct que configura o LCD
  LTDC_Layer_InitTypeDef         LTDC_Layer_InitStruct;		// inicializa a struct que configura o Layer do LCD
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);		// Ativa o clock da PORTD
 8001cae:	2101      	movs	r1, #1
 8001cb0:	2008      	movs	r0, #8
 8001cb2:	f7ff f87f 	bl	8000db4 <RCC_AHB1PeriphClockCmd>

  /* Configura NCS em modo Output Push-Pull  */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8001cb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cba:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	484d      	ldr	r0, [pc, #308]	; (8001e08 <_ZL10LCD_Configv+0x160>)
 8001cd2:	f7fe fd05 	bl	80006e0 <GPIO_Init>

  /* Configure the LCD Control pins ------------------------------------------*/
  LCD_CtrlLinesConfig();
 8001cd6:	f7ff fcfd 	bl	80016d4 <LCD_CtrlLinesConfig>
  LCD_ChipSelect(DISABLE);
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7ff fb46 	bl	800136c <LCD_ChipSelect>
  LCD_ChipSelect(ENABLE);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f7ff fb43 	bl	800136c <LCD_ChipSelect>

  /* Configure the LCD_SPI interface -----------------------------------------*/
  LCD_SPIConfig();
 8001ce6:	f7ff fd29 	bl	800173c <LCD_SPIConfig>

  /* Power on the LCD --------------------------------------------------------*/
  LCD_PowerOn();
 8001cea:	f7ff fbab 	bl	8001444 <LCD_PowerOn>

  /* Enable the LTDC Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_LTDC, ENABLE);
 8001cee:	2101      	movs	r1, #1
 8001cf0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001cf4:	f7ff f89e 	bl	8000e34 <RCC_APB2PeriphClockCmd>

  /* Enable the DMA2D Clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2D, ENABLE);
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001cfe:	f7ff f859 	bl	8000db4 <RCC_AHB1PeriphClockCmd>

  /* Configure the LCD Control pins */
  LCD_AF_GPIOConfig();
 8001d02:	f000 f889 	bl	8001e18 <_ZL17LCD_AF_GPIOConfigv>

  /* Configure the FMC Parallel interface : SDRAM is used as Frame Buffer for LCD */
  SDRAM_Init();
 8001d06:	f7ff fd92 	bl	800182e <SDRAM_Init>
  /* Configure PLLSAI prescalers for LCD */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAI_N = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAI_R = 192/3 = 64 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / RCC_PLLSAIDivR = 64/8 = 8 Mhz */
  RCC_PLLSAIConfig(192, 7, 3);
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	2107      	movs	r1, #7
 8001d0e:	20c0      	movs	r0, #192	; 0xc0
 8001d10:	f7ff f808 	bl	8000d24 <RCC_PLLSAIConfig>
  RCC_LTDCCLKDivConfig(RCC_PLLSAIDivR_Div8);
 8001d14:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d18:	f7ff f82e 	bl	8000d78 <RCC_LTDCCLKDivConfig>

  /* Enable PLLSAI Clock */
  RCC_PLLSAICmd(ENABLE);
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7ff f81b 	bl	8000d58 <RCC_PLLSAICmd>
  /* Wait for PLLSAI activation */
  while(RCC_GetFlagStatus(RCC_FLAG_PLLSAIRDY) == RESET)
 8001d22:	203d      	movs	r0, #61	; 0x3d
 8001d24:	f7ff f8e6 	bl	8000ef4 <RCC_GetFlagStatus>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2301      	moveq	r3, #1
 8001d30:	2300      	movne	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d000      	beq.n	8001d3a <_ZL10LCD_Configv+0x92>
 8001d38:	e7f3      	b.n	8001d22 <_ZL10LCD_Configv+0x7a>
  }

/* LTDC Initialization -------------------------------------------------------*/

  /* Initialize the horizontal synchronization polarity as active low*/
  LTDC_InitStruct.LTDC_HSPolarity = LTDC_HSPolarity_AL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  /* Initialize the vertical synchronization polarity as active low */
  LTDC_InitStruct.LTDC_VSPolarity = LTDC_VSPolarity_AL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	653b      	str	r3, [r7, #80]	; 0x50
  /* Initialize the data enable polarity as active low */
  LTDC_InitStruct.LTDC_DEPolarity = LTDC_DEPolarity_AL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	657b      	str	r3, [r7, #84]	; 0x54
  /* Initialize the pixel clock polarity as input pixel clock */
  LTDC_InitStruct.LTDC_PCPolarity = LTDC_PCPolarity_IPC;
 8001d46:	2300      	movs	r3, #0
 8001d48:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Timing configuration */
    /* Configure horizontal synchronization width */
  LTDC_InitStruct.LTDC_HorizontalSync = 9;
 8001d4a:	2309      	movs	r3, #9
 8001d4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  /* Configure vertical synchronization height */
  LTDC_InitStruct.LTDC_VerticalSync = 1;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	663b      	str	r3, [r7, #96]	; 0x60
  /* Configure accumulated horizontal back porch */
  LTDC_InitStruct.LTDC_AccumulatedHBP = 29;
 8001d52:	231d      	movs	r3, #29
 8001d54:	667b      	str	r3, [r7, #100]	; 0x64
  /* Configure accumulated vertical back porch */
  LTDC_InitStruct.LTDC_AccumulatedVBP = 3;
 8001d56:	2303      	movs	r3, #3
 8001d58:	66bb      	str	r3, [r7, #104]	; 0x68
  /* Configure accumulated active width */
  LTDC_InitStruct.LTDC_AccumulatedActiveW = 269;
 8001d5a:	f240 130d 	movw	r3, #269	; 0x10d
 8001d5e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* Configure accumulated active height */
  LTDC_InitStruct.LTDC_AccumulatedActiveH = 323;
 8001d60:	f240 1343 	movw	r3, #323	; 0x143
 8001d64:	673b      	str	r3, [r7, #112]	; 0x70
  /* Configure total width */
  LTDC_InitStruct.LTDC_TotalWidth = 279;
 8001d66:	f240 1317 	movw	r3, #279	; 0x117
 8001d6a:	677b      	str	r3, [r7, #116]	; 0x74
  /* Configure total height */
  LTDC_InitStruct.LTDC_TotalHeigh = 327;
 8001d6c:	f240 1347 	movw	r3, #327	; 0x147
 8001d70:	67bb      	str	r3, [r7, #120]	; 0x78

  LTDC_Init(&LTDC_InitStruct);
 8001d72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fe2c 	bl	80009d4 <LTDC_Init>

  /* Configure R,G,B component values for LCD background color */
  LTDC_InitStruct.LTDC_BackgroundRedValue = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	67fb      	str	r3, [r7, #124]	; 0x7c
  LTDC_InitStruct.LTDC_BackgroundGreenValue = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  LTDC_InitStruct.LTDC_BackgroundBlueValue = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  LTDC_Init(&LTDC_InitStruct);
 8001d8c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fe1f 	bl	80009d4 <LTDC_Init>
  /* In this case all the active display area is used to display a picture then :
     Horizontal start = horizontal synchronization + Horizontal back porch = 30
     Horizontal stop = Horizontal start + window width -1 = 30 + 240 -1
     Vertical start   = vertical synchronization + vertical back porch     = 4
     Vertical stop   = Vertical start + window height -1  = 4 + 320 -1      */
  LTDC_Layer_InitStruct.LTDC_HorizontalStart = 30 ;//
 8001d96:	231e      	movs	r3, #30
 8001d98:	60fb      	str	r3, [r7, #12]
  LTDC_Layer_InitStruct.LTDC_HorizontalStop = (240 + 30 - 1);
 8001d9a:	f240 130d 	movw	r3, #269	; 0x10d
 8001d9e:	613b      	str	r3, [r7, #16]
  LTDC_Layer_InitStruct.LTDC_VerticalStart = 80+4  ;
 8001da0:	2354      	movs	r3, #84	; 0x54
 8001da2:	617b      	str	r3, [r7, #20]
  LTDC_Layer_InitStruct.LTDC_VerticalStop = (240 + 4  - 1);
 8001da4:	23f3      	movs	r3, #243	; 0xf3
 8001da6:	61bb      	str	r3, [r7, #24]

  /* Pixel Format configuration*/
  LTDC_Layer_InitStruct.LTDC_PixelFormat = LTDC_Pixelformat_RGB565;
 8001da8:	2302      	movs	r3, #2
 8001daa:	61fb      	str	r3, [r7, #28]

  /* Alpha constant (255 totally opaque) */
  LTDC_Layer_InitStruct.LTDC_ConstantAlpha = 255;
 8001dac:	23ff      	movs	r3, #255	; 0xff
 8001dae:	623b      	str	r3, [r7, #32]

  /* Configure blending factors */
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_CA;
 8001db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001db4:	637b      	str	r3, [r7, #52]	; 0x34
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_CA;
 8001db6:	2305      	movs	r3, #5
 8001db8:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Default Color configuration (configure A,R,G,B component values) */
  LTDC_Layer_InitStruct.LTDC_DefaultColorBlue = 0xFF;
 8001dba:	23ff      	movs	r3, #255	; 0xff
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
  LTDC_Layer_InitStruct.LTDC_DefaultColorGreen = 0xFF;
 8001dbe:	23ff      	movs	r3, #255	; 0xff
 8001dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  LTDC_Layer_InitStruct.LTDC_DefaultColorRed = 0xFF;
 8001dc2:	23ff      	movs	r3, #255	; 0xff
 8001dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  LTDC_Layer_InitStruct.LTDC_DefaultColorAlpha = 0xFF;
 8001dc6:	23ff      	movs	r3, #255	; 0xff
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30



  /* Input Address configuration */
  LTDC_Layer_InitStruct.LTDC_CFBStartAdress = (uint32_t)&livro1+76800;
 8001dca:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <_ZL10LCD_Configv+0x164>)
 8001dcc:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8001dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* the length of one line of pixels in bytes + 3 then :
     Line Lenth = Active high width x number of bytes per pixel + 3
     Active high width         = 240
     number of bytes per pixel = 2    (pixel_format : RGB565)
  */
  LTDC_Layer_InitStruct.LTDC_CFBLineLength = ((240 * 2) + 3);
 8001dd2:	f240 13e3 	movw	r3, #483	; 0x1e3
 8001dd6:	643b      	str	r3, [r7, #64]	; 0x40

  /*  the pitch is the increment from the start of one line of pixels to the
      start of the next line in bytes, then :
      Pitch = Active high width x number of bytes per pixel
  */
  LTDC_Layer_InitStruct.LTDC_CFBPitch = (240 * 2);
 8001dd8:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001ddc:	647b      	str	r3, [r7, #68]	; 0x44

  /* configure the number of lines */
  LTDC_Layer_InitStruct.LTDC_CFBLineNumber = 160;
 8001dde:	23a0      	movs	r3, #160	; 0xa0
 8001de0:	64bb      	str	r3, [r7, #72]	; 0x48

  LTDC_LayerInit(LTDC_Layer1, &LTDC_Layer_InitStruct);
 8001de2:	f107 030c 	add.w	r3, r7, #12
 8001de6:	4619      	mov	r1, r3
 8001de8:	4809      	ldr	r0, [pc, #36]	; (8001e10 <_ZL10LCD_Configv+0x168>)
 8001dea:	f7fe fed7 	bl	8000b9c <LTDC_LayerInit>

  LTDC_LayerInit(LTDC_Layer2, &LTDC_Layer_InitStruct);
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	4619      	mov	r1, r3
 8001df4:	4807      	ldr	r0, [pc, #28]	; (8001e14 <_ZL10LCD_Configv+0x16c>)
 8001df6:	f7fe fed1 	bl	8000b9c <LTDC_LayerInit>




  LTDC_DitherCmd(ENABLE);
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f7fe fea0 	bl	8000b40 <LTDC_DitherCmd>
}
 8001e00:	bf00      	nop
 8001e02:	3788      	adds	r7, #136	; 0x88
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40020c00 	.word	0x40020c00
 8001e0c:	08002200 	.word	0x08002200
 8001e10:	40016884 	.word	0x40016884
 8001e14:	40016904 	.word	0x40016904

08001e18 <_ZL17LCD_AF_GPIOConfigv>:
  * @brief GPIO config for LTDC.
  * @retval
  *  None
  */
static void LCD_AF_GPIOConfig(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable GPIOI, GPIOJ, GPIOG, GPIOF, GPIOH AHB Clocks */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | \
                         RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | \
                         RCC_AHB1Periph_GPIOF | RCC_AHB1Periph_GPIOG, ENABLE);
 8001e1e:	2101      	movs	r1, #1
 8001e20:	206f      	movs	r0, #111	; 0x6f
 8001e22:	f7fe ffc7 	bl	8000db4 <RCC_AHB1PeriphClockCmd>
           -----------------------------------------------------

*/

 /* GPIOA configuration */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_LTDC);
 8001e26:	220e      	movs	r2, #14
 8001e28:	2103      	movs	r1, #3
 8001e2a:	4850      	ldr	r0, [pc, #320]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e2c:	f7fe fd36 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_LTDC);
 8001e30:	220e      	movs	r2, #14
 8001e32:	2104      	movs	r1, #4
 8001e34:	484d      	ldr	r0, [pc, #308]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e36:	f7fe fd31 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_LTDC);
 8001e3a:	220e      	movs	r2, #14
 8001e3c:	2106      	movs	r1, #6
 8001e3e:	484b      	ldr	r0, [pc, #300]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e40:	f7fe fd2c 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_LTDC);
 8001e44:	220e      	movs	r2, #14
 8001e46:	210b      	movs	r1, #11
 8001e48:	4848      	ldr	r0, [pc, #288]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e4a:	f7fe fd27 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_LTDC);
 8001e4e:	220e      	movs	r2, #14
 8001e50:	210c      	movs	r1, #12
 8001e52:	4846      	ldr	r0, [pc, #280]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e54:	f7fe fd22 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_6 | \
 8001e58:	f641 0358 	movw	r3, #6232	; 0x1858
 8001e5c:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	717b      	strb	r3, [r7, #5]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001e62:	2302      	movs	r3, #2
 8001e64:	713b      	strb	r3, [r7, #4]
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001e66:	2300      	movs	r3, #0
 8001e68:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6e:	463b      	mov	r3, r7
 8001e70:	4619      	mov	r1, r3
 8001e72:	483e      	ldr	r0, [pc, #248]	; (8001f6c <_ZL17LCD_AF_GPIOConfigv+0x154>)
 8001e74:	f7fe fc34 	bl	80006e0 <GPIO_Init>

 /* GPIOB configuration */
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource0, GPIO_AF_LTDC);
 8001e78:	220e      	movs	r2, #14
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	483c      	ldr	r0, [pc, #240]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001e7e:	f7fe fd0d 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource1, GPIO_AF_LTDC);
 8001e82:	220e      	movs	r2, #14
 8001e84:	2101      	movs	r1, #1
 8001e86:	483a      	ldr	r0, [pc, #232]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001e88:	f7fe fd08 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_LTDC);
 8001e8c:	220e      	movs	r2, #14
 8001e8e:	2108      	movs	r1, #8
 8001e90:	4837      	ldr	r0, [pc, #220]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001e92:	f7fe fd03 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_LTDC);
 8001e96:	220e      	movs	r2, #14
 8001e98:	2109      	movs	r1, #9
 8001e9a:	4835      	ldr	r0, [pc, #212]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001e9c:	f7fe fcfe 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_LTDC);
 8001ea0:	220e      	movs	r2, #14
 8001ea2:	210a      	movs	r1, #10
 8001ea4:	4832      	ldr	r0, [pc, #200]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001ea6:	f7fe fcf9 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_LTDC);
 8001eaa:	220e      	movs	r2, #14
 8001eac:	210b      	movs	r1, #11
 8001eae:	4830      	ldr	r0, [pc, #192]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001eb0:	f7fe fcf4 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | \
 8001eb4:	f640 7303 	movw	r3, #3843	; 0xf03
 8001eb8:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;

  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eba:	463b      	mov	r3, r7
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	482c      	ldr	r0, [pc, #176]	; (8001f70 <_ZL17LCD_AF_GPIOConfigv+0x158>)
 8001ec0:	f7fe fc0e 	bl	80006e0 <GPIO_Init>

 /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_LTDC);
 8001ec4:	220e      	movs	r2, #14
 8001ec6:	2106      	movs	r1, #6
 8001ec8:	482a      	ldr	r0, [pc, #168]	; (8001f74 <_ZL17LCD_AF_GPIOConfigv+0x15c>)
 8001eca:	f7fe fce7 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_LTDC);
 8001ece:	220e      	movs	r2, #14
 8001ed0:	2107      	movs	r1, #7
 8001ed2:	4828      	ldr	r0, [pc, #160]	; (8001f74 <_ZL17LCD_AF_GPIOConfigv+0x15c>)
 8001ed4:	f7fe fce2 	bl	800089c <GPIO_PinAFConfig>
//  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_LTDC);

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;// | GPIO_Pin_10;
 8001ed8:	23c0      	movs	r3, #192	; 0xc0
 8001eda:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001edc:	463b      	mov	r3, r7
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4824      	ldr	r0, [pc, #144]	; (8001f74 <_ZL17LCD_AF_GPIOConfigv+0x15c>)
 8001ee2:	f7fe fbfd 	bl	80006e0 <GPIO_Init>

 /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource3, GPIO_AF_LTDC);
 8001ee6:	220e      	movs	r2, #14
 8001ee8:	2103      	movs	r1, #3
 8001eea:	4823      	ldr	r0, [pc, #140]	; (8001f78 <_ZL17LCD_AF_GPIOConfigv+0x160>)
 8001eec:	f7fe fcd6 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_LTDC);
 8001ef0:	220e      	movs	r2, #14
 8001ef2:	2106      	movs	r1, #6
 8001ef4:	4820      	ldr	r0, [pc, #128]	; (8001f78 <_ZL17LCD_AF_GPIOConfigv+0x160>)
 8001ef6:	f7fe fcd1 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_6;
 8001efa:	2348      	movs	r3, #72	; 0x48
 8001efc:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001efe:	463b      	mov	r3, r7
 8001f00:	4619      	mov	r1, r3
 8001f02:	481d      	ldr	r0, [pc, #116]	; (8001f78 <_ZL17LCD_AF_GPIOConfigv+0x160>)
 8001f04:	f7fe fbec 	bl	80006e0 <GPIO_Init>

 /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource10, GPIO_AF_LTDC);
 8001f08:	220e      	movs	r2, #14
 8001f0a:	210a      	movs	r1, #10
 8001f0c:	481b      	ldr	r0, [pc, #108]	; (8001f7c <_ZL17LCD_AF_GPIOConfigv+0x164>)
 8001f0e:	f7fe fcc5 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8001f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f16:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f18:	463b      	mov	r3, r7
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4817      	ldr	r0, [pc, #92]	; (8001f7c <_ZL17LCD_AF_GPIOConfigv+0x164>)
 8001f1e:	f7fe fbdf 	bl	80006e0 <GPIO_Init>

 /* GPIOG configuration */
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource6, GPIO_AF_LTDC);
 8001f22:	220e      	movs	r2, #14
 8001f24:	2106      	movs	r1, #6
 8001f26:	4816      	ldr	r0, [pc, #88]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f28:	f7fe fcb8 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource7, GPIO_AF_LTDC);
 8001f2c:	220e      	movs	r2, #14
 8001f2e:	2107      	movs	r1, #7
 8001f30:	4813      	ldr	r0, [pc, #76]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f32:	f7fe fcb3 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource10, GPIO_AF_LTDC);
 8001f36:	220e      	movs	r2, #14
 8001f38:	210a      	movs	r1, #10
 8001f3a:	4811      	ldr	r0, [pc, #68]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f3c:	f7fe fcae 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource11, GPIO_AF_LTDC);
 8001f40:	220e      	movs	r2, #14
 8001f42:	210b      	movs	r1, #11
 8001f44:	480e      	ldr	r0, [pc, #56]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f46:	f7fe fca9 	bl	800089c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource12, GPIO_AF_LTDC);
 8001f4a:	220e      	movs	r2, #14
 8001f4c:	210c      	movs	r1, #12
 8001f4e:	480c      	ldr	r0, [pc, #48]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f50:	f7fe fca4 	bl	800089c <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_10 | \
 8001f54:	f44f 53e6 	mov.w	r3, #7360	; 0x1cc0
 8001f58:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f5a:	463b      	mov	r3, r7
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4808      	ldr	r0, [pc, #32]	; (8001f80 <_ZL17LCD_AF_GPIOConfigv+0x168>)
 8001f60:	f7fe fbbe 	bl	80006e0 <GPIO_Init>
}
 8001f64:	bf00      	nop
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40020000 	.word	0x40020000
 8001f70:	40020400 	.word	0x40020400
 8001f74:	40020800 	.word	0x40020800
 8001f78:	40020c00 	.word	0x40020c00
 8001f7c:	40021400 	.word	0x40021400
 8001f80:	40021800 	.word	0x40021800

08001f84 <sEE_TIMEOUT_UserCallback>:
/*
 * Callback used by stm324xg_eval_i2c_ee.c.
 * Refer to stm324xg_eval_i2c_ee.h for more info.
 */
extern "C" uint32_t sEE_TIMEOUT_UserCallback(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <sEE_TIMEOUT_UserCallback+0x4>
	...

08001f8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fc4 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f92:	e003      	b.n	8001f9c <LoopCopyDataInit>

08001f94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f9a:	3104      	adds	r1, #4

08001f9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f9c:	480b      	ldr	r0, [pc, #44]	; (8001fcc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001fa0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001fa2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001fa4:	d3f6      	bcc.n	8001f94 <CopyDataInit>
  ldr  r2, =_sbss
 8001fa6:	4a0b      	ldr	r2, [pc, #44]	; (8001fd4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001fa8:	e002      	b.n	8001fb0 <LoopFillZerobss>

08001faa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001faa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001fac:	f842 3b04 	str.w	r3, [r2], #4

08001fb0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001fb0:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001fb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001fb4:	d3f9      	bcc.n	8001faa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fb6:	f000 f841 	bl	800203c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fba:	f000 f8f1 	bl	80021a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fbe:	f7ff fe0f 	bl	8001be0 <main>
  bx  lr    
 8001fc2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001fc4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001fc8:	08027a08 	.word	0x08027a08
  ldr  r0, =_sdata
 8001fcc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001fd0:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8001fd4:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8001fd8:	20000034 	.word	0x20000034

08001fdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fdc:	e7fe      	b.n	8001fdc <ADC_IRQHandler>

08001fde <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001ff0:	e7fe      	b.n	8001ff0 <HardFault_Handler+0x4>

08001ff2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001ff6:	e7fe      	b.n	8001ff6 <MemManage_Handler+0x4>

08001ff8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001ffc:	e7fe      	b.n	8001ffc <BusFault_Handler+0x4>

08001ffe <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002002:	e7fe      	b.n	8002002 <UsageFault_Handler+0x4>

08002004 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8002032:	bf00      	nop
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002040:	4a16      	ldr	r2, [pc, #88]	; (800209c <SystemInit+0x60>)
 8002042:	4b16      	ldr	r3, [pc, #88]	; (800209c <SystemInit+0x60>)
 8002044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002048:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800204c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002050:	4a13      	ldr	r2, [pc, #76]	; (80020a0 <SystemInit+0x64>)
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <SystemInit+0x64>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800205c:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <SystemInit+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002062:	4a0f      	ldr	r2, [pc, #60]	; (80020a0 <SystemInit+0x64>)
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <SystemInit+0x64>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800206c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002070:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <SystemInit+0x64>)
 8002074:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <SystemInit+0x68>)
 8002076:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002078:	4a09      	ldr	r2, [pc, #36]	; (80020a0 <SystemInit+0x64>)
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <SystemInit+0x64>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002082:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <SystemInit+0x64>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800208a:	f000 f80d 	bl	80020a8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800208e:	4b03      	ldr	r3, [pc, #12]	; (800209c <SystemInit+0x60>)
 8002090:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002094:	609a      	str	r2, [r3, #8]
#endif
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	e000ed00 	.word	0xe000ed00
 80020a0:	40023800 	.word	0x40023800
 80020a4:	24003010 	.word	0x24003010

080020a8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
 80020b2:	2300      	movs	r3, #0
 80020b4:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80020b6:	4a36      	ldr	r2, [pc, #216]	; (8002190 <SetSysClock+0xe8>)
 80020b8:	4b35      	ldr	r3, [pc, #212]	; (8002190 <SetSysClock+0xe8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c0:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80020c2:	4b33      	ldr	r3, [pc, #204]	; (8002190 <SetSysClock+0xe8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ca:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3301      	adds	r3, #1
 80020d0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d103      	bne.n	80020e0 <SetSysClock+0x38>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80020de:	d1f0      	bne.n	80020c2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80020e0:	4b2b      	ldr	r3, [pc, #172]	; (8002190 <SetSysClock+0xe8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d002      	beq.n	80020f2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80020ec:	2301      	movs	r3, #1
 80020ee:	603b      	str	r3, [r7, #0]
 80020f0:	e001      	b.n	80020f6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d102      	bne.n	8002102 <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80020fc:	4b24      	ldr	r3, [pc, #144]	; (8002190 <SetSysClock+0xe8>)
 80020fe:	4a25      	ldr	r2, [pc, #148]	; (8002194 <SetSysClock+0xec>)
 8002100:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002102:	4a23      	ldr	r2, [pc, #140]	; (8002190 <SetSysClock+0xe8>)
 8002104:	4b22      	ldr	r3, [pc, #136]	; (8002190 <SetSysClock+0xe8>)
 8002106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800210c:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800210e:	4a22      	ldr	r2, [pc, #136]	; (8002198 <SetSysClock+0xf0>)
 8002110:	4b21      	ldr	r3, [pc, #132]	; (8002198 <SetSysClock+0xf0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002118:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800211a:	4a1d      	ldr	r2, [pc, #116]	; (8002190 <SetSysClock+0xe8>)
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <SetSysClock+0xe8>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002122:	4a1b      	ldr	r2, [pc, #108]	; (8002190 <SetSysClock+0xe8>)
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <SetSysClock+0xe8>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800212c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800212e:	4a18      	ldr	r2, [pc, #96]	; (8002190 <SetSysClock+0xe8>)
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <SetSysClock+0xe8>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002138:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800213a:	4a15      	ldr	r2, [pc, #84]	; (8002190 <SetSysClock+0xe8>)
 800213c:	4b14      	ldr	r3, [pc, #80]	; (8002190 <SetSysClock+0xe8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002144:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002146:	bf00      	nop
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <SetSysClock+0xe8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f9      	beq.n	8002148 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <SetSysClock+0xf4>)
 8002156:	f240 7205 	movw	r2, #1797	; 0x705
 800215a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800215c:	4a0c      	ldr	r2, [pc, #48]	; (8002190 <SetSysClock+0xe8>)
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <SetSysClock+0xe8>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f023 0303 	bic.w	r3, r3, #3
 8002166:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002168:	4a09      	ldr	r2, [pc, #36]	; (8002190 <SetSysClock+0xe8>)
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <SetSysClock+0xe8>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f043 0302 	orr.w	r3, r3, #2
 8002172:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002174:	bf00      	nop
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <SetSysClock+0xe8>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	2b08      	cmp	r3, #8
 8002180:	d1f9      	bne.n	8002176 <SetSysClock+0xce>
    {
    }
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	07405a08 	.word	0x07405a08
 8002198:	40007000 	.word	0x40007000
 800219c:	40023c00 	.word	0x40023c00

080021a0 <__libc_init_array>:
 80021a0:	b570      	push	{r4, r5, r6, lr}
 80021a2:	4e0d      	ldr	r6, [pc, #52]	; (80021d8 <__libc_init_array+0x38>)
 80021a4:	4c0d      	ldr	r4, [pc, #52]	; (80021dc <__libc_init_array+0x3c>)
 80021a6:	1ba4      	subs	r4, r4, r6
 80021a8:	10a4      	asrs	r4, r4, #2
 80021aa:	2500      	movs	r5, #0
 80021ac:	42a5      	cmp	r5, r4
 80021ae:	d109      	bne.n	80021c4 <__libc_init_array+0x24>
 80021b0:	4e0b      	ldr	r6, [pc, #44]	; (80021e0 <__libc_init_array+0x40>)
 80021b2:	4c0c      	ldr	r4, [pc, #48]	; (80021e4 <__libc_init_array+0x44>)
 80021b4:	f000 f818 	bl	80021e8 <_init>
 80021b8:	1ba4      	subs	r4, r4, r6
 80021ba:	10a4      	asrs	r4, r4, #2
 80021bc:	2500      	movs	r5, #0
 80021be:	42a5      	cmp	r5, r4
 80021c0:	d105      	bne.n	80021ce <__libc_init_array+0x2e>
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
 80021c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021c8:	4798      	blx	r3
 80021ca:	3501      	adds	r5, #1
 80021cc:	e7ee      	b.n	80021ac <__libc_init_array+0xc>
 80021ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021d2:	4798      	blx	r3
 80021d4:	3501      	adds	r5, #1
 80021d6:	e7f2      	b.n	80021be <__libc_init_array+0x1e>
 80021d8:	08027a00 	.word	0x08027a00
 80021dc:	08027a00 	.word	0x08027a00
 80021e0:	08027a00 	.word	0x08027a00
 80021e4:	08027a04 	.word	0x08027a04

080021e8 <_init>:
 80021e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ea:	bf00      	nop
 80021ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ee:	bc08      	pop	{r3}
 80021f0:	469e      	mov	lr, r3
 80021f2:	4770      	bx	lr

080021f4 <_fini>:
 80021f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021f6:	bf00      	nop
 80021f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021fa:	bc08      	pop	{r3}
 80021fc:	469e      	mov	lr, r3
 80021fe:	4770      	bx	lr
