/* { dg-do assemble { target aarch64_asm_sve2p1_ok } } */
/* { dg-do compile { target { ! aarch64_asm_sve2p1_ok } } } */
/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" { target { ! ilp32 } } } } */

#include "test_sve_acle.h"

#pragma GCC target "+sve2p1"
#ifdef STREAMING_COMPATIBLE
#pragma GCC target "+sme2"
#endif

/*
** ld1_u64_base:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_base, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0),
		 z0 = svld1_x2 (pn8, x0))

/*
** ld1_u64_index:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, x1, lsl #?3\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_index, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 + x1),
		 z0 = svld1_x2 (pn8, x0 + x1))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_u64_1:
**	incb	x0
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_1, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 + svcntd ()),
		 z0 = svld1_x2 (pn8, x0 + svcntd ()))

/*
** ld1_u64_2:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #2, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_2, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 + svcntd () * 2),
		 z0 = svld1_x2 (pn8, x0 + svcntd () * 2))

/*
** ld1_u64_14:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #14, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_14, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 + svcntd () * 14),
		 z0 = svld1_x2 (pn8, x0 + svcntd () * 14))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_u64_16:
**	incb	x0, all, mul #16
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_16, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 + svcntd () * 16),
		 z0 = svld1_x2 (pn8, x0 + svcntd () * 16))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_u64_m1:
**	decb	x0
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_m1, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 - svcntd ()),
		 z0 = svld1_x2 (pn8, x0 - svcntd ()))

/*
** ld1_u64_m2:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #-2, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_m2, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 - svcntd () * 2),
		 z0 = svld1_x2 (pn8, x0 - svcntd () * 2))

/*
** ld1_u64_m16:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #-16, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_m16, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 - svcntd () * 16),
		 z0 = svld1_x2 (pn8, x0 - svcntd () * 16))

/*
** ld1_u64_m18:
**	addvl	(x[0-9]+), x0, #-18
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[\1\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_m18, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn8, x0 - svcntd () * 18),
		 z0 = svld1_x2 (pn8, x0 - svcntd () * 18))

/*
** ld1_u64_z17:
**	ld1d	{z[^\n]+}, pn8/z, \[x0\]
**	mov	[^\n]+
**	mov	[^\n]+
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_z17, svuint64x2_t, uint64_t,
		 z17 = svld1_u64_x2 (pn8, x0),
		 z17 = svld1_x2 (pn8, x0))

/*
** ld1_u64_z22:
**	ld1d	{z22\.d(?: - |, )z23\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_z22, svuint64x2_t, uint64_t,
		 z22 = svld1_u64_x2 (pn8, x0),
		 z22 = svld1_x2 (pn8, x0))

/*
** ld1_u64_z28:
**	ld1d	{z28\.d(?: - |, )z29\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_z28, svuint64x2_t, uint64_t,
		 z28 = svld1_u64_x2 (pn8, x0),
		 z28 = svld1_x2 (pn8, x0))

/*
** ld1_u64_pn0:
**	mov	p([89]|1[0-5])\.b, p0\.b
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn\1/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_pn0, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn0, x0),
		 z0 = svld1_x2 (pn0, x0))

/*
** ld1_u64_pn7:
**	mov	p([89]|1[0-5])\.b, p7\.b
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn\1/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_pn7, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn7, x0),
		 z0 = svld1_x2 (pn7, x0))

/*
** ld1_u64_pn15:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn15/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_u64_pn15, svuint64x2_t, uint64_t,
		 z0 = svld1_u64_x2 (pn15, x0),
		 z0 = svld1_x2 (pn15, x0))

/*
** ld1_vnum_u64_0:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_0, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, 0),
		 z0 = svld1_vnum_x2 (pn8, x0, 0))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_u64_1:
**	incb	x0
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_1, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, 1),
		 z0 = svld1_vnum_x2 (pn8, x0, 1))

/*
** ld1_vnum_u64_2:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #2, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_2, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, 2),
		 z0 = svld1_vnum_x2 (pn8, x0, 2))

/*
** ld1_vnum_u64_14:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #14, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_14, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, 14),
		 z0 = svld1_vnum_x2 (pn8, x0, 14))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_u64_16:
**	incb	x0, all, mul #16
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_16, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, 16),
		 z0 = svld1_vnum_x2 (pn8, x0, 16))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_u64_m1:
**	decb	x0
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_m1, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, -1),
		 z0 = svld1_vnum_x2 (pn8, x0, -1))

/*
** ld1_vnum_u64_m2:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #-2, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_m2, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, -2),
		 z0 = svld1_vnum_x2 (pn8, x0, -2))

/*
** ld1_vnum_u64_m16:
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, #-16, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_m16, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, -16),
		 z0 = svld1_vnum_x2 (pn8, x0, -16))

/*
** ld1_vnum_u64_m18:
**	addvl	(x[0-9]+), x0, #-18
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[\1\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_m18, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, -18),
		 z0 = svld1_vnum_x2 (pn8, x0, -18))

/*
** ld1_vnum_u64_x1:
**	cntb	(x[0-9]+)
** (
**	madd	(x[0-9]+), (?:x1, \1|\1, x1), x0
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[\2\]
** |
**	mul	(x[0-9]+), (?:x1, \1|\1, x1)
**	ld1d	{z0\.d(?: - |, )z1\.d}, pn8/z, \[x0, \3\]
** )
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_u64_x1, svuint64x2_t, uint64_t,
		 z0 = svld1_vnum_u64_x2 (pn8, x0, x1),
		 z0 = svld1_vnum_x2 (pn8, x0, x1))
