// Seed: 478249901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  assign module_1.id_3 = 0;
  input wire id_7;
  input wire id_6;
  output tri id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_13 = 1;
  assign id_5 = -1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1
    , id_8,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    input tri1 id_6
);
  initial begin : LABEL_0
    id_0 = 1'd0;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
