# synopsys-intern-application

Internship Application â€“ R&D Engineering Team, Synopsys
Name: Ankit Kaswan
ğŸ“ Location: New Delhi, India
ğŸ“§ Email: ankitkaswan_24spd08@dtu.ac.in
ğŸ“± Phone: +91-7296802743
ğŸ”— Links: LinkedIn | LeetCode | GeeksforGeeks | Resume

ğŸ¯ About Me
I am currently pursuing my M.Tech in Signal Processing & Digital Design at DTU (2024â€“26) and recently graduated from NSUT in Electronics & Communication Engineering (2024).
I enjoy building digital systems from scratch, working with C/C++, Verilog, and EDA tools, and exploring RTL-to-GDSII flows. My problem-solving ability is backed by 400+ coding problems solved on competitive programming platforms.

ğŸ’¡ Why Iâ€™m a Good Fit
Strong in C/C++ â†’ 400+ problems solved on LeetCode & GFG.
Hands-on Digital Design â†’ Verilog/SystemVerilog, FSMs, RTL design, CMOS layouts.

Project Experience â†’
ğŸ–¥ RISC-V Processor Design (Verilog HDL) â€“ Built & verified 32-bit single-cycle processor.
âš¡ CMOS Inverter Layout (Cadence Virtuoso) â€“ Optimized transistor sizing, passed DRC/LVS checks.
ğŸšª FSM-Based Elevator Controller â€“ 3-floor lift system with smooth state transitions.

Tools & Technologies â†’ Cadence Virtuoso, ModelSim, Xilinx Vivado, Synopsys DC.

ğŸ›  Technical Skills
Programming: C, C++, Python, Verilog HDL
Digital Design: RTL Design, STA, CMOS Design, ASIC Flow
EDA Tools: Cadence Virtuoso, ModelSim, Xilinx Vivado, Synopsys DC

Certifications:
C++ Programming â€“ Coding Ninjas
Data Structures & Algorithms â€“ Coding Ninjas
Fundamentals of Digital Design â€“ L&T EduTech (Coursera)
VLSI RTL Design & Verification Using Synopsys Tool â€“ VLSIGuru

ğŸ† Achievements
GATE ECE Qualified (2024, 2025)

JEE Main 2020: AIR 22,381 (Top 2% among 11.46 lakh candidates)
