5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (elsif1.4.vcd) 2 -o (elsif1.4.cdd) 2 -v (elsif1.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 elsif1.4.v 3 28 1
2 1 3d 7 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 b 2 5 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 7 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 elsif1.4.v 0 17 1
2 2 0 12 50008 1 21008 0 0 1 16 1 0
2 3 1 12 10001 0 1410 0 0 1 1 a
2 4 37 12 10008 1 1a 2 3
2 5 0 13 50008 1 21004 0 0 1 16 0 0
2 6 1 13 10001 0 1410 0 0 1 1 a
2 7 37 13 10008 1 16 5 6
2 8 0 15 50008 1 21004 0 0 1 16 0 0
2 9 1 15 10001 0 1410 0 0 1 1 b
2 10 37 15 10008 1 16 8 9
2 11 0 16 50008 1 21008 0 0 1 16 1 0
2 12 1 16 10001 0 1410 0 0 1 1 b
2 13 37 16 10008 1 1a 11 12
4 4 12 1 11 7 7 4
4 7 13 1 0 10 10 4
4 10 15 1 0 13 13 4
4 13 16 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 elsif1.4.v 0 26 1
