
*** Running vivado
    with args -log Dezign1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dezign1_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Dezign1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:02:24 . Memory (MB): peak = 293.555 ; gain = 83.309
INFO: [Synth 8-638] synthesizing module 'Dezign1_lmb_bram_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/ip/Dezign1_lmb_bram_0/synth/Dezign1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_lmb_bram_0' (11#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/ip/Dezign1_lmb_bram_0/synth/Dezign1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:02:30 ; elapsed = 00:05:18 . Memory (MB): peak = 493.777 ; gain = 283.531
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:05:19 . Memory (MB): peak = 493.777 ; gain = 283.531
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 637.160 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:06:07 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:06:07 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:06:07 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:48 ; elapsed = 00:06:09 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:06:09 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:05 ; elapsed = 00:07:03 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Timing Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:07:03 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:07:03 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    32|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:07:04 . Memory (MB): peak = 637.160 ; gain = 426.914
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:05:01 . Memory (MB): peak = 641.613 ; gain = 425.180
