Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May 18 09:13:10 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                56          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
SYNTH-10   Warning           Wide multiplier                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    152.953        0.000                      0                  365        0.185        0.000                      0                  365        7.000        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
lcd_inst/lcd_clk_pll/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0               {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_inst/lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   152.953        0.000                      0                  365        0.185        0.000                      0                  365       53.360        0.000                       0                   214  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_inst/lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      152.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.953ns  (required time - arrival time)
  Source:                 lcd_inst/cmd_ndata_writer/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 3.293ns (47.657%)  route 3.617ns (52.343%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 161.429 - 160.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y79         FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDCE (Prop_fdce_C_Q)         0.478     2.022 r  lcd_inst/cmd_ndata_writer/data_count_reg[1]/Q
                         net (fo=1, routed)           0.972     2.994    lcd_inst/cmd_ndata_writer/data_count_reg_n_0_[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.821 r  lcd_inst/cmd_ndata_writer/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.821    lcd_inst/cmd_ndata_writer/state1_carry_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  lcd_inst/cmd_ndata_writer/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.935    lcd_inst/cmd_ndata_writer/state1_carry__0_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  lcd_inst/cmd_ndata_writer/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.049    lcd_inst/cmd_ndata_writer/state1_carry__1_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  lcd_inst/cmd_ndata_writer/state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.163    lcd_inst/cmd_ndata_writer/state1_carry__2_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  lcd_inst/cmd_ndata_writer/state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.277    lcd_inst/cmd_ndata_writer/state1_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  lcd_inst/cmd_ndata_writer/state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.391    lcd_inst/cmd_ndata_writer/state1_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.725 r  lcd_inst/cmd_ndata_writer/state1_carry__5/O[1]
                         net (fo=3, routed)           1.008     5.732    lcd_inst/cmd_ndata_writer/in8[26]
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.303     6.035 r  lcd_inst/cmd_ndata_writer/state0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.035    lcd_inst/cmd_ndata_writer/state0_carry__2_i_7_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.568 r  lcd_inst/cmd_ndata_writer/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.885     7.454    lcd_inst/cmd_ndata_writer/state0_carry__2_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.578 r  lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.752     8.330    lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_5_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.454    lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X14Y79         FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.429   161.429    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X14Y79         FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.078   161.507    
                         clock uncertainty           -0.177   161.330    
    SLICE_X14Y79         FDCE (Setup_fdce_C_D)        0.077   161.407    lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        161.407    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                152.953    

Slack (MET) :             153.193ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.188ns (18.571%)  route 5.209ns (81.429%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.876     8.017    lcd_inst/write_data
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[0]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[0]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                153.193    

Slack (MET) :             153.193ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.188ns (18.571%)  route 5.209ns (81.429%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.876     8.017    lcd_inst/write_data
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[15]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                153.193    

Slack (MET) :             153.193ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.188ns (18.571%)  route 5.209ns (81.429%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.876     8.017    lcd_inst/write_data
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[1]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[1]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                153.193    

Slack (MET) :             153.193ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.188ns (18.571%)  route 5.209ns (81.429%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.876     8.017    lcd_inst/write_data
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[4]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[4]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                153.193    

Slack (MET) :             153.195ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.188ns (18.578%)  route 5.207ns (81.422%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.874     8.015    lcd_inst/write_data
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[2]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X5Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                153.195    

Slack (MET) :             153.195ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.188ns (18.578%)  route 5.207ns (81.422%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.874     8.015    lcd_inst/write_data
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[3]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X5Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                153.195    

Slack (MET) :             153.195ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.188ns (18.578%)  route 5.207ns (81.422%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.874     8.015    lcd_inst/write_data
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.501   161.501    lcd_inst/CLK
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[5]/C
                         clock pessimism              0.091   161.592    
                         clock uncertainty           -0.177   161.415    
    SLICE_X5Y84          FDCE (Setup_fdce_C_CE)      -0.205   161.210    lcd_inst/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                        161.210    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                153.195    

Slack (MET) :             153.484ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.188ns (19.470%)  route 4.914ns (80.530%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 161.497 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.581     7.722    lcd_inst/write_data
    SLICE_X5Y81          FDCE                                         r  lcd_inst/write_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.497   161.497    lcd_inst/CLK
    SLICE_X5Y81          FDCE                                         r  lcd_inst/write_data_reg[7]/C
                         clock pessimism              0.091   161.588    
                         clock uncertainty           -0.177   161.411    
    SLICE_X5Y81          FDCE (Setup_fdce_C_CE)      -0.205   161.206    lcd_inst/write_data_reg[7]
  -------------------------------------------------------------------
                         required time                        161.206    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                153.484    

Slack (MET) :             153.521ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.188ns (19.471%)  route 4.913ns (80.529%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 161.497 - 160.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.620     1.620    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.061     4.137    lcd_inst/init_rom_addr__0[5]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  lcd_inst/init_rom_addr[9]_i_7/O
                         net (fo=3, routed)           0.471     4.732    lcd_inst/init_rom_addr[9]_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  lcd_inst/cmd_data[15]_i_3/O
                         net (fo=4, routed)           1.535     6.391    lcd_inst/cmd_data[15]_i_3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.543 r  lcd_inst/write_data[15]_i_3/O
                         net (fo=1, routed)           0.266     6.809    lcd_inst/write_data[15]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.332     7.141 r  lcd_inst/write_data[15]_i_1/O
                         net (fo=9, routed)           0.581     7.721    lcd_inst/write_data
    SLICE_X6Y81          FDCE                                         r  lcd_inst/write_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.497   161.497    lcd_inst/CLK
    SLICE_X6Y81          FDCE                                         r  lcd_inst/write_data_reg[6]/C
                         clock pessimism              0.091   161.588    
                         clock uncertainty           -0.177   161.411    
    SLICE_X6Y81          FDCE (Setup_fdce_C_CE)      -0.169   161.242    lcd_inst/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                        161.242    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                153.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.825%)  route 0.136ns (42.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     0.587    lcd_inst/CLK
    SLICE_X4Y86          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  lcd_inst/init_rom_addr_reg_rep[8]/Q
                         net (fo=14, routed)          0.136     0.863    lcd_inst/init_rom_addr_reg_rep_n_0_[8]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.908 r  lcd_inst/cmd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.908    lcd_inst/cmd_data[5]_i_1_n_0
    SLICE_X6Y87          FDCE                                         r  lcd_inst/cmd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.858     0.858    lcd_inst/CLK
    SLICE_X6Y87          FDCE                                         r  lcd_inst/cmd_data_reg[5]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121     0.724    lcd_inst/cmd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     0.587    lcd_inst/CLK
    SLICE_X5Y84          FDCE                                         r  lcd_inst/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  lcd_inst/write_data_reg[5]/Q
                         net (fo=1, routed)           0.135     0.863    lcd_inst/cmd_data_writer/LCD_DATA_reg[15]_1[5]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.908 r  lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.908    lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.855     0.855    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     0.722    lcd_inst/cmd_data_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/init_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.589     0.589    lcd_inst/CLK
    SLICE_X4Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  lcd_inst/init_rom_addr_reg[3]/Q
                         net (fo=58, routed)          0.109     0.839    lcd_inst/init_rom_addr__0[3]
    SLICE_X5Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  lcd_inst/init_rom_addr[5]_i_1/O
                         net (fo=2, routed)           0.000     0.884    lcd_inst/p_1_in[5]
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.860     0.860    lcd_inst/CLK
    SLICE_X5Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
                         clock pessimism             -0.258     0.602    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     0.693    lcd_inst/init_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     0.587    lcd_inst/CLK
    SLICE_X7Y84          FDCE                                         r  lcd_inst/write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  lcd_inst/write_data_reg[0]/Q
                         net (fo=1, routed)           0.140     0.868    lcd_inst/cmd_data_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.913 r  lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.913    lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.855     0.855    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     0.720    lcd_inst/cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.580%)  route 0.151ns (44.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     0.587    lcd_inst/CLK
    SLICE_X7Y85          FDCE                                         r  lcd_inst/cmd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  lcd_inst/cmd_data_reg[1]/Q
                         net (fo=2, routed)           0.151     0.879    lcd_inst/cmd_data_writer/LCD_DATA_reg[15]_2[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.048     0.927 r  lcd_inst/cmd_data_writer/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    lcd_inst/cmd_data_writer/LCD_DATA[1]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.855     0.855    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X6Y84          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.131     0.732    lcd_inst/cmd_data_writer/LCD_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.146     0.846    lcd_inst/cmd_data_writer/FSM_sequential_state_reg_n_0_[1]
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  lcd_inst/cmd_data_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.891    lcd_inst/cmd_data_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.827     0.827    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.120     0.693    lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/wr_substate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.150     0.850    lcd_inst/cmd_data_writer/FSM_sequential_state_reg_n_0_[1]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.895 r  lcd_inst/cmd_data_writer/wr_substate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.895    lcd_inst/cmd_data_writer/wr_substate[0]_i_1_n_0
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.827     0.827    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[0]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.121     0.694    lcd_inst/cmd_data_writer/wr_substate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.217%)  route 0.097ns (31.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  lcd_inst/cmd_data_writer/wr_substate_reg[2]/Q
                         net (fo=9, routed)           0.097     0.821    lcd_inst/cmd_data_writer/wr_substate_reg_n_0_[2]
    SLICE_X11Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  lcd_inst/cmd_data_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    lcd_inst/cmd_data_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X11Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.827     0.827    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X11Y84         FDCE (Hold_fdce_C_D)         0.091     0.664    lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/LCD_RESET_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.582     0.582    lcd_inst/CLK
    SLICE_X4Y79          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     0.723 r  lcd_inst/state_reg[0]/Q
                         net (fo=71, routed)          0.185     0.908    lcd_inst/Q[0]
    SLICE_X3Y80          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     0.853    lcd_inst/CLK
    SLICE_X3Y80          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
                         clock pessimism             -0.234     0.620    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.070     0.690    lcd_inst/LCD_RESET_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.853%)  route 0.141ns (43.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.587     0.587    lcd_inst/CLK
    SLICE_X4Y86          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  lcd_inst/init_rom_addr_reg_rep[8]/Q
                         net (fo=14, routed)          0.141     0.869    lcd_inst/init_rom_addr_reg_rep_n_0_[8]
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.914 r  lcd_inst/cmd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.914    lcd_inst/cmd_data[3]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  lcd_inst/cmd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.856     0.856    lcd_inst/CLK
    SLICE_X7Y86          FDCE                                         r  lcd_inst/cmd_data_reg[3]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.092     0.694    lcd_inst/cmd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0    lcd_inst/lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X10Y81     LCD_DATA_OBUF[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X0Y80      lcd_inst/LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X3Y80      lcd_inst/LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X9Y79      lcd_inst/active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X9Y79      lcd_inst/active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X6Y85      lcd_inst/cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X9Y85      lcd_inst/cmd_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X8Y85      lcd_inst/cmd_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X10Y81     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X10Y81     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y80      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y80      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y80      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y80      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X10Y81     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X10Y81     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y80      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y80      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y80      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y80      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X9Y79      lcd_inst/active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lcd_inst/lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.479ns (59.252%)  route 3.080ns (40.748%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          1.284     1.802    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.146     1.948 f  keypad_inst/Scanner/col_data_out_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.796     3.744    col_data_out_TRI[1]
    B11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.815     7.560 r  col_data_out_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.560    col_data_out[1]
    B11                                                               r  col_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.462ns  (logic 4.188ns (56.123%)  route 3.274ns (43.877%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          1.284     1.802    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.926 f  keypad_inst/Scanner/col_data_out_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.990     3.916    col_data_out_TRI[2]
    D10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546     7.462 r  col_data_out_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.462    col_data_out[2]
    D10                                                               r  col_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 4.272ns (57.563%)  route 3.149ns (42.437%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.868     1.386    keypad_inst/Scanner/Col__0[0]
    SLICE_X12Y88         LUT2 (Prop_lut2_I0_O)        0.124     1.510 f  keypad_inst/Scanner/col_data_out_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           2.281     3.791    col_data_out_TRI[3]
    D9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.630     7.421 r  col_data_out_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.421    col_data_out[3]
    D9                                                                r  col_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            key_read_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.625ns (21.972%)  route 5.771ns (78.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.830     7.396    lcd_inst_n_2
    SLICE_X14Y89         FDCE                                         f  key_read_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_State_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.625ns (21.972%)  route 5.771ns (78.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.830     7.396    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X14Y89         FDCE                                         f  keypad_inst/Scanner/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/KeyRdy_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.625ns (21.972%)  route 5.771ns (78.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.830     7.396    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X14Y89         FDCE                                         f  keypad_inst/Scanner/KeyRdy_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/LFSRReset_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.625ns (21.972%)  route 5.771ns (78.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.830     7.396    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X14Y89         FDCE                                         f  keypad_inst/Scanner/LFSRReset_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 1.625ns (22.372%)  route 5.639ns (77.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.698     7.264    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X12Y88         FDCE                                         f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 1.625ns (22.372%)  route 5.639ns (77.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.698     7.264    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X12Y88         FDCE                                         f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/waitbit_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 1.625ns (22.372%)  route 5.639ns (77.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.698     7.264    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X12Y88         FDCE                                         f  keypad_inst/Scanner/waitbit_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[4]/C
    SLICE_X12Y91         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[4]/Q
                         net (fo=2, routed)           0.134     0.282    keypad_inst/LFSR/LFSR[4]
    SLICE_X12Y91         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/Out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[1]/C
    SLICE_X13Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  keypad_inst/LFSR/LFSR_reg[1]/Q
                         net (fo=2, routed)           0.099     0.240    keypad_inst/LFSR/LFSR[1]
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  keypad_inst/LFSR/Out_i_1/O
                         net (fo=1, routed)           0.000     0.285    keypad_inst/LFSR/Out_i_1_n_0
    SLICE_X12Y91         FDCE                                         r  keypad_inst/LFSR/Out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[9]/C
    SLICE_X14Y91         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[9]/Q
                         net (fo=2, routed)           0.122     0.286    keypad_inst/LFSR/LFSR[9]
    SLICE_X15Y91         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/RowColVector_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fill_color_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDPE                         0.000     0.000 r  keypad_inst/Scanner/RowColVector_reg[0]/C
    SLICE_X14Y86         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/Scanner/RowColVector_reg[0]/Q
                         net (fo=4, routed)           0.082     0.246    keypad_inst/Scanner/RowColVector[0]
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  keypad_inst/Scanner/fill_color[4]_i_1/O
                         net (fo=1, routed)           0.000     0.291    keypad_inst_n_2
    SLICE_X15Y86         FDCE                                         r  fill_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/RowColVector_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fill_color_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDCE                         0.000     0.000 r  keypad_inst/Scanner/RowColVector_reg[1]/C
    SLICE_X14Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keypad_inst/Scanner/RowColVector_reg[1]/Q
                         net (fo=4, routed)           0.083     0.247    keypad_inst/Scanner/RowColVector[1]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  keypad_inst/Scanner/fill_color[15]_i_1/O
                         net (fo=1, routed)           0.000     0.292    keypad_inst_n_0
    SLICE_X15Y86         FDCE                                         r  fill_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.549%)  route 0.145ns (49.451%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[13]/C
    SLICE_X14Y91         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[13]/Q
                         net (fo=3, routed)           0.145     0.293    keypad_inst/LFSR/LFSR[13]
    SLICE_X14Y91         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/RowColVector_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fill_color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDCE                         0.000     0.000 r  keypad_inst/Scanner/RowColVector_reg[1]/C
    SLICE_X14Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keypad_inst/Scanner/RowColVector_reg[1]/Q
                         net (fo=4, routed)           0.084     0.248    keypad_inst/Scanner/RowColVector[1]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  keypad_inst/Scanner/fill_color[10]_i_1/O
                         net (fo=1, routed)           0.000     0.293    keypad_inst_n_1
    SLICE_X15Y86         FDPE                                         r  fill_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/Counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_State_reg[1]/C
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keypad_inst/Scanner/FSM_sequential_State_reg[1]/Q
                         net (fo=19, routed)          0.114     0.255    keypad_inst/Scanner/State__0[1]
    SLICE_X12Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  keypad_inst/Scanner/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.300    keypad_inst/Scanner/Counter[1]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  keypad_inst/Scanner/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[13]/C
    SLICE_X14Y91         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[13]/Q
                         net (fo=3, routed)           0.073     0.221    keypad_inst/LFSR/LFSR[13]
    SLICE_X14Y91         LUT2 (Prop_lut2_I1_O)        0.098     0.319 r  keypad_inst/LFSR/LFSR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    keypad_inst/LFSR/p_0_out[0]
    SLICE_X14Y91         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[1]/C
    SLICE_X13Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    keypad_inst/LFSR/LFSR[1]
    SLICE_X13Y91         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.134ns (49.221%)  route 4.265ns (50.779%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.474     3.474    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.124     3.598 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.792     6.389    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554     9.944 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.944    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.166ns (49.840%)  route 4.193ns (50.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.589     3.589    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.604     6.317    LCD_DATA_OBUF[15]
    C17                  OBUF (Prop_obuf_I_O)         3.586     9.903 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.903    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.130ns (50.082%)  route 4.117ns (49.918%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.181     3.181    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.936     6.241    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550     9.791 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.791    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.164ns (50.760%)  route 4.039ns (49.240%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.717     3.717    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124     3.841 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.323     6.163    LCD_DATA_OBUF[7]
    A17                  OBUF (Prop_obuf_I_O)         3.584     9.747 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.747    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.155ns (50.849%)  route 4.016ns (49.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.626     3.626    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.124     3.750 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.391     6.140    LCD_DATA_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         3.575     9.715 r  LCD_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.715    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.146ns (51.466%)  route 3.910ns (48.534%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.350     3.350    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I4_O)        0.124     3.474 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.559     6.034    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         3.566     9.599 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.599    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.163ns (52.355%)  route 3.789ns (47.645%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.646     3.646    lcd_inst/cmd_ndata_writer/LCD_DATA[0]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.143     5.913    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.583     9.496 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.496    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 4.227ns (53.182%)  route 3.722ns (46.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.546     1.546    lcd_clk
    SLICE_X10Y81         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  LCD_DATA_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          1.438     3.502    lcd_inst/cmd_ndata_writer/LCD_DATA[15]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.124     3.626 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.284     5.910    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.585     9.495 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.495    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 4.134ns (51.992%)  route 3.817ns (48.008%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.193     3.193    lcd_inst/cmd_ndata_writer/LCD_DATA[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.124     3.317 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.624     5.941    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554     9.495 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.495    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 4.166ns (52.717%)  route 3.736ns (47.283%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.544     1.544    lcd_inst/CLK
    SLICE_X9Y79          FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     2.000 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.446     3.446    lcd_inst/cmd_ndata_writer/LCD_DATA[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.291     5.860    LCD_DATA_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.586     9.446 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.446    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.415ns (77.935%)  route 0.400ns (22.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     0.585    lcd_inst/CLK
    SLICE_X3Y80          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  lcd_inst/LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.400     1.126    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     2.400 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     2.400    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.497ns (73.321%)  route 0.545ns (26.679%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.586     0.586    lcd_inst/cmd_writer/clk_out1
    SLICE_X7Y83          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           0.219     0.946    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_0[1]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.045     0.991 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.316    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     2.628 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.628    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.485ns (71.555%)  route 0.590ns (28.445%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.557     0.557    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y81         FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.114     0.834    lcd_inst/cmd_ndata_LCD_RS
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045     0.879 r  lcd_inst/LCD_RS_reg/O
                         net (fo=1, routed)           0.476     1.356    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     2.631 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     2.631    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.397ns (66.710%)  route 0.697ns (33.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     0.585    lcd_inst/CLK
    SLICE_X0Y80          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  lcd_inst/LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.697     1.423    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     2.678 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     2.678    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.499ns (70.515%)  route 0.627ns (29.485%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.586     0.586    lcd_inst/cmd_writer/clk_out1
    SLICE_X6Y83          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           0.221     0.971    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_0[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.016 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.422    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     2.712 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.712    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.470ns (69.009%)  route 0.660ns (30.991%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.586     0.586    lcd_inst/cmd_writer/clk_out1
    SLICE_X7Y83          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           0.110     0.837    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_0[0]
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.882 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.550     1.432    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.284     2.715 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.715    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.491ns (68.385%)  route 0.689ns (31.615%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.559     0.559    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y83         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.700 r  lcd_inst/cmd_data_writer/LCD_WR_reg/Q
                         net (fo=2, routed)           0.126     0.825    lcd_inst/cmd_data_LCD_WR
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.870 r  lcd_inst/LCD_WR_reg/O
                         net (fo=1, routed)           0.564     1.434    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     2.738 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     2.738    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.485ns (67.832%)  route 0.704ns (32.168%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.586     0.586    lcd_inst/cmd_writer/clk_out1
    SLICE_X6Y83          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  lcd_inst/cmd_writer/LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.192     0.942    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_0[4]
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.499    LCD_DATA_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         1.276     2.774 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.774    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.517ns (69.251%)  route 0.674ns (30.749%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.585     0.585    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X6Y82          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.148     0.733 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.125     0.858    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_1[6]
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.098     0.956 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.504    LCD_DATA_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         1.271     2.776 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.776    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.493ns (66.751%)  route 0.744ns (33.249%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.559     0.559    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y83         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.700 r  lcd_inst/cmd_data_writer/LCD_CS_reg/Q
                         net (fo=2, routed)           0.205     0.905    lcd_inst/cmd_data_LCD_CS
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.045     0.950 r  lcd_inst/LCD_CS_reg/O
                         net (fo=1, routed)           0.538     1.488    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     2.795 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.795    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    11.575    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.625ns (21.696%)  route 5.865ns (78.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.924     7.490    lcd_inst/reset_n
    SLICE_X2Y88          FDCE                                         f  lcd_inst/init_rom_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.506     1.506    lcd_inst/CLK
    SLICE_X2Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.625ns (21.696%)  route 5.865ns (78.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.924     7.490    lcd_inst/reset_n
    SLICE_X2Y88          FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.506     1.506    lcd_inst/CLK
    SLICE_X2Y88          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/LCD_CS_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.625ns (22.174%)  route 5.704ns (77.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.763     7.329    lcd_inst/cmd_data_writer/done_reg_1
    SLICE_X11Y83         FDPE                                         f  lcd_inst/cmd_data_writer/LCD_CS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.434     1.434    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y83         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_CS_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/LCD_WR_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.625ns (22.174%)  route 5.704ns (77.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.763     7.329    lcd_inst/cmd_data_writer/done_reg_1
    SLICE_X11Y83         FDPE                                         f  lcd_inst/cmd_data_writer/LCD_WR_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.434     1.434    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y83         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_WR_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/wr_substate_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.625ns (22.174%)  route 5.704ns (77.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.763     7.329    lcd_inst/cmd_data_writer/done_reg_1
    SLICE_X11Y83         FDCE                                         f  lcd_inst/cmd_data_writer/wr_substate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.434     1.434    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y83         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.625ns (22.537%)  route 5.586ns (77.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.645     7.211    lcd_inst/reset_n
    SLICE_X3Y86          FDCE                                         f  lcd_inst/init_rom_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.504     1.504    lcd_inst/CLK
    SLICE_X3Y86          FDCE                                         r  lcd_inst/init_rom_addr_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.625ns (22.537%)  route 5.586ns (77.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.645     7.211    lcd_inst/reset_n
    SLICE_X3Y86          FDCE                                         f  lcd_inst/init_rom_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.504     1.504    lcd_inst/CLK
    SLICE_X3Y86          FDCE                                         r  lcd_inst/init_rom_addr_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.625ns (22.537%)  route 5.586ns (77.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.645     7.211    lcd_inst/reset_n
    SLICE_X3Y86          FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.504     1.504    lcd_inst/CLK
    SLICE_X3Y86          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.625ns (22.718%)  route 5.528ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.587     7.153    lcd_inst/cmd_data_writer/done_reg_1
    SLICE_X10Y84         FDCE                                         f  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X10Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.625ns (22.718%)  route 5.528ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.941     3.442    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.566 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         3.587     7.153    lcd_inst/cmd_data_writer/done_reg_1
    SLICE_X11Y84         FDCE                                         f  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X11Y84         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fill_color_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.187ns (37.518%)  route 0.311ns (62.482%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDCE                         0.000     0.000 r  fill_color_reg[15]/C
    SLICE_X15Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[15]/Q
                         net (fo=3, routed)           0.311     0.452    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]_0
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.046     0.498 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[13]_i_1/O
                         net (fo=1, routed)           0.000     0.498    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[13]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.826     0.826    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/C

Slack:                    inf
  Source:                 fill_color_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.184ns (35.988%)  route 0.327ns (64.012%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDPE                         0.000     0.000 r  fill_color_reg[10]/C
    SLICE_X15Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[10]/Q
                         net (fo=3, routed)           0.327     0.468    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]_0
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.043     0.511 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[9]_i_1/O
                         net (fo=1, routed)           0.000     0.511    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.826     0.826    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/C

Slack:                    inf
  Source:                 fill_color_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.445%)  route 0.387ns (67.555%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDPE                         0.000     0.000 r  fill_color_reg[10]/C
    SLICE_X15Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[10]/Q
                         net (fo=3, routed)           0.387     0.528    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]_0
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.573 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1/O
                         net (fo=1, routed)           0.000     0.573    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.826     0.826    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/C

Slack:                    inf
  Source:                 fill_color_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.112%)  route 0.432ns (69.888%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDCE                         0.000     0.000 r  fill_color_reg[4]/C
    SLICE_X15Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[4]/Q
                         net (fo=2, routed)           0.432     0.573    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]_0
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.618 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     0.618    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[4]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.826     0.826    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/C

Slack:                    inf
  Source:                 fill_color_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.621%)  route 0.633ns (77.379%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDCE                         0.000     0.000 r  fill_color_reg[15]/C
    SLICE_X15Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[15]/Q
                         net (fo=3, routed)           0.390     0.531    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]_0
    SLICE_X14Y81         LUT2 (Prop_lut2_I1_O)        0.044     0.575 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[15]_i_2/O
                         net (fo=1, routed)           0.242     0.818    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[15]_i_2_n_0
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.826     0.826    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X10Y83         FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.314ns (23.029%)  route 1.049ns (76.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.792     1.061    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         0.257     1.362    lcd_inst/reset_n
    SLICE_X4Y80          FDCE                                         f  lcd_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     0.851    lcd_inst/CLK
    SLICE_X4Y80          FDCE                                         r  lcd_inst/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.314ns (23.029%)  route 1.049ns (76.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.792     1.061    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         0.257     1.362    lcd_inst/reset_n
    SLICE_X4Y80          FDCE                                         f  lcd_inst/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.851     0.851    lcd_inst/CLK
    SLICE_X4Y80          FDCE                                         r  lcd_inst/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/LCD_RESET_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.314ns (22.614%)  route 1.074ns (77.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.792     1.061    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         0.282     1.387    lcd_inst/reset_n
    SLICE_X3Y80          FDCE                                         f  lcd_inst/LCD_RESET_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     0.853    lcd_inst/CLK
    SLICE_X3Y80          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.314ns (22.614%)  route 1.074ns (77.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.792     1.061    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         0.282     1.387    lcd_inst/reset_n
    SLICE_X2Y80          FDCE                                         f  lcd_inst/delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     0.853    lcd_inst/CLK
    SLICE_X2Y80          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.314ns (22.614%)  route 1.074ns (77.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.792     1.061    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=217, routed)         0.282     1.387    lcd_inst/reset_n
    SLICE_X2Y80          FDCE                                         f  lcd_inst/delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.853     0.853    lcd_inst/CLK
    SLICE_X2Y80          FDCE                                         r  lcd_inst/delay_counter_reg[3]/C





