# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/Reti Logiche/tb_example23_agg.vhd" \

# Do not sort compile order
nosort
