#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002D0D20 .scope module, "Exemplo0046" "Exemplo0046" 2 23;
 .timescale 0 0;
v0091FDD8_0 .net "clock", 0 0, v0091FD80_0; 1 drivers
v00914648_0 .net "p1", 0 0, v009133F0_0; 1 drivers
S_0091FCF8 .scope module, "clk" "clock" 2 26, 3 1, S_002D0D20;
 .timescale 0 0;
v0091FD80_0 .var "clk", 0 0;
S_00913310 .scope module, "pls1" "pulse1" 2 30, 2 7, S_002D0D20;
 .timescale 0 0;
v00913398_0 .alias "clock", 0 0, v0091FDD8_0;
v009133F0_0 .var "signal", 0 0;
E_0091FA50 .event posedge, v00913398_0;
    .scope S_0091FCF8;
T_0 ;
    %set/v v0091FD80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0091FCF8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0091FD80_0, 1;
    %inv 8, 1;
    %set/v v0091FD80_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00913310;
T_2 ;
    %wait E_0091FA50;
    %set/v v009133F0_0, 1, 1;
    %delay 6, 0;
    %set/v v009133F0_0, 0, 1;
    %delay 6, 0;
    %set/v v009133F0_0, 1, 1;
    %delay 6, 0;
    %set/v v009133F0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002D0D20;
T_3 ;
    %vpi_call 2 34 "$display", "Exemplo0046 - Pedro Ballona - 427455";
    %vpi_call 2 35 "$dumpfile", "Exemplo046.vcd";
    %vpi_call 2 36 "$dumpvars", 2'sb01, v00914648_0, v0091FDD8_0;
    %delay 480, 0;
    %vpi_call 2 38 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\New Pedro\escola\puc cc\2o period - 2S2011\ARQ1 - Arquitetura de computadores\exercicios\guia6\Exemplo046.v";
    "./clock.v";
