#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Nov 20 17:25:01 2023
# Process ID: 1396
# Current directory: /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1
# Command line: vivado -log XDMA_AXI_BENES_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source XDMA_AXI_BENES_wrapper.tcl
# Log file: /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/XDMA_AXI_BENES_wrapper.vds
# Journal file: /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source XDMA_AXI_BENES_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/Real_prj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/hs/Desktop/Real_prj' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top XDMA_AXI_BENES_wrapper -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1962
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.316 ; gain = 175.715 ; free physical = 34087 ; free virtual = 54576
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_wrapper' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/hdl/XDMA_AXI_BENES_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:13]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_axi_lite_benes_0_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_axi_lite_benes_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_axi_lite_benes_0_0' (1#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_axi_lite_benes_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:124]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_ila_0_2' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_ila_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_ila_0_2' (2#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_ila_0_2_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:145]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_ila_0_3' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_ila_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_ila_0_3' (3#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_ila_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_util_ds_buf_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_util_ds_buf_0' (4#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_xdma_0_1' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_xdma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_xdma_0_1' (5#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_xdma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'XDMA_AXI_BENES_xdma_0_1' is unconnected for instance 'xdma_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'XDMA_AXI_BENES_xdma_0_1' has 56 connections declared, but only 50 given [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_xdma_0_axi_periph_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:310]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JYJXY2' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:610]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_auto_ds_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_auto_ds_0' (6#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'XDMA_AXI_BENES_auto_pc_0' [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_auto_pc_0' (7#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/.Xil/Vivado-1396-baldur/realtime/XDMA_AXI_BENES_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JYJXY2' (8#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:610]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_xdma_0_axi_periph_0' (9#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:310]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_lite_benes_0'. This will prevent further optimization [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xdma_0_axi_periph'. This will prevent further optimization [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:247]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:124]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xdma_0'. This will prevent further optimization [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:145]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES' (10#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/synth/XDMA_AXI_BENES.v:13]
INFO: [Synth 8-6155] done synthesizing module 'XDMA_AXI_BENES_wrapper' (11#1) [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/hdl/XDMA_AXI_BENES_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3264.223 ; gain = 223.621 ; free physical = 33921 ; free virtual = 54410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.035 ; gain = 242.434 ; free physical = 33919 ; free virtual = 54409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3283.035 ; gain = 242.434 ; free physical = 33919 ; free virtual = 54409
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.035 ; gain = 0.000 ; free physical = 34097 ; free virtual = 54586
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_axi_lite_benes_0_0/XDMA_AXI_BENES_axi_lite_benes_0_0/XDMA_AXI_BENES_axi_lite_benes_0_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/axi_lite_benes_0'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_axi_lite_benes_0_0/XDMA_AXI_BENES_axi_lite_benes_0_0/XDMA_AXI_BENES_axi_lite_benes_0_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/axi_lite_benes_0'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/util_ds_buf'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0/XDMA_AXI_BENES_auto_ds_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_pc_0/XDMA_AXI_BENES_auto_pc_0/XDMA_AXI_BENES_auto_pc_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_auto_pc_0/XDMA_AXI_BENES_auto_pc_0/XDMA_AXI_BENES_auto_pc_0_in_context.xdc] for cell 'XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/XDMA_AXI_BENES_ila_0_2/XDMA_AXI_BENES_ila_0_2_in_context.xdc] for cell 'XDMA_AXI_BENES_i/ila_0'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_2/XDMA_AXI_BENES_ila_0_2/XDMA_AXI_BENES_ila_0_2_in_context.xdc] for cell 'XDMA_AXI_BENES_i/ila_0'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/XDMA_AXI_BENES_ila_0_3/XDMA_AXI_BENES_ila_0_3_in_context.xdc] for cell 'XDMA_AXI_BENES_i/ila_1'
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_ila_0_3/XDMA_AXI_BENES_ila_0_3/XDMA_AXI_BENES_ila_0_3_in_context.xdc] for cell 'XDMA_AXI_BENES_i/ila_1'
Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3395.629 ; gain = 0.000 ; free physical = 34543 ; free virtual = 55032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3395.629 ; gain = 0.000 ; free physical = 34543 ; free virtual = 55032
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3395.629 ; gain = 355.027 ; free physical = 34647 ; free virtual = 55136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3395.629 ; gain = 355.027 ; free physical = 34647 ; free virtual = 55136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[0]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[1]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[2]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[3]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[4]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[5]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[6]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[7]. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1/XDMA_AXI_BENES_xdma_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  /home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.gen/sources_1/bd/XDMA_AXI_BENES/ip/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0/XDMA_AXI_BENES_util_ds_buf_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/axi_lite_benes_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/util_ds_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/xdma_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/xdma_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XDMA_AXI_BENES_i/ila_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3395.629 ; gain = 355.027 ; free physical = 34647 ; free virtual = 55136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3395.629 ; gain = 355.027 ; free physical = 34644 ; free virtual = 55135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3395.629 ; gain = 355.027 ; free physical = 34632 ; free virtual = 55126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3752.879 ; gain = 712.277 ; free physical = 34129 ; free virtual = 54622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3753.879 ; gain = 713.277 ; free physical = 34128 ; free virtual = 54621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3773.918 ; gain = 733.316 ; free physical = 34125 ; free virtual = 54618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34125 ; free virtual = 54618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34125 ; free virtual = 54618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34125 ; free virtual = 54618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34125 ; free virtual = 54618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34124 ; free virtual = 54617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34124 ; free virtual = 54617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |XDMA_AXI_BENES_auto_ds_0          |         1|
|2     |XDMA_AXI_BENES_auto_pc_0          |         1|
|3     |XDMA_AXI_BENES_axi_lite_benes_0_0 |         1|
|4     |XDMA_AXI_BENES_ila_0_2            |         1|
|5     |XDMA_AXI_BENES_ila_0_3            |         1|
|6     |XDMA_AXI_BENES_util_ds_buf_0      |         1|
|7     |XDMA_AXI_BENES_xdma_0_1           |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |XDMA_AXI_BENES_auto_ds          |     1|
|2     |XDMA_AXI_BENES_auto_pc          |     1|
|3     |XDMA_AXI_BENES_axi_lite_benes_0 |     1|
|4     |XDMA_AXI_BENES_ila_0            |     2|
|6     |XDMA_AXI_BENES_util_ds_buf      |     1|
|7     |XDMA_AXI_BENES_xdma_0           |     1|
|8     |IBUF                            |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.855 ; gain = 739.254 ; free physical = 34124 ; free virtual = 54617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3779.855 ; gain = 626.660 ; free physical = 34163 ; free virtual = 54656
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.863 ; gain = 739.254 ; free physical = 34163 ; free virtual = 54656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3787.793 ; gain = 0.000 ; free physical = 34249 ; free virtual = 54742
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.098 ; gain = 0.000 ; free physical = 34150 ; free virtual = 54643
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3846.098 ; gain = 1482.859 ; free physical = 34284 ; free virtual = 54777
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/Real_prj/XDMA_Block_diagram_PRJ/XDMA_Block_diagram_PRJ.runs/synth_1/XDMA_AXI_BENES_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XDMA_AXI_BENES_wrapper_utilization_synth.rpt -pb XDMA_AXI_BENES_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 17:25:41 2023...
