Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 22:24:18 2023
| Host         : LAPTOP-AH1MV0TF running 64-bit major release  (build 9200)
| Command      : report_methodology -file Stdp_methodology_drc_routed.rpt -pb Stdp_methodology_drc_routed.pb -rpx Stdp_methodology_drc_routed.rpx
| Design       : Stdp
| Device       : xc7a200tiffg1156-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 127
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 107        |
| TIMING-23 | Warning  | Combinational loop found      | 20         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on Input_Channel[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on Output_Channel[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on Reset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_1[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on Weight_Adress_2[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on Weight_Delta_Indicator relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[1]_i_1/I1 and Post_encoder/time_attach[1]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[2]_i_1__0/I2 and Post_encoder/time_attach[2]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[3]_i_1__0/I3 and Post_encoder/time_attach[3]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[4]_i_1__0/I4 and Post_encoder/time_attach[4]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[5]_i_1__0/I5 and Post_encoder/time_attach[5]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[6]_i_1/I1 and Post_encoder/time_attach[6]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[7]_i_1__0/I2 and Post_encoder/time_attach[7]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[8]_i_1__0/I3 and Post_encoder/time_attach[8]_i_1__0/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach[9]_i_2__0/I4 and Post_encoder/time_attach[9]_i_2__0/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Post_encoder/time_attach_reg[0]_i_1/I0 and Post_encoder/time_attach_reg[0]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#11 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[1]_i_1/I1 and Pre_encoder/time_attach[1]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#12 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[2]_i_1/I2 and Pre_encoder/time_attach[2]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#13 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[3]_i_1/I3 and Pre_encoder/time_attach[3]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#14 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[4]_i_1/I4 and Pre_encoder/time_attach[4]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#15 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[5]_i_1/I5 and Pre_encoder/time_attach[5]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#16 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[6]_i_1/I1 and Pre_encoder/time_attach[6]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#17 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[7]_i_1/I2 and Pre_encoder/time_attach[7]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#18 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[8]_i_1/I3 and Pre_encoder/time_attach[8]_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#19 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach[9]_i_2/I4 and Pre_encoder/time_attach[9]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#20 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Pre_encoder/time_attach_reg[0]_i_1/I0 and Pre_encoder/time_attach_reg[0]_i_1/O to disable the timing loop
Related violations: <none>


