// Seed: 2282874879
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  uwire id_3
);
  wire id_5;
  assign module_2.type_6 = 0;
  tri1 id_6 = 1'b0 + 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output logic id_2,
    output wand  id_3
);
  supply1 id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.type_9 = 0;
  always @(posedge (id_0) or posedge 1) begin : LABEL_0
    id_2 <= id_5 == (id_0);
  end
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    output logic id_2
    , id_5,
    input tri1 id_3
);
  always @(1) id_2 <= 1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3
  );
endmodule
