#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Jan 15 19:27:51 2017
# Process ID: 24079
# Current directory: /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1
# Command line: vivado -log LED_BUZZER_BD_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source LED_BUZZER_BD_wrapper.tcl -notrace
# Log file: /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper.vdi
# Journal file: /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source LED_BUZZER_BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_processing_system7_0_0/LED_BUZZER_BD_processing_system7_0_0.xdc] for cell 'LED_BUZZER_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_processing_system7_0_0/LED_BUZZER_BD_processing_system7_0_0.xdc] for cell 'LED_BUZZER_BD_i/processing_system7_0/inst'
Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_rst_ps7_0_50M_0/LED_BUZZER_BD_rst_ps7_0_50M_0_board.xdc] for cell 'LED_BUZZER_BD_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_rst_ps7_0_50M_0/LED_BUZZER_BD_rst_ps7_0_50M_0_board.xdc] for cell 'LED_BUZZER_BD_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_rst_ps7_0_50M_0/LED_BUZZER_BD_rst_ps7_0_50M_0.xdc] for cell 'LED_BUZZER_BD_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_BUZZER_BD/ip/LED_BUZZER_BD_rst_ps7_0_50M_0/LED_BUZZER_BD_rst_ps7_0_50M_0.xdc] for cell 'LED_BUZZER_BD_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/constraints/system.xdc]
Finished Parsing XDC File [/home/sorina/Desktop/Laboratory/hdl/synthesis/constraints/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.500 ; gain = 276.652 ; free physical = 6185 ; free virtual = 9602
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1305.508 ; gain = 21.008 ; free physical = 6176 ; free virtual = 9594
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15f244ddf

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1028f6cb9

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5797 ; free virtual = 9229

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant propagation | Checksum: 2cf094ac

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 409 unconnected nets.
INFO: [Opt 31-11] Eliminated 392 unconnected cells.
Phase 3 Sweep | Checksum: c3000e5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 146c08e66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229
Ending Logic Optimization Task | Checksum: 146c08e66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 146c08e66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.000 ; gain = 0.000 ; free physical = 5796 ; free virtual = 9229
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1720.000 ; gain = 435.500 ; free physical = 5796 ; free virtual = 9229
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1744.012 ; gain = 0.000 ; free physical = 5794 ; free virtual = 9229
INFO: [Common 17-1381] The checkpoint '/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1744.012 ; gain = 0.000 ; free physical = 5791 ; free virtual = 9227
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.012 ; gain = 0.000 ; free physical = 5790 ; free virtual = 9227

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 172a377cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.012 ; gain = 13.000 ; free physical = 5785 ; free virtual = 9226

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 139ab39e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5775 ; free virtual = 9220

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 139ab39e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5775 ; free virtual = 9220
Phase 1 Placer Initialization | Checksum: 139ab39e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5775 ; free virtual = 9220

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f1b2948b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9219

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f1b2948b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4cc8226

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9220

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142bb7f90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9220

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 142bb7f90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9220

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15094a5c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5773 ; free virtual = 9220

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1996bb929

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5772 ; free virtual = 9220

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11bc94e18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5772 ; free virtual = 9220

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11bc94e18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5772 ; free virtual = 9220
Phase 3 Detail Placement | Checksum: 11bc94e18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.648 ; gain = 21.637 ; free physical = 5772 ; free virtual = 9220

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.615. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13eb84359

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219
Phase 4.1 Post Commit Optimization | Checksum: 13eb84359

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13eb84359

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13eb84359

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15343f018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15343f018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219
Ending Placer Task | Checksum: 11dbe5e77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1766.652 ; gain = 22.641 ; free physical = 5771 ; free virtual = 9219
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1766.652 ; gain = 0.000 ; free physical = 5767 ; free virtual = 9219
INFO: [Common 17-1381] The checkpoint '/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1766.652 ; gain = 0.000 ; free physical = 5763 ; free virtual = 9212
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1766.652 ; gain = 0.000 ; free physical = 5762 ; free virtual = 9211
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1766.652 ; gain = 0.000 ; free physical = 5762 ; free virtual = 9211
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5a30cb31 ConstDB: 0 ShapeSum: c38d9346 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19fc9e501

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1815.652 ; gain = 49.000 ; free physical = 5693 ; free virtual = 9145

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19fc9e501

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1815.652 ; gain = 49.000 ; free physical = 5693 ; free virtual = 9145

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19fc9e501

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1815.652 ; gain = 49.000 ; free physical = 5685 ; free virtual = 9138

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19fc9e501

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1815.652 ; gain = 49.000 ; free physical = 5685 ; free virtual = 9138
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1df558084

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.640 | TNS=0.000  | WHS=-0.144 | THS=-14.100|

Phase 2 Router Initialization | Checksum: 2232aeb84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 211915d62

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1fe21dbe2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.406 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b47453de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17fa090ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.406 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 177fb7827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
Phase 4 Rip-up And Reroute | Checksum: 177fb7827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 177fb7827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 177fb7827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
Phase 5 Delay and Skew Optimization | Checksum: 177fb7827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 154adfbd7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.521 | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11d46cc2b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
Phase 6 Post Hold Fix | Checksum: 11d46cc2b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.395552 %
  Global Horizontal Routing Utilization  = 0.670956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ef7c73c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ef7c73c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11aace3e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.521 | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11aace3e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5676 ; free virtual = 9129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1816.652 ; gain = 50.000 ; free physical = 5675 ; free virtual = 9129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1828.832 ; gain = 62.180 ; free physical = 5675 ; free virtual = 9129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1828.832 ; gain = 0.000 ; free physical = 5670 ; free virtual = 9128
INFO: [Common 17-1381] The checkpoint '/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_BUZZER_BD_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file LED_BUZZER_BD_wrapper_power_routed.rpt -pb LED_BUZZER_BD_wrapper_power_summary_routed.pb -rpx LED_BUZZER_BD_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile LED_BUZZER_BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./LED_BUZZER_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sorina/Desktop/Laboratory/hdl/synthesis/vivado_project/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jan 15 19:29:42 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.652 ; gain = 313.914 ; free physical = 5324 ; free virtual = 8789
INFO: [Common 17-206] Exiting Vivado at Sun Jan 15 19:29:42 2017...
