
t_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c80  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08003e20  08003e20  00013e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004040  08004040  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004040  08004040  00014040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004048  08004048  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004048  08004048  00014048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800404c  0800404c  0001404c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  20000070  080040c0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080040c0  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009986  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ccc  00000000  00000000  00029a26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0002b6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000698  00000000  00000000  0002be78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000155f0  00000000  00000000  0002c510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008755  00000000  00000000  00041b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085496  00000000  00000000  0004a255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf6eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002518  00000000  00000000  000cf740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003e08 	.word	0x08003e08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003e08 	.word	0x08003e08

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058c:	f000 faa8 	bl	8000ae0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000590:	f000 f80c 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000594:	f000 f8c8 	bl	8000728 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000598:	f000 f89c 	bl	80006d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800059c:	f000 f870 	bl	8000680 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 80005a0:	f001 feca 	bl	8002338 <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_loop();
 80005a4:	f001 fee0 	bl	8002368 <app_loop>
 80005a8:	e7fc      	b.n	80005a4 <main+0x1c>
	...

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	; 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	2230      	movs	r2, #48	; 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f002 fae4 	bl	8002b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	4b28      	ldr	r3, [pc, #160]	; (8000678 <SystemClock_Config+0xcc>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d8:	4a27      	ldr	r2, [pc, #156]	; (8000678 <SystemClock_Config+0xcc>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	; 0x40
 80005e0:	4b25      	ldr	r3, [pc, #148]	; (8000678 <SystemClock_Config+0xcc>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	4b22      	ldr	r3, [pc, #136]	; (800067c <SystemClock_Config+0xd0>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005f8:	4a20      	ldr	r2, [pc, #128]	; (800067c <SystemClock_Config+0xd0>)
 80005fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005fe:	6013      	str	r3, [r2, #0]
 8000600:	4b1e      	ldr	r3, [pc, #120]	; (800067c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800060c:	2301      	movs	r3, #1
 800060e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000610:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000614:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000616:	2302      	movs	r3, #2
 8000618:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800061a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800061e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000620:	2319      	movs	r3, #25
 8000622:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000624:	23a8      	movs	r3, #168	; 0xa8
 8000626:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000628:	2302      	movs	r3, #2
 800062a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000630:	f107 0320 	add.w	r3, r7, #32
 8000634:	4618      	mov	r0, r3
 8000636:	f000 fe29 	bl	800128c <HAL_RCC_OscConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000640:	f000 f8dc 	bl	80007fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000644:	230f      	movs	r3, #15
 8000646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000648:	2302      	movs	r3, #2
 800064a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000650:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800065a:	f107 030c 	add.w	r3, r7, #12
 800065e:	2102      	movs	r1, #2
 8000660:	4618      	mov	r0, r3
 8000662:	f001 f883 	bl	800176c <HAL_RCC_ClockConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800066c:	f000 f8c6 	bl	80007fc <Error_Handler>
  }
}
 8000670:	bf00      	nop
 8000672:	3750      	adds	r7, #80	; 0x50
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40023800 	.word	0x40023800
 800067c:	40007000 	.word	0x40007000

08000680 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 8000686:	4a12      	ldr	r2, [pc, #72]	; (80006d0 <MX_USART1_UART_Init+0x50>)
 8000688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 800068c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <MX_USART1_UART_Init+0x4c>)
 80006b8:	f001 fa28 	bl	8001b0c <HAL_UART_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006c2:	f000 f89b 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200001c0 	.word	0x200001c0
 80006d0:	40011000 	.word	0x40011000

080006d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	; (8000724 <MX_USART2_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006de:	4b10      	ldr	r3, [pc, #64]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80006e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <MX_USART2_UART_Init+0x4c>)
 800070c:	f001 f9fe 	bl	8001b0c <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f000 f871 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000200 	.word	0x20000200
 8000724:	40004400 	.word	0x40004400

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	4b2a      	ldr	r3, [pc, #168]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a29      	ldr	r2, [pc, #164]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b27      	ldr	r3, [pc, #156]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	4b23      	ldr	r3, [pc, #140]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a22      	ldr	r2, [pc, #136]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b20      	ldr	r3, [pc, #128]	; (80007ec <MX_GPIO_Init+0xc4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <MX_GPIO_Init+0xc4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a1b      	ldr	r2, [pc, #108]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b19      	ldr	r3, [pc, #100]	; (80007ec <MX_GPIO_Init+0xc4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000798:	4815      	ldr	r0, [pc, #84]	; (80007f0 <MX_GPIO_Init+0xc8>)
 800079a:	f000 fd2b 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 800079e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a4:	2301      	movs	r3, #1
 80007a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	4619      	mov	r1, r3
 80007b6:	480e      	ldr	r0, [pc, #56]	; (80007f0 <MX_GPIO_Init+0xc8>)
 80007b8:	f000 fb98 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_SW_Pin */
  GPIO_InitStruct.Pin = USER_SW_Pin;
 80007bc:	2301      	movs	r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_GPIO_Init+0xcc>)
 80007c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_SW_GPIO_Port, &GPIO_InitStruct);
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	4619      	mov	r1, r3
 80007ce:	480a      	ldr	r0, [pc, #40]	; (80007f8 <MX_GPIO_Init+0xd0>)
 80007d0:	f000 fb8c 	bl	8000eec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2105      	movs	r1, #5
 80007d8:	2006      	movs	r0, #6
 80007da:	f000 fb34 	bl	8000e46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007de:	2006      	movs	r0, #6
 80007e0:	f000 fb4d 	bl	8000e7e <HAL_NVIC_EnableIRQ>

}
 80007e4:	bf00      	nop
 80007e6:	3720      	adds	r7, #32
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020800 	.word	0x40020800
 80007f4:	10210000 	.word	0x10210000
 80007f8:	40020000 	.word	0x40020000

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	e7fe      	b.n	8000804 <Error_Handler+0x8>
	...

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b10      	ldr	r3, [pc, #64]	; (8000854 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <HAL_MspInit+0x4c>)
 8000818:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800081c:	6453      	str	r3, [r2, #68]	; 0x44
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <HAL_MspInit+0x4c>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	; 0x40
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	; 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a3a      	ldr	r2, [pc, #232]	; (8000960 <HAL_UART_MspInit+0x108>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d135      	bne.n	80008e6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	61bb      	str	r3, [r7, #24]
 800087e:	4b39      	ldr	r3, [pc, #228]	; (8000964 <HAL_UART_MspInit+0x10c>)
 8000880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000882:	4a38      	ldr	r2, [pc, #224]	; (8000964 <HAL_UART_MspInit+0x10c>)
 8000884:	f043 0310 	orr.w	r3, r3, #16
 8000888:	6453      	str	r3, [r2, #68]	; 0x44
 800088a:	4b36      	ldr	r3, [pc, #216]	; (8000964 <HAL_UART_MspInit+0x10c>)
 800088c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088e:	f003 0310 	and.w	r3, r3, #16
 8000892:	61bb      	str	r3, [r7, #24]
 8000894:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	4b32      	ldr	r3, [pc, #200]	; (8000964 <HAL_UART_MspInit+0x10c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a31      	ldr	r2, [pc, #196]	; (8000964 <HAL_UART_MspInit+0x10c>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b2f      	ldr	r3, [pc, #188]	; (8000964 <HAL_UART_MspInit+0x10c>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	617b      	str	r3, [r7, #20]
 80008b0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008b2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b8:	2302      	movs	r3, #2
 80008ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c0:	2303      	movs	r3, #3
 80008c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008c4:	2307      	movs	r3, #7
 80008c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	4826      	ldr	r0, [pc, #152]	; (8000968 <HAL_UART_MspInit+0x110>)
 80008d0:	f000 fb0c 	bl	8000eec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2103      	movs	r1, #3
 80008d8:	2025      	movs	r0, #37	; 0x25
 80008da:	f000 fab4 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008de:	2025      	movs	r0, #37	; 0x25
 80008e0:	f000 facd 	bl	8000e7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008e4:	e038      	b.n	8000958 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a20      	ldr	r2, [pc, #128]	; (800096c <HAL_UART_MspInit+0x114>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d133      	bne.n	8000958 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <HAL_UART_MspInit+0x10c>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	4a1a      	ldr	r2, [pc, #104]	; (8000964 <HAL_UART_MspInit+0x10c>)
 80008fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000900:	4b18      	ldr	r3, [pc, #96]	; (8000964 <HAL_UART_MspInit+0x10c>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090c:	2300      	movs	r3, #0
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	4b14      	ldr	r3, [pc, #80]	; (8000964 <HAL_UART_MspInit+0x10c>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	4a13      	ldr	r2, [pc, #76]	; (8000964 <HAL_UART_MspInit+0x10c>)
 8000916:	f043 0301 	orr.w	r3, r3, #1
 800091a:	6313      	str	r3, [r2, #48]	; 0x30
 800091c:	4b11      	ldr	r3, [pc, #68]	; (8000964 <HAL_UART_MspInit+0x10c>)
 800091e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000928:	230c      	movs	r3, #12
 800092a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092c:	2302      	movs	r3, #2
 800092e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000934:	2303      	movs	r3, #3
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000938:	2307      	movs	r3, #7
 800093a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093c:	f107 031c 	add.w	r3, r7, #28
 8000940:	4619      	mov	r1, r3
 8000942:	4809      	ldr	r0, [pc, #36]	; (8000968 <HAL_UART_MspInit+0x110>)
 8000944:	f000 fad2 	bl	8000eec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000948:	2200      	movs	r2, #0
 800094a:	2102      	movs	r1, #2
 800094c:	2026      	movs	r0, #38	; 0x26
 800094e:	f000 fa7a 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000952:	2026      	movs	r0, #38	; 0x26
 8000954:	f000 fa93 	bl	8000e7e <HAL_NVIC_EnableIRQ>
}
 8000958:	bf00      	nop
 800095a:	3730      	adds	r7, #48	; 0x30
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	40011000 	.word	0x40011000
 8000964:	40023800 	.word	0x40023800
 8000968:	40020000 	.word	0x40020000
 800096c:	40004400 	.word	0x40004400

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000974:	e7fe      	b.n	8000974 <NMI_Handler+0x4>

08000976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097a:	e7fe      	b.n	800097a <HardFault_Handler+0x4>

0800097c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <MemManage_Handler+0x4>

08000982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <UsageFault_Handler+0x4>

0800098e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009bc:	f000 f8e2 	bl	8000b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  app_tick_1ms();
 80009c0:	f001 fcac 	bl	800231c <app_tick_1ms>
  shell_tick_1ms();
 80009c4:	f001 feba 	bl	800273c <shell_tick_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}

080009cc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80009d0:	2001      	movs	r0, #1
 80009d2:	f000 fc43 	bl	800125c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}

080009da <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
#if 1
  extern void shell_uart_interrupt(void);
  shell_uart_interrupt();
 80009de:	f002 f835 	bl	8002a4c <shell_uart_interrupt>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */
#endif
  /* USER CODE END USART1_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
#if 1
  extern void hw_uart2_interrupt(void);
  hw_uart2_interrupt();
 80009ea:	f001 fe41 	bl	8002670 <hw_uart2_interrupt>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif
  /* USER CODE END USART2_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009fc:	4a14      	ldr	r2, [pc, #80]	; (8000a50 <_sbrk+0x5c>)
 80009fe:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <_sbrk+0x60>)
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a08:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d102      	bne.n	8000a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a10:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <_sbrk+0x64>)
 8000a12:	4a12      	ldr	r2, [pc, #72]	; (8000a5c <_sbrk+0x68>)
 8000a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <_sbrk+0x64>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d207      	bcs.n	8000a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a24:	f002 f886 	bl	8002b34 <__errno>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	e009      	b.n	8000a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <_sbrk+0x64>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a3a:	4b07      	ldr	r3, [pc, #28]	; (8000a58 <_sbrk+0x64>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4413      	add	r3, r2
 8000a42:	4a05      	ldr	r2, [pc, #20]	; (8000a58 <_sbrk+0x64>)
 8000a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a46:	68fb      	ldr	r3, [r7, #12]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20010000 	.word	0x20010000
 8000a54:	00000400 	.word	0x00000400
 8000a58:	2000008c 	.word	0x2000008c
 8000a5c:	20000258 	.word	0x20000258

08000a60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <SystemInit+0x28>)
 8000a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a6a:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <SystemInit+0x28>)
 8000a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a74:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <SystemInit+0x28>)
 8000a76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a7a:	609a      	str	r2, [r3, #8]
#endif
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ac4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a92:	e003      	b.n	8000a9c <LoopCopyDataInit>

08000a94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a9a:	3104      	adds	r1, #4

08000a9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a9c:	480b      	ldr	r0, [pc, #44]	; (8000acc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000aa0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000aa2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000aa4:	d3f6      	bcc.n	8000a94 <CopyDataInit>
  ldr  r2, =_sbss
 8000aa6:	4a0b      	ldr	r2, [pc, #44]	; (8000ad4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000aa8:	e002      	b.n	8000ab0 <LoopFillZerobss>

08000aaa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000aaa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000aac:	f842 3b04 	str.w	r3, [r2], #4

08000ab0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000ab0:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ab2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ab4:	d3f9      	bcc.n	8000aaa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ab6:	f7ff ffd3 	bl	8000a60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aba:	f002 f841 	bl	8002b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000abe:	f7ff fd63 	bl	8000588 <main>
  bx  lr    
 8000ac2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ac4:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8000ac8:	08004050 	.word	0x08004050
  ldr  r0, =_sdata
 8000acc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ad0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000ad4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000ad8:	20000254 	.word	0x20000254

08000adc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000adc:	e7fe      	b.n	8000adc <ADC_IRQHandler>
	...

08000ae0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ae4:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <HAL_Init+0x40>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <HAL_Init+0x40>)
 8000aea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000aee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000af0:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <HAL_Init+0x40>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <HAL_Init+0x40>)
 8000af6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000afa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_Init+0x40>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <HAL_Init+0x40>)
 8000b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f000 f991 	bl	8000e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 f808 	bl	8000b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b14:	f7ff fe78 	bl	8000808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40023c00 	.word	0x40023c00

08000b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b2c:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_InitTick+0x54>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <HAL_InitTick+0x58>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 f9b7 	bl	8000eb6 <HAL_SYSTICK_Config>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e00e      	b.n	8000b70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b0f      	cmp	r3, #15
 8000b56:	d80a      	bhi.n	8000b6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	6879      	ldr	r1, [r7, #4]
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	f000 f971 	bl	8000e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b64:	4a06      	ldr	r2, [pc, #24]	; (8000b80 <HAL_InitTick+0x5c>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e000      	b.n	8000b70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	20000008 	.word	0x20000008
 8000b80:	20000004 	.word	0x20000004

08000b84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <HAL_IncTick+0x24>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4413      	add	r3, r2
 8000b94:	4a04      	ldr	r2, [pc, #16]	; (8000ba8 <HAL_IncTick+0x24>)
 8000b96:	6013      	str	r3, [r2, #0]
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	20000240 	.word	0x20000240

08000bac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb0:	4b03      	ldr	r3, [pc, #12]	; (8000bc0 <HAL_GetTick+0x14>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	20000240 	.word	0x20000240

08000bc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bcc:	f7ff ffee 	bl	8000bac <HAL_GetTick>
 8000bd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bdc:	d005      	beq.n	8000bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <HAL_Delay+0x44>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	461a      	mov	r2, r3
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4413      	add	r3, r2
 8000be8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bea:	bf00      	nop
 8000bec:	f7ff ffde 	bl	8000bac <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d8f7      	bhi.n	8000bec <HAL_Delay+0x28>
  {
  }
}
 8000bfc:	bf00      	nop
 8000bfe:	bf00      	nop
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000008 	.word	0x20000008

08000c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f003 0307 	and.w	r3, r3, #7
 8000c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3e:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	60d3      	str	r3, [r2, #12]
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <__NVIC_GetPriorityGrouping+0x18>)
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	0a1b      	lsrs	r3, r3, #8
 8000c5e:	f003 0307 	and.w	r3, r3, #7
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	db0b      	blt.n	8000c9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	f003 021f 	and.w	r2, r3, #31
 8000c88:	4907      	ldr	r1, [pc, #28]	; (8000ca8 <__NVIC_EnableIRQ+0x38>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	095b      	lsrs	r3, r3, #5
 8000c90:	2001      	movs	r0, #1
 8000c92:	fa00 f202 	lsl.w	r2, r0, r2
 8000c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	e000e100 	.word	0xe000e100

08000cac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db12      	blt.n	8000ce4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f003 021f 	and.w	r2, r3, #31
 8000cc4:	490a      	ldr	r1, [pc, #40]	; (8000cf0 <__NVIC_DisableIRQ+0x44>)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	095b      	lsrs	r3, r3, #5
 8000ccc:	2001      	movs	r0, #1
 8000cce:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd2:	3320      	adds	r3, #32
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000cd8:	f3bf 8f4f 	dsb	sy
}
 8000cdc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000cde:	f3bf 8f6f 	isb	sy
}
 8000ce2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000e100 	.word	0xe000e100

08000cf4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0c      	blt.n	8000d20 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	; (8000d2c <__NVIC_ClearPendingIRQ+0x38>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	3360      	adds	r3, #96	; 0x60
 8000d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db0a      	blt.n	8000d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	; (8000d7c <__NVIC_SetPriority+0x4c>)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d58:	e00a      	b.n	8000d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	4908      	ldr	r1, [pc, #32]	; (8000d80 <__NVIC_SetPriority+0x50>)
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	3b04      	subs	r3, #4
 8000d68:	0112      	lsls	r2, r2, #4
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	761a      	strb	r2, [r3, #24]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	; 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
         );
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	; 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dfc:	d301      	bcc.n	8000e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00f      	b.n	8000e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e02:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <SysTick_Config+0x40>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0a:	210f      	movs	r1, #15
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e10:	f7ff ff8e 	bl	8000d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <SysTick_Config+0x40>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1a:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <SysTick_Config+0x40>)
 8000e1c:	2207      	movs	r2, #7
 8000e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010

08000e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff fee7 	bl	8000c0c <__NVIC_SetPriorityGrouping>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e58:	f7ff fefc 	bl	8000c54 <__NVIC_GetPriorityGrouping>
 8000e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	68b9      	ldr	r1, [r7, #8]
 8000e62:	6978      	ldr	r0, [r7, #20]
 8000e64:	f7ff ff8e 	bl	8000d84 <NVIC_EncodePriority>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6e:	4611      	mov	r1, r2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ff5d 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e76:	bf00      	nop
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff feef 	bl	8000c70 <__NVIC_EnableIRQ>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff feff 	bl	8000cac <__NVIC_DisableIRQ>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ff94 	bl	8000dec <SysTick_Config>
 8000ec4:	4603      	mov	r3, r0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8000ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff09 	bl	8000cf4 <__NVIC_ClearPendingIRQ>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	; 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	e159      	b.n	80011bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	f040 8148 	bne.w	80011b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d00b      	beq.n	8000f46 <HAL_GPIO_Init+0x5a>
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d007      	beq.n	8000f46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f3a:	2b11      	cmp	r3, #17
 8000f3c:	d003      	beq.n	8000f46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	2b12      	cmp	r3, #18
 8000f44:	d130      	bne.n	8000fa8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	2203      	movs	r2, #3
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	091b      	lsrs	r3, r3, #4
 8000f92:	f003 0201 	and.w	r2, r3, #1
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	2203      	movs	r2, #3
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d003      	beq.n	8000fe8 <HAL_GPIO_Init+0xfc>
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b12      	cmp	r3, #18
 8000fe6:	d123      	bne.n	8001030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	08da      	lsrs	r2, r3, #3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3208      	adds	r2, #8
 8000ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	220f      	movs	r2, #15
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	691a      	ldr	r2, [r3, #16]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	69b9      	ldr	r1, [r7, #24]
 800102c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0203 	and.w	r2, r3, #3
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 80a2 	beq.w	80011b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b57      	ldr	r3, [pc, #348]	; (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a56      	ldr	r2, [pc, #344]	; (80011d4 <HAL_GPIO_Init+0x2e8>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b54      	ldr	r3, [pc, #336]	; (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108e:	4a52      	ldr	r2, [pc, #328]	; (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a49      	ldr	r2, [pc, #292]	; (80011dc <HAL_GPIO_Init+0x2f0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d019      	beq.n	80010ee <HAL_GPIO_Init+0x202>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a48      	ldr	r2, [pc, #288]	; (80011e0 <HAL_GPIO_Init+0x2f4>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0x1fe>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a47      	ldr	r2, [pc, #284]	; (80011e4 <HAL_GPIO_Init+0x2f8>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d00d      	beq.n	80010e6 <HAL_GPIO_Init+0x1fa>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a46      	ldr	r2, [pc, #280]	; (80011e8 <HAL_GPIO_Init+0x2fc>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x1f6>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a45      	ldr	r2, [pc, #276]	; (80011ec <HAL_GPIO_Init+0x300>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_GPIO_Init+0x1f2>
 80010da:	2304      	movs	r3, #4
 80010dc:	e008      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010de:	2307      	movs	r3, #7
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e2:	2303      	movs	r3, #3
 80010e4:	e004      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ee:	2300      	movs	r3, #0
 80010f0:	69fa      	ldr	r2, [r7, #28]
 80010f2:	f002 0203 	and.w	r2, r2, #3
 80010f6:	0092      	lsls	r2, r2, #2
 80010f8:	4093      	lsls	r3, r2
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001100:	4935      	ldr	r1, [pc, #212]	; (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3302      	adds	r3, #2
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <HAL_GPIO_Init+0x304>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001132:	4a2f      	ldr	r2, [pc, #188]	; (80011f0 <HAL_GPIO_Init+0x304>)
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001138:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <HAL_GPIO_Init+0x304>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800115c:	4a24      	ldr	r2, [pc, #144]	; (80011f0 <HAL_GPIO_Init+0x304>)
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <HAL_GPIO_Init+0x304>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001186:	4a1a      	ldr	r2, [pc, #104]	; (80011f0 <HAL_GPIO_Init+0x304>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800118c:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <HAL_GPIO_Init+0x304>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b0:	4a0f      	ldr	r2, [pc, #60]	; (80011f0 <HAL_GPIO_Init+0x304>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	3301      	adds	r3, #1
 80011ba:	61fb      	str	r3, [r7, #28]
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	2b0f      	cmp	r3, #15
 80011c0:	f67f aea2 	bls.w	8000f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3724      	adds	r7, #36	; 0x24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40013800 	.word	0x40013800
 80011dc:	40020000 	.word	0x40020000
 80011e0:	40020400 	.word	0x40020400
 80011e4:	40020800 	.word	0x40020800
 80011e8:	40020c00 	.word	0x40020c00
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40013c00 	.word	0x40013c00

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001210:	e003      	b.n	800121a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001212:	887b      	ldrh	r3, [r7, #2]
 8001214:	041a      	lsls	r2, r3, #16
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	619a      	str	r2, [r3, #24]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695a      	ldr	r2, [r3, #20]
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	401a      	ands	r2, r3
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	429a      	cmp	r2, r3
 800123e:	d104      	bne.n	800124a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	041a      	lsls	r2, r3, #16
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001248:	e002      	b.n	8001250 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001268:	695a      	ldr	r2, [r3, #20]
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	4013      	ands	r3, r2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d006      	beq.n	8001280 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001272:	4a05      	ldr	r2, [pc, #20]	; (8001288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001274:	88fb      	ldrh	r3, [r7, #6]
 8001276:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	4618      	mov	r0, r3
 800127c:	f001 f991 	bl	80025a2 <HAL_GPIO_EXTI_Callback>
  }
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40013c00 	.word	0x40013c00

0800128c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e25b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d075      	beq.n	8001396 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012aa:	4ba3      	ldr	r3, [pc, #652]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d00c      	beq.n	80012d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b6:	4ba0      	ldr	r3, [pc, #640]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012be:	2b08      	cmp	r3, #8
 80012c0:	d112      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c2:	4b9d      	ldr	r3, [pc, #628]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ce:	d10b      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d0:	4b99      	ldr	r3, [pc, #612]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d05b      	beq.n	8001394 <HAL_RCC_OscConfig+0x108>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d157      	bne.n	8001394 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e236      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f0:	d106      	bne.n	8001300 <HAL_RCC_OscConfig+0x74>
 80012f2:	4b91      	ldr	r3, [pc, #580]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a90      	ldr	r2, [pc, #576]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e01d      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0x98>
 800130a:	4b8b      	ldr	r3, [pc, #556]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a8a      	ldr	r2, [pc, #552]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b88      	ldr	r3, [pc, #544]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a87      	ldr	r2, [pc, #540]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e00b      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a83      	ldr	r2, [pc, #524]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800132a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b81      	ldr	r3, [pc, #516]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a80      	ldr	r2, [pc, #512]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d013      	beq.n	800136c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fc32 	bl	8000bac <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134c:	f7ff fc2e 	bl	8000bac <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b64      	cmp	r3, #100	; 0x64
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e1fb      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b76      	ldr	r3, [pc, #472]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0xc0>
 800136a:	e014      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fc1e 	bl	8000bac <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fc1a 	bl	8000bac <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b64      	cmp	r3, #100	; 0x64
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e1e7      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	4b6c      	ldr	r3, [pc, #432]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0xe8>
 8001392:	e000      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d063      	beq.n	800146a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013a2:	4b65      	ldr	r3, [pc, #404]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00b      	beq.n	80013c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ae:	4b62      	ldr	r3, [pc, #392]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d11c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ba:	4b5f      	ldr	r3, [pc, #380]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d116      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c6:	4b5c      	ldr	r3, [pc, #368]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d001      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e1bb      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4952      	ldr	r1, [pc, #328]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f2:	e03a      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d020      	beq.n	800143e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013fc:	4b4f      	ldr	r3, [pc, #316]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001402:	f7ff fbd3 	bl	8000bac <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140a:	f7ff fbcf 	bl	8000bac <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e19c      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	4b46      	ldr	r3, [pc, #280]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	4940      	ldr	r1, [pc, #256]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	4313      	orrs	r3, r2
 800143a:	600b      	str	r3, [r1, #0]
 800143c:	e015      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fbb2 	bl	8000bac <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff fbae 	bl	8000bac <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e17b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f0      	bne.n	800144c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d030      	beq.n	80014d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d016      	beq.n	80014ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147e:	4b30      	ldr	r3, [pc, #192]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001484:	f7ff fb92 	bl	8000bac <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff fb8e 	bl	8000bac <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e15b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0x200>
 80014aa:	e015      	b.n	80014d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b2:	f7ff fb7b 	bl	8000bac <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ba:	f7ff fb77 	bl	8000bac <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e144      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a0 	beq.w	8001626 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10f      	bne.n	8001516 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001504:	6413      	str	r3, [r2, #64]	; 0x40
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001512:	2301      	movs	r3, #1
 8001514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800151e:	2b00      	cmp	r3, #0
 8001520:	d121      	bne.n	8001566 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152e:	f7ff fb3d 	bl	8000bac <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001534:	e011      	b.n	800155a <HAL_RCC_OscConfig+0x2ce>
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	42470000 	.word	0x42470000
 8001540:	42470e80 	.word	0x42470e80
 8001544:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001548:	f7ff fb30 	bl	8000bac <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e0fd      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b81      	ldr	r3, [pc, #516]	; (8001760 <HAL_RCC_OscConfig+0x4d4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d106      	bne.n	800157c <HAL_RCC_OscConfig+0x2f0>
 800156e:	4b7d      	ldr	r3, [pc, #500]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	4a7c      	ldr	r2, [pc, #496]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6713      	str	r3, [r2, #112]	; 0x70
 800157a:	e01c      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b05      	cmp	r3, #5
 8001582:	d10c      	bne.n	800159e <HAL_RCC_OscConfig+0x312>
 8001584:	4b77      	ldr	r3, [pc, #476]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001588:	4a76      	ldr	r2, [pc, #472]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800158a:	f043 0304 	orr.w	r3, r3, #4
 800158e:	6713      	str	r3, [r2, #112]	; 0x70
 8001590:	4b74      	ldr	r3, [pc, #464]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001594:	4a73      	ldr	r2, [pc, #460]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6713      	str	r3, [r2, #112]	; 0x70
 800159c:	e00b      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800159e:	4b71      	ldr	r3, [pc, #452]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	4a70      	ldr	r2, [pc, #448]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	6713      	str	r3, [r2, #112]	; 0x70
 80015aa:	4b6e      	ldr	r3, [pc, #440]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	4a6d      	ldr	r2, [pc, #436]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015b0:	f023 0304 	bic.w	r3, r3, #4
 80015b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d015      	beq.n	80015ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015be:	f7ff faf5 	bl	8000bac <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c4:	e00a      	b.n	80015dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c6:	f7ff faf1 	bl	8000bac <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e0bc      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015dc:	4b61      	ldr	r3, [pc, #388]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0ee      	beq.n	80015c6 <HAL_RCC_OscConfig+0x33a>
 80015e8:	e014      	b.n	8001614 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fadf 	bl	8000bac <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f0:	e00a      	b.n	8001608 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f2:	f7ff fadb 	bl	8000bac <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001600:	4293      	cmp	r3, r2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e0a6      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001608:	4b56      	ldr	r3, [pc, #344]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1ee      	bne.n	80015f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001614:	7dfb      	ldrb	r3, [r7, #23]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d105      	bne.n	8001626 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800161a:	4b52      	ldr	r3, [pc, #328]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a51      	ldr	r2, [pc, #324]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8092 	beq.w	8001754 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001630:	4b4c      	ldr	r3, [pc, #304]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b08      	cmp	r3, #8
 800163a:	d05c      	beq.n	80016f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d141      	bne.n	80016c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001644:	4b48      	ldr	r3, [pc, #288]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff faaf 	bl	8000bac <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7ff faab 	bl	8000bac <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e078      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001664:	4b3f      	ldr	r3, [pc, #252]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f0      	bne.n	8001652 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69da      	ldr	r2, [r3, #28]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	019b      	lsls	r3, r3, #6
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001686:	085b      	lsrs	r3, r3, #1
 8001688:	3b01      	subs	r3, #1
 800168a:	041b      	lsls	r3, r3, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001692:	061b      	lsls	r3, r3, #24
 8001694:	4933      	ldr	r1, [pc, #204]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001696:	4313      	orrs	r3, r2
 8001698:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800169a:	4b33      	ldr	r3, [pc, #204]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fa84 	bl	8000bac <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a8:	f7ff fa80 	bl	8000bac <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e04d      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x41c>
 80016c6:	e045      	b.n	8001754 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c8:	4b27      	ldr	r3, [pc, #156]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ce:	f7ff fa6d 	bl	8000bac <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d6:	f7ff fa69 	bl	8000bac <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e036      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e8:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x44a>
 80016f4:	e02e      	b.n	8001754 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e029      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	429a      	cmp	r2, r3
 8001714:	d11c      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d115      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800172a:	4013      	ands	r3, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001730:	4293      	cmp	r3, r2
 8001732:	d10d      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d106      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800174c:	429a      	cmp	r2, r3
 800174e:	d001      	beq.n	8001754 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40007000 	.word	0x40007000
 8001764:	40023800 	.word	0x40023800
 8001768:	42470060 	.word	0x42470060

0800176c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0cc      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001780:	4b68      	ldr	r3, [pc, #416]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 030f 	and.w	r3, r3, #15
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90c      	bls.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178e:	4b65      	ldr	r3, [pc, #404]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001796:	4b63      	ldr	r3, [pc, #396]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 030f 	and.w	r3, r3, #15
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0b8      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c0:	4b59      	ldr	r3, [pc, #356]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a58      	ldr	r2, [pc, #352]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d8:	4b53      	ldr	r3, [pc, #332]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	4a52      	ldr	r2, [pc, #328]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b50      	ldr	r3, [pc, #320]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	494d      	ldr	r1, [pc, #308]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d044      	beq.n	800188c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d119      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e07f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	2b03      	cmp	r3, #3
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d109      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e06f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183a:	4b3b      	ldr	r3, [pc, #236]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e067      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800184a:	4b37      	ldr	r3, [pc, #220]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f023 0203 	bic.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4934      	ldr	r1, [pc, #208]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800185c:	f7ff f9a6 	bl	8000bac <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff f9a2 	bl	8000bac <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e04f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 020c 	and.w	r2, r3, #12
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	429a      	cmp	r2, r3
 800188a:	d1eb      	bne.n	8001864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b25      	ldr	r3, [pc, #148]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 030f 	and.w	r3, r3, #15
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d20c      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b22      	ldr	r3, [pc, #136]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b20      	ldr	r3, [pc, #128]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e032      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b19      	ldr	r3, [pc, #100]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4916      	ldr	r1, [pc, #88]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490e      	ldr	r1, [pc, #56]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f821 	bl	8001938 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490a      	ldr	r1, [pc, #40]	; (800192c <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a09      	ldr	r2, [pc, #36]	; (8001930 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f906 	bl	8000b24 <HAL_InitTick>

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00
 8001928:	40023800 	.word	0x40023800
 800192c:	08003e78 	.word	0x08003e78
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001938:	b5b0      	push	{r4, r5, r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800193e:	2100      	movs	r1, #0
 8001940:	6079      	str	r1, [r7, #4]
 8001942:	2100      	movs	r1, #0
 8001944:	60f9      	str	r1, [r7, #12]
 8001946:	2100      	movs	r1, #0
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800194a:	2100      	movs	r1, #0
 800194c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800194e:	4952      	ldr	r1, [pc, #328]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 8001950:	6889      	ldr	r1, [r1, #8]
 8001952:	f001 010c 	and.w	r1, r1, #12
 8001956:	2908      	cmp	r1, #8
 8001958:	d00d      	beq.n	8001976 <HAL_RCC_GetSysClockFreq+0x3e>
 800195a:	2908      	cmp	r1, #8
 800195c:	f200 8094 	bhi.w	8001a88 <HAL_RCC_GetSysClockFreq+0x150>
 8001960:	2900      	cmp	r1, #0
 8001962:	d002      	beq.n	800196a <HAL_RCC_GetSysClockFreq+0x32>
 8001964:	2904      	cmp	r1, #4
 8001966:	d003      	beq.n	8001970 <HAL_RCC_GetSysClockFreq+0x38>
 8001968:	e08e      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800196a:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x164>)
 800196c:	60bb      	str	r3, [r7, #8]
       break;
 800196e:	e08e      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001970:	4b4b      	ldr	r3, [pc, #300]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x168>)
 8001972:	60bb      	str	r3, [r7, #8]
      break;
 8001974:	e08b      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001976:	4948      	ldr	r1, [pc, #288]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 8001978:	6849      	ldr	r1, [r1, #4]
 800197a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800197e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001980:	4945      	ldr	r1, [pc, #276]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 8001982:	6849      	ldr	r1, [r1, #4]
 8001984:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001988:	2900      	cmp	r1, #0
 800198a:	d024      	beq.n	80019d6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800198c:	4942      	ldr	r1, [pc, #264]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 800198e:	6849      	ldr	r1, [r1, #4]
 8001990:	0989      	lsrs	r1, r1, #6
 8001992:	4608      	mov	r0, r1
 8001994:	f04f 0100 	mov.w	r1, #0
 8001998:	f240 14ff 	movw	r4, #511	; 0x1ff
 800199c:	f04f 0500 	mov.w	r5, #0
 80019a0:	ea00 0204 	and.w	r2, r0, r4
 80019a4:	ea01 0305 	and.w	r3, r1, r5
 80019a8:	493d      	ldr	r1, [pc, #244]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x168>)
 80019aa:	fb01 f003 	mul.w	r0, r1, r3
 80019ae:	2100      	movs	r1, #0
 80019b0:	fb01 f102 	mul.w	r1, r1, r2
 80019b4:	1844      	adds	r4, r0, r1
 80019b6:	493a      	ldr	r1, [pc, #232]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x168>)
 80019b8:	fba2 0101 	umull	r0, r1, r2, r1
 80019bc:	1863      	adds	r3, r4, r1
 80019be:	4619      	mov	r1, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	461a      	mov	r2, r3
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	f7fe fc62 	bl	8000290 <__aeabi_uldivmod>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4613      	mov	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	e04a      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019d6:	4b30      	ldr	r3, [pc, #192]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	099b      	lsrs	r3, r3, #6
 80019dc:	461a      	mov	r2, r3
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019e6:	f04f 0100 	mov.w	r1, #0
 80019ea:	ea02 0400 	and.w	r4, r2, r0
 80019ee:	ea03 0501 	and.w	r5, r3, r1
 80019f2:	4620      	mov	r0, r4
 80019f4:	4629      	mov	r1, r5
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	014b      	lsls	r3, r1, #5
 8001a00:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a04:	0142      	lsls	r2, r0, #5
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	1b00      	subs	r0, r0, r4
 8001a0c:	eb61 0105 	sbc.w	r1, r1, r5
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	018b      	lsls	r3, r1, #6
 8001a1a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a1e:	0182      	lsls	r2, r0, #6
 8001a20:	1a12      	subs	r2, r2, r0
 8001a22:	eb63 0301 	sbc.w	r3, r3, r1
 8001a26:	f04f 0000 	mov.w	r0, #0
 8001a2a:	f04f 0100 	mov.w	r1, #0
 8001a2e:	00d9      	lsls	r1, r3, #3
 8001a30:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a34:	00d0      	lsls	r0, r2, #3
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	1912      	adds	r2, r2, r4
 8001a3c:	eb45 0303 	adc.w	r3, r5, r3
 8001a40:	f04f 0000 	mov.w	r0, #0
 8001a44:	f04f 0100 	mov.w	r1, #0
 8001a48:	0299      	lsls	r1, r3, #10
 8001a4a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a4e:	0290      	lsls	r0, r2, #10
 8001a50:	4602      	mov	r2, r0
 8001a52:	460b      	mov	r3, r1
 8001a54:	4610      	mov	r0, r2
 8001a56:	4619      	mov	r1, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	f7fe fc16 	bl	8000290 <__aeabi_uldivmod>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4613      	mov	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	0c1b      	lsrs	r3, r3, #16
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	3301      	adds	r3, #1
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	60bb      	str	r3, [r7, #8]
      break;
 8001a86:	e002      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x164>)
 8001a8a:	60bb      	str	r3, [r7, #8]
      break;
 8001a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a8e:	68bb      	ldr	r3, [r7, #8]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bdb0      	pop	{r4, r5, r7, pc}
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	00f42400 	.word	0x00f42400
 8001aa0:	017d7840 	.word	0x017d7840

08001aa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aa8:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	20000000 	.word	0x20000000

08001abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ac0:	f7ff fff0 	bl	8001aa4 <HAL_RCC_GetHCLKFreq>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	0a9b      	lsrs	r3, r3, #10
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	4903      	ldr	r1, [pc, #12]	; (8001ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ad2:	5ccb      	ldrb	r3, [r1, r3]
 8001ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	08003e88 	.word	0x08003e88

08001ae4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ae8:	f7ff ffdc 	bl	8001aa4 <HAL_RCC_GetHCLKFreq>
 8001aec:	4602      	mov	r2, r0
 8001aee:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	0b5b      	lsrs	r3, r3, #13
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	4903      	ldr	r1, [pc, #12]	; (8001b08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001afa:	5ccb      	ldrb	r3, [r1, r3]
 8001afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800
 8001b08:	08003e88 	.word	0x08003e88

08001b0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e03f      	b.n	8001b9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d106      	bne.n	8001b38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7fe fe90 	bl	8000858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2224      	movs	r2, #36	; 0x24
 8001b3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f829 	bl	8001ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	691a      	ldr	r2, [r3, #16]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	695a      	ldr	r2, [r3, #20]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2220      	movs	r2, #32
 8001b98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
	...

08001ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bac:	b0bd      	sub	sp, #244	; 0xf4
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bc4:	68d9      	ldr	r1, [r3, #12]
 8001bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	ea40 0301 	orr.w	r3, r0, r1
 8001bd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	431a      	orrs	r2, r3
 8001be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8001bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001c00:	f021 010c 	bic.w	r1, r1, #12
 8001c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001c0e:	430b      	orrs	r3, r1
 8001c10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c22:	6999      	ldr	r1, [r3, #24]
 8001c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	ea40 0301 	orr.w	r3, r0, r1
 8001c2e:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c3a:	f040 81a5 	bne.w	8001f88 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4bcd      	ldr	r3, [pc, #820]	; (8001f7c <UART_SetConfig+0x3d4>)
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d006      	beq.n	8001c58 <UART_SetConfig+0xb0>
 8001c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4bcb      	ldr	r3, [pc, #812]	; (8001f80 <UART_SetConfig+0x3d8>)
 8001c52:	429a      	cmp	r2, r3
 8001c54:	f040 80cb 	bne.w	8001dee <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001c58:	f7ff ff44 	bl	8001ae4 <HAL_RCC_GetPCLK2Freq>
 8001c5c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001c60:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001c64:	461c      	mov	r4, r3
 8001c66:	f04f 0500 	mov.w	r5, #0
 8001c6a:	4622      	mov	r2, r4
 8001c6c:	462b      	mov	r3, r5
 8001c6e:	1891      	adds	r1, r2, r2
 8001c70:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8001c74:	415b      	adcs	r3, r3
 8001c76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001c7a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001c7e:	1912      	adds	r2, r2, r4
 8001c80:	eb45 0303 	adc.w	r3, r5, r3
 8001c84:	f04f 0000 	mov.w	r0, #0
 8001c88:	f04f 0100 	mov.w	r1, #0
 8001c8c:	00d9      	lsls	r1, r3, #3
 8001c8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c92:	00d0      	lsls	r0, r2, #3
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	1911      	adds	r1, r2, r4
 8001c9a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8001c9e:	416b      	adcs	r3, r5
 8001ca0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	1891      	adds	r1, r2, r2
 8001cb2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8001cb6:	415b      	adcs	r3, r3
 8001cb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001cbc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001cc0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8001cc4:	f7fe fae4 	bl	8000290 <__aeabi_uldivmod>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4bad      	ldr	r3, [pc, #692]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001cce:	fba3 2302 	umull	r2, r3, r3, r2
 8001cd2:	095b      	lsrs	r3, r3, #5
 8001cd4:	011e      	lsls	r6, r3, #4
 8001cd6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001cda:	461c      	mov	r4, r3
 8001cdc:	f04f 0500 	mov.w	r5, #0
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	462b      	mov	r3, r5
 8001ce4:	1891      	adds	r1, r2, r2
 8001ce6:	67b9      	str	r1, [r7, #120]	; 0x78
 8001ce8:	415b      	adcs	r3, r3
 8001cea:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001cec:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001cf0:	1912      	adds	r2, r2, r4
 8001cf2:	eb45 0303 	adc.w	r3, r5, r3
 8001cf6:	f04f 0000 	mov.w	r0, #0
 8001cfa:	f04f 0100 	mov.w	r1, #0
 8001cfe:	00d9      	lsls	r1, r3, #3
 8001d00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d04:	00d0      	lsls	r0, r2, #3
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	1911      	adds	r1, r2, r4
 8001d0c:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8001d10:	416b      	adcs	r3, r5
 8001d12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	1891      	adds	r1, r2, r2
 8001d24:	6739      	str	r1, [r7, #112]	; 0x70
 8001d26:	415b      	adcs	r3, r3
 8001d28:	677b      	str	r3, [r7, #116]	; 0x74
 8001d2a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001d2e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8001d32:	f7fe faad 	bl	8000290 <__aeabi_uldivmod>
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	4b92      	ldr	r3, [pc, #584]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d40:	095b      	lsrs	r3, r3, #5
 8001d42:	2164      	movs	r1, #100	; 0x64
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	3332      	adds	r3, #50	; 0x32
 8001d4e:	4a8d      	ldr	r2, [pc, #564]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001d50:	fba2 2303 	umull	r2, r3, r2, r3
 8001d54:	095b      	lsrs	r3, r3, #5
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001d5c:	441e      	add	r6, r3
 8001d5e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001d62:	4618      	mov	r0, r3
 8001d64:	f04f 0100 	mov.w	r1, #0
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	1894      	adds	r4, r2, r2
 8001d6e:	66bc      	str	r4, [r7, #104]	; 0x68
 8001d70:	415b      	adcs	r3, r3
 8001d72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001d74:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001d78:	1812      	adds	r2, r2, r0
 8001d7a:	eb41 0303 	adc.w	r3, r1, r3
 8001d7e:	f04f 0400 	mov.w	r4, #0
 8001d82:	f04f 0500 	mov.w	r5, #0
 8001d86:	00dd      	lsls	r5, r3, #3
 8001d88:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001d8c:	00d4      	lsls	r4, r2, #3
 8001d8e:	4622      	mov	r2, r4
 8001d90:	462b      	mov	r3, r5
 8001d92:	1814      	adds	r4, r2, r0
 8001d94:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8001d98:	414b      	adcs	r3, r1
 8001d9a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	461a      	mov	r2, r3
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	1891      	adds	r1, r2, r2
 8001dac:	6639      	str	r1, [r7, #96]	; 0x60
 8001dae:	415b      	adcs	r3, r3
 8001db0:	667b      	str	r3, [r7, #100]	; 0x64
 8001db2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001db6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001dba:	f7fe fa69 	bl	8000290 <__aeabi_uldivmod>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	4b70      	ldr	r3, [pc, #448]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc8:	095b      	lsrs	r3, r3, #5
 8001dca:	2164      	movs	r1, #100	; 0x64
 8001dcc:	fb01 f303 	mul.w	r3, r1, r3
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	3332      	adds	r3, #50	; 0x32
 8001dd6:	4a6b      	ldr	r2, [pc, #428]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ddc:	095b      	lsrs	r3, r3, #5
 8001dde:	f003 0207 	and.w	r2, r3, #7
 8001de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4432      	add	r2, r6
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	e26d      	b.n	80022ca <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001dee:	f7ff fe65 	bl	8001abc <HAL_RCC_GetPCLK1Freq>
 8001df2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001df6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001dfa:	461c      	mov	r4, r3
 8001dfc:	f04f 0500 	mov.w	r5, #0
 8001e00:	4622      	mov	r2, r4
 8001e02:	462b      	mov	r3, r5
 8001e04:	1891      	adds	r1, r2, r2
 8001e06:	65b9      	str	r1, [r7, #88]	; 0x58
 8001e08:	415b      	adcs	r3, r3
 8001e0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e0c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001e10:	1912      	adds	r2, r2, r4
 8001e12:	eb45 0303 	adc.w	r3, r5, r3
 8001e16:	f04f 0000 	mov.w	r0, #0
 8001e1a:	f04f 0100 	mov.w	r1, #0
 8001e1e:	00d9      	lsls	r1, r3, #3
 8001e20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e24:	00d0      	lsls	r0, r2, #3
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	1911      	adds	r1, r2, r4
 8001e2c:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8001e30:	416b      	adcs	r3, r5
 8001e32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f04f 0300 	mov.w	r3, #0
 8001e42:	1891      	adds	r1, r2, r2
 8001e44:	6539      	str	r1, [r7, #80]	; 0x50
 8001e46:	415b      	adcs	r3, r3
 8001e48:	657b      	str	r3, [r7, #84]	; 0x54
 8001e4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e4e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001e52:	f7fe fa1d 	bl	8000290 <__aeabi_uldivmod>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4b4a      	ldr	r3, [pc, #296]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001e5c:	fba3 2302 	umull	r2, r3, r3, r2
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	011e      	lsls	r6, r3, #4
 8001e64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001e68:	461c      	mov	r4, r3
 8001e6a:	f04f 0500 	mov.w	r5, #0
 8001e6e:	4622      	mov	r2, r4
 8001e70:	462b      	mov	r3, r5
 8001e72:	1891      	adds	r1, r2, r2
 8001e74:	64b9      	str	r1, [r7, #72]	; 0x48
 8001e76:	415b      	adcs	r3, r3
 8001e78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e7e:	1912      	adds	r2, r2, r4
 8001e80:	eb45 0303 	adc.w	r3, r5, r3
 8001e84:	f04f 0000 	mov.w	r0, #0
 8001e88:	f04f 0100 	mov.w	r1, #0
 8001e8c:	00d9      	lsls	r1, r3, #3
 8001e8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e92:	00d0      	lsls	r0, r2, #3
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	1911      	adds	r1, r2, r4
 8001e9a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8001e9e:	416b      	adcs	r3, r5
 8001ea0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	1891      	adds	r1, r2, r2
 8001eb2:	6439      	str	r1, [r7, #64]	; 0x40
 8001eb4:	415b      	adcs	r3, r3
 8001eb6:	647b      	str	r3, [r7, #68]	; 0x44
 8001eb8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ebc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001ec0:	f7fe f9e6 	bl	8000290 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001eca:	fba3 1302 	umull	r1, r3, r3, r2
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	2164      	movs	r1, #100	; 0x64
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	3332      	adds	r3, #50	; 0x32
 8001edc:	4a29      	ldr	r2, [pc, #164]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001ede:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee2:	095b      	lsrs	r3, r3, #5
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001eea:	441e      	add	r6, r3
 8001eec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f04f 0100 	mov.w	r1, #0
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	1894      	adds	r4, r2, r2
 8001efc:	63bc      	str	r4, [r7, #56]	; 0x38
 8001efe:	415b      	adcs	r3, r3
 8001f00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f02:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001f06:	1812      	adds	r2, r2, r0
 8001f08:	eb41 0303 	adc.w	r3, r1, r3
 8001f0c:	f04f 0400 	mov.w	r4, #0
 8001f10:	f04f 0500 	mov.w	r5, #0
 8001f14:	00dd      	lsls	r5, r3, #3
 8001f16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f1a:	00d4      	lsls	r4, r2, #3
 8001f1c:	4622      	mov	r2, r4
 8001f1e:	462b      	mov	r3, r5
 8001f20:	1814      	adds	r4, r2, r0
 8001f22:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8001f26:	414b      	adcs	r3, r1
 8001f28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	461a      	mov	r2, r3
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	1891      	adds	r1, r2, r2
 8001f3a:	6339      	str	r1, [r7, #48]	; 0x30
 8001f3c:	415b      	adcs	r3, r3
 8001f3e:	637b      	str	r3, [r7, #52]	; 0x34
 8001f40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f44:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001f48:	f7fe f9a2 	bl	8000290 <__aeabi_uldivmod>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001f52:	fba3 1302 	umull	r1, r3, r3, r2
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	2164      	movs	r1, #100	; 0x64
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	3332      	adds	r3, #50	; 0x32
 8001f64:	4a07      	ldr	r2, [pc, #28]	; (8001f84 <UART_SetConfig+0x3dc>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	f003 0207 	and.w	r2, r3, #7
 8001f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4432      	add	r2, r6
 8001f78:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8001f7a:	e1a6      	b.n	80022ca <UART_SetConfig+0x722>
 8001f7c:	40011000 	.word	0x40011000
 8001f80:	40011400 	.word	0x40011400
 8001f84:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4bd1      	ldr	r3, [pc, #836]	; (80022d4 <UART_SetConfig+0x72c>)
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d006      	beq.n	8001fa2 <UART_SetConfig+0x3fa>
 8001f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	4bcf      	ldr	r3, [pc, #828]	; (80022d8 <UART_SetConfig+0x730>)
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	f040 80ca 	bne.w	8002136 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001fa2:	f7ff fd9f 	bl	8001ae4 <HAL_RCC_GetPCLK2Freq>
 8001fa6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001faa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001fae:	461c      	mov	r4, r3
 8001fb0:	f04f 0500 	mov.w	r5, #0
 8001fb4:	4622      	mov	r2, r4
 8001fb6:	462b      	mov	r3, r5
 8001fb8:	1891      	adds	r1, r2, r2
 8001fba:	62b9      	str	r1, [r7, #40]	; 0x28
 8001fbc:	415b      	adcs	r3, r3
 8001fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fc4:	1912      	adds	r2, r2, r4
 8001fc6:	eb45 0303 	adc.w	r3, r5, r3
 8001fca:	f04f 0000 	mov.w	r0, #0
 8001fce:	f04f 0100 	mov.w	r1, #0
 8001fd2:	00d9      	lsls	r1, r3, #3
 8001fd4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001fd8:	00d0      	lsls	r0, r2, #3
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	eb12 0a04 	adds.w	sl, r2, r4
 8001fe2:	eb43 0b05 	adc.w	fp, r3, r5
 8001fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f04f 0100 	mov.w	r1, #0
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	f04f 0300 	mov.w	r3, #0
 8001ffa:	008b      	lsls	r3, r1, #2
 8001ffc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002000:	0082      	lsls	r2, r0, #2
 8002002:	4650      	mov	r0, sl
 8002004:	4659      	mov	r1, fp
 8002006:	f7fe f943 	bl	8000290 <__aeabi_uldivmod>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4bb3      	ldr	r3, [pc, #716]	; (80022dc <UART_SetConfig+0x734>)
 8002010:	fba3 2302 	umull	r2, r3, r3, r2
 8002014:	095b      	lsrs	r3, r3, #5
 8002016:	011e      	lsls	r6, r3, #4
 8002018:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800201c:	4618      	mov	r0, r3
 800201e:	f04f 0100 	mov.w	r1, #0
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	1894      	adds	r4, r2, r2
 8002028:	623c      	str	r4, [r7, #32]
 800202a:	415b      	adcs	r3, r3
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
 800202e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002032:	1812      	adds	r2, r2, r0
 8002034:	eb41 0303 	adc.w	r3, r1, r3
 8002038:	f04f 0400 	mov.w	r4, #0
 800203c:	f04f 0500 	mov.w	r5, #0
 8002040:	00dd      	lsls	r5, r3, #3
 8002042:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002046:	00d4      	lsls	r4, r2, #3
 8002048:	4622      	mov	r2, r4
 800204a:	462b      	mov	r3, r5
 800204c:	1814      	adds	r4, r2, r0
 800204e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8002052:	414b      	adcs	r3, r1
 8002054:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	4618      	mov	r0, r3
 8002060:	f04f 0100 	mov.w	r1, #0
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	f04f 0300 	mov.w	r3, #0
 800206c:	008b      	lsls	r3, r1, #2
 800206e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002072:	0082      	lsls	r2, r0, #2
 8002074:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8002078:	f7fe f90a 	bl	8000290 <__aeabi_uldivmod>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4b96      	ldr	r3, [pc, #600]	; (80022dc <UART_SetConfig+0x734>)
 8002082:	fba3 1302 	umull	r1, r3, r3, r2
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	2164      	movs	r1, #100	; 0x64
 800208a:	fb01 f303 	mul.w	r3, r1, r3
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	011b      	lsls	r3, r3, #4
 8002092:	3332      	adds	r3, #50	; 0x32
 8002094:	4a91      	ldr	r2, [pc, #580]	; (80022dc <UART_SetConfig+0x734>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020a0:	441e      	add	r6, r3
 80020a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80020a6:	4618      	mov	r0, r3
 80020a8:	f04f 0100 	mov.w	r1, #0
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	1894      	adds	r4, r2, r2
 80020b2:	61bc      	str	r4, [r7, #24]
 80020b4:	415b      	adcs	r3, r3
 80020b6:	61fb      	str	r3, [r7, #28]
 80020b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020bc:	1812      	adds	r2, r2, r0
 80020be:	eb41 0303 	adc.w	r3, r1, r3
 80020c2:	f04f 0400 	mov.w	r4, #0
 80020c6:	f04f 0500 	mov.w	r5, #0
 80020ca:	00dd      	lsls	r5, r3, #3
 80020cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80020d0:	00d4      	lsls	r4, r2, #3
 80020d2:	4622      	mov	r2, r4
 80020d4:	462b      	mov	r3, r5
 80020d6:	1814      	adds	r4, r2, r0
 80020d8:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 80020dc:	414b      	adcs	r3, r1
 80020de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80020e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f04f 0100 	mov.w	r1, #0
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	008b      	lsls	r3, r1, #2
 80020f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80020fc:	0082      	lsls	r2, r0, #2
 80020fe:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002102:	f7fe f8c5 	bl	8000290 <__aeabi_uldivmod>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4b74      	ldr	r3, [pc, #464]	; (80022dc <UART_SetConfig+0x734>)
 800210c:	fba3 1302 	umull	r1, r3, r3, r2
 8002110:	095b      	lsrs	r3, r3, #5
 8002112:	2164      	movs	r1, #100	; 0x64
 8002114:	fb01 f303 	mul.w	r3, r1, r3
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	011b      	lsls	r3, r3, #4
 800211c:	3332      	adds	r3, #50	; 0x32
 800211e:	4a6f      	ldr	r2, [pc, #444]	; (80022dc <UART_SetConfig+0x734>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	095b      	lsrs	r3, r3, #5
 8002126:	f003 020f 	and.w	r2, r3, #15
 800212a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4432      	add	r2, r6
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	e0c9      	b.n	80022ca <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002136:	f7ff fcc1 	bl	8001abc <HAL_RCC_GetPCLK1Freq>
 800213a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800213e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002142:	461c      	mov	r4, r3
 8002144:	f04f 0500 	mov.w	r5, #0
 8002148:	4622      	mov	r2, r4
 800214a:	462b      	mov	r3, r5
 800214c:	1891      	adds	r1, r2, r2
 800214e:	6139      	str	r1, [r7, #16]
 8002150:	415b      	adcs	r3, r3
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002158:	1912      	adds	r2, r2, r4
 800215a:	eb45 0303 	adc.w	r3, r5, r3
 800215e:	f04f 0000 	mov.w	r0, #0
 8002162:	f04f 0100 	mov.w	r1, #0
 8002166:	00d9      	lsls	r1, r3, #3
 8002168:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800216c:	00d0      	lsls	r0, r2, #3
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	eb12 0804 	adds.w	r8, r2, r4
 8002176:	eb43 0905 	adc.w	r9, r3, r5
 800217a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	4618      	mov	r0, r3
 8002182:	f04f 0100 	mov.w	r1, #0
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	f04f 0300 	mov.w	r3, #0
 800218e:	008b      	lsls	r3, r1, #2
 8002190:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002194:	0082      	lsls	r2, r0, #2
 8002196:	4640      	mov	r0, r8
 8002198:	4649      	mov	r1, r9
 800219a:	f7fe f879 	bl	8000290 <__aeabi_uldivmod>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4b4e      	ldr	r3, [pc, #312]	; (80022dc <UART_SetConfig+0x734>)
 80021a4:	fba3 2302 	umull	r2, r3, r3, r2
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	011e      	lsls	r6, r3, #4
 80021ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021b0:	4618      	mov	r0, r3
 80021b2:	f04f 0100 	mov.w	r1, #0
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	1894      	adds	r4, r2, r2
 80021bc:	60bc      	str	r4, [r7, #8]
 80021be:	415b      	adcs	r3, r3
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021c6:	1812      	adds	r2, r2, r0
 80021c8:	eb41 0303 	adc.w	r3, r1, r3
 80021cc:	f04f 0400 	mov.w	r4, #0
 80021d0:	f04f 0500 	mov.w	r5, #0
 80021d4:	00dd      	lsls	r5, r3, #3
 80021d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80021da:	00d4      	lsls	r4, r2, #3
 80021dc:	4622      	mov	r2, r4
 80021de:	462b      	mov	r3, r5
 80021e0:	1814      	adds	r4, r2, r0
 80021e2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80021e6:	414b      	adcs	r3, r1
 80021e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f04f 0100 	mov.w	r1, #0
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	008b      	lsls	r3, r1, #2
 8002202:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002206:	0082      	lsls	r2, r0, #2
 8002208:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800220c:	f7fe f840 	bl	8000290 <__aeabi_uldivmod>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4b31      	ldr	r3, [pc, #196]	; (80022dc <UART_SetConfig+0x734>)
 8002216:	fba3 1302 	umull	r1, r3, r3, r2
 800221a:	095b      	lsrs	r3, r3, #5
 800221c:	2164      	movs	r1, #100	; 0x64
 800221e:	fb01 f303 	mul.w	r3, r1, r3
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	3332      	adds	r3, #50	; 0x32
 8002228:	4a2c      	ldr	r2, [pc, #176]	; (80022dc <UART_SetConfig+0x734>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002234:	441e      	add	r6, r3
 8002236:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800223a:	4618      	mov	r0, r3
 800223c:	f04f 0100 	mov.w	r1, #0
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	1894      	adds	r4, r2, r2
 8002246:	603c      	str	r4, [r7, #0]
 8002248:	415b      	adcs	r3, r3
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002250:	1812      	adds	r2, r2, r0
 8002252:	eb41 0303 	adc.w	r3, r1, r3
 8002256:	f04f 0400 	mov.w	r4, #0
 800225a:	f04f 0500 	mov.w	r5, #0
 800225e:	00dd      	lsls	r5, r3, #3
 8002260:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002264:	00d4      	lsls	r4, r2, #3
 8002266:	4622      	mov	r2, r4
 8002268:	462b      	mov	r3, r5
 800226a:	1814      	adds	r4, r2, r0
 800226c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8002270:	414b      	adcs	r3, r1
 8002272:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4618      	mov	r0, r3
 800227e:	f04f 0100 	mov.w	r1, #0
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	f04f 0300 	mov.w	r3, #0
 800228a:	008b      	lsls	r3, r1, #2
 800228c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002290:	0082      	lsls	r2, r0, #2
 8002292:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8002296:	f7fd fffb 	bl	8000290 <__aeabi_uldivmod>
 800229a:	4602      	mov	r2, r0
 800229c:	460b      	mov	r3, r1
 800229e:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <UART_SetConfig+0x734>)
 80022a0:	fba3 1302 	umull	r1, r3, r3, r2
 80022a4:	095b      	lsrs	r3, r3, #5
 80022a6:	2164      	movs	r1, #100	; 0x64
 80022a8:	fb01 f303 	mul.w	r3, r1, r3
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	3332      	adds	r3, #50	; 0x32
 80022b2:	4a0a      	ldr	r2, [pc, #40]	; (80022dc <UART_SetConfig+0x734>)
 80022b4:	fba2 2303 	umull	r2, r3, r2, r3
 80022b8:	095b      	lsrs	r3, r3, #5
 80022ba:	f003 020f 	and.w	r2, r3, #15
 80022be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4432      	add	r2, r6
 80022c6:	609a      	str	r2, [r3, #8]
}
 80022c8:	e7ff      	b.n	80022ca <UART_SetConfig+0x722>
 80022ca:	bf00      	nop
 80022cc:	37f4      	adds	r7, #244	; 0xf4
 80022ce:	46bd      	mov	sp, r7
 80022d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022d4:	40011000 	.word	0x40011000
 80022d8:	40011400 	.word	0x40011400
 80022dc:	51eb851f 	.word	0x51eb851f

080022e0 <app_switch_interrupt>:
static cbf_t cbf;
static uint8_t cbf_area[APP_UART_BUFFER_MAX];
static bool app_started = false;

void app_switch_interrupt(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	static uint32_t deboucing_time_ms = 0;

	if(!app_started)
 80022e4:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <app_switch_interrupt+0x34>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	f083 0301 	eor.w	r3, r3, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10d      	bne.n	800230e <app_switch_interrupt+0x2e>
		return;

	if((hw_tick_ms_get() - deboucing_time_ms) >= APP_DEBOUCING_TIME_MS)
 80022f2:	f000 f97c 	bl	80025ee <hw_tick_ms_get>
 80022f6:	4602      	mov	r2, r0
 80022f8:	4b07      	ldr	r3, [pc, #28]	; (8002318 <app_switch_interrupt+0x38>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b31      	cmp	r3, #49	; 0x31
 8002300:	d906      	bls.n	8002310 <app_switch_interrupt+0x30>
	{
		deboucing_time_ms = hw_tick_ms_get();
 8002302:	f000 f974 	bl	80025ee <hw_tick_ms_get>
 8002306:	4603      	mov	r3, r0
 8002308:	4a03      	ldr	r2, [pc, #12]	; (8002318 <app_switch_interrupt+0x38>)
 800230a:	6013      	str	r3, [r2, #0]
 800230c:	e000      	b.n	8002310 <app_switch_interrupt+0x30>
		return;
 800230e:	bf00      	nop
	}
}
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200000dc 	.word	0x200000dc
 8002318:	200000e0 	.word	0x200000e0

0800231c <app_tick_1ms>:

void app_tick_1ms(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
	if(!app_started)
 8002320:	4b04      	ldr	r3, [pc, #16]	; (8002334 <app_tick_1ms+0x18>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	f083 0301 	eor.w	r3, r3, #1
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
		return;
}
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	200000dc 	.word	0x200000dc

08002338 <app_init>:
void app_init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
	shell_init();
 800233c:	f000 fbe4 	bl	8002b08 <shell_init>
	cbf_init(&cbf,cbf_area,APP_UART_BUFFER_MAX);
 8002340:	2240      	movs	r2, #64	; 0x40
 8002342:	4906      	ldr	r1, [pc, #24]	; (800235c <app_init+0x24>)
 8002344:	4806      	ldr	r0, [pc, #24]	; (8002360 <app_init+0x28>)
 8002346:	f000 f8b1 	bl	80024ac <cbf_init>
	hw_uart_init(&cbf);
 800234a:	4805      	ldr	r0, [pc, #20]	; (8002360 <app_init+0x28>)
 800234c:	f000 f96c 	bl	8002628 <hw_uart_init>
	app_started = true;
 8002350:	4b04      	ldr	r3, [pc, #16]	; (8002364 <app_init+0x2c>)
 8002352:	2201      	movs	r2, #1
 8002354:	701a      	strb	r2, [r3, #0]
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	2000009c 	.word	0x2000009c
 8002360:	20000090 	.word	0x20000090
 8002364:	200000dc 	.word	0x200000dc

08002368 <app_loop>:

void app_loop(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0
	uint8_t argv[SHELL_MAX_ARGS];
	static uint8_t tx_buffer[APP_UART_BUFFER_MAX];
	static uint8_t rx_buffer[APP_UART_BUFFER_MAX];
	uint8_t data = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	71fb      	strb	r3, [r7, #7]
	uint32_t tx_size;
	uint32_t rx_size;
	cbf_status_t status;
	int time = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	603b      	str	r3, [r7, #0]
	uint32_t init_time = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
	int index = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]

	tx_size = snprintf((char *)tx_buffer, APP_UART_BUFFER_MAX - 1, "get time\n");
 800237e:	4a45      	ldr	r2, [pc, #276]	; (8002494 <app_loop+0x12c>)
 8002380:	213f      	movs	r1, #63	; 0x3f
 8002382:	4845      	ldr	r0, [pc, #276]	; (8002498 <app_loop+0x130>)
 8002384:	f000 fc08 	bl	8002b98 <sniprintf>
 8002388:	4603      	mov	r3, r0
 800238a:	613b      	str	r3, [r7, #16]
	hw_uart_tx(tx_buffer,tx_size);
 800238c:	6939      	ldr	r1, [r7, #16]
 800238e:	4842      	ldr	r0, [pc, #264]	; (8002498 <app_loop+0x130>)
 8002390:	f000 f9b8 	bl	8002704 <hw_uart_tx>
		// aguardando o ultimo byte ser transmitido pois caso contrario
		// o processador eh tao rapido que vai fazer o loop abaixo inteiro sem o ultimo
		// caracter ter chegado ainda
	rx_size = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
	hw_delay_ms(50);
 8002398:	2032      	movs	r0, #50	; 0x32
 800239a:	f000 f91d 	bl	80025d8 <hw_delay_ms>

	while(true)  //le o que t no buffer circular
	{
		status = cbf_get(&cbf,&data);
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	4619      	mov	r1, r3
 80023a2:	483e      	ldr	r0, [pc, #248]	; (800249c <app_loop+0x134>)
 80023a4:	f000 f89d 	bl	80024e2 <cbf_get>
 80023a8:	4603      	mov	r3, r0
 80023aa:	73fb      	strb	r3, [r7, #15]

		if((status == CBF_EMPTY) || (rx_size >= APP_UART_BUFFER_MAX))
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d00c      	beq.n	80023cc <app_loop+0x64>
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	2b3f      	cmp	r3, #63	; 0x3f
 80023b6:	d809      	bhi.n	80023cc <app_loop+0x64>
			break;

		rx_buffer[rx_size++] = data;
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	61fa      	str	r2, [r7, #28]
 80023be:	79f9      	ldrb	r1, [r7, #7]
 80023c0:	4a37      	ldr	r2, [pc, #220]	; (80024a0 <app_loop+0x138>)
 80023c2:	54d1      	strb	r1, [r2, r3]
		status = cbf_get(&cbf,&data);
 80023c4:	e7eb      	b.n	800239e <app_loop+0x36>
	}
	while(rx_buffer[init_time] != ' ' && init_time < rx_size){
		init_time++;
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	3301      	adds	r3, #1
 80023ca:	61bb      	str	r3, [r7, #24]
	while(rx_buffer[init_time] != ' ' && init_time < rx_size){
 80023cc:	4a34      	ldr	r2, [pc, #208]	; (80024a0 <app_loop+0x138>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	4413      	add	r3, r2
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d003      	beq.n	80023e0 <app_loop+0x78>
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d3f2      	bcc.n	80023c6 <app_loop+0x5e>
	}
	init_time++;
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	3301      	adds	r3, #1
 80023e4:	61bb      	str	r3, [r7, #24]
	if(init_time == rx_size){
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d04d      	beq.n	800248a <app_loop+0x122>
		return;
	}
	while(rx_buffer[init_time] != '\n') {
 80023ee:	e00e      	b.n	800240e <app_loop+0xa6>
			argv[index++] = rx_buffer[init_time];
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	617a      	str	r2, [r7, #20]
 80023f6:	492a      	ldr	r1, [pc, #168]	; (80024a0 <app_loop+0x138>)
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	440a      	add	r2, r1
 80023fc:	7812      	ldrb	r2, [r2, #0]
 80023fe:	f107 0120 	add.w	r1, r7, #32
 8002402:	440b      	add	r3, r1
 8002404:	f803 2c18 	strb.w	r2, [r3, #-24]
			init_time++;
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	3301      	adds	r3, #1
 800240c:	61bb      	str	r3, [r7, #24]
	while(rx_buffer[init_time] != '\n') {
 800240e:	4a24      	ldr	r2, [pc, #144]	; (80024a0 <app_loop+0x138>)
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b0a      	cmp	r3, #10
 8002418:	d1ea      	bne.n	80023f0 <app_loop+0x88>
		}
	while(index < SHELL_MAX_ARGS){
 800241a:	e008      	b.n	800242e <app_loop+0xc6>
		argv[index++] = '\0';
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	1c5a      	adds	r2, r3, #1
 8002420:	617a      	str	r2, [r7, #20]
 8002422:	f107 0220 	add.w	r2, r7, #32
 8002426:	4413      	add	r3, r2
 8002428:	2200      	movs	r2, #0
 800242a:	f803 2c18 	strb.w	r2, [r3, #-24]
	while(index < SHELL_MAX_ARGS){
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	2b04      	cmp	r3, #4
 8002432:	ddf3      	ble.n	800241c <app_loop+0xb4>
	}
	init_time = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	61bb      	str	r3, [r7, #24]
	if(sscanf((char*)argv,"%d",&time) == 1)
 8002438:	463a      	mov	r2, r7
 800243a:	f107 0308 	add.w	r3, r7, #8
 800243e:	4919      	ldr	r1, [pc, #100]	; (80024a4 <app_loop+0x13c>)
 8002440:	4618      	mov	r0, r3
 8002442:	f000 fbfd 	bl	8002c40 <siscanf>
 8002446:	4603      	mov	r3, r0
 8002448:	2b01      	cmp	r3, #1
 800244a:	d11f      	bne.n	800248c <app_loop+0x124>
	{
		// 100 200 400 800 1600 3200
		if(time >= 3200){
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8002452:	db02      	blt.n	800245a <app_loop+0xf2>
			time = 100;
 8002454:	2364      	movs	r3, #100	; 0x64
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	e002      	b.n	8002460 <app_loop+0xf8>
		} else {
			time *= 2;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	603b      	str	r3, [r7, #0]
		}
		tx_size = snprintf((char *)tx_buffer, APP_UART_BUFFER_MAX - 1, "set time %d\n", time);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4a11      	ldr	r2, [pc, #68]	; (80024a8 <app_loop+0x140>)
 8002464:	213f      	movs	r1, #63	; 0x3f
 8002466:	480c      	ldr	r0, [pc, #48]	; (8002498 <app_loop+0x130>)
 8002468:	f000 fb96 	bl	8002b98 <sniprintf>
 800246c:	4603      	mov	r3, r0
 800246e:	613b      	str	r3, [r7, #16]
		hw_uart_tx(tx_buffer, tx_size);
 8002470:	6939      	ldr	r1, [r7, #16]
 8002472:	4809      	ldr	r0, [pc, #36]	; (8002498 <app_loop+0x130>)
 8002474:	f000 f946 	bl	8002704 <hw_uart_tx>
		hw_delay_ms(time*2*5);
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	4613      	mov	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f8a8 	bl	80025d8 <hw_delay_ms>
 8002488:	e000      	b.n	800248c <app_loop+0x124>
		return;
 800248a:	bf00      	nop
	}
}
 800248c:	3720      	adds	r7, #32
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	08003e20 	.word	0x08003e20
 8002498:	200000e4 	.word	0x200000e4
 800249c:	20000090 	.word	0x20000090
 80024a0:	20000124 	.word	0x20000124
 80024a4:	08003e2c 	.word	0x08003e2c
 80024a8:	08003e30 	.word	0x08003e30

080024ac <cbf_init>:
#include "cbf.h"

#define CBF_INC(v,mv)   ((((v) + 1) >= (mv)) ? 0 : (v) + 1)

cbf_status_t cbf_init(cbf_t *cb, uint8_t *area, uint16_t size)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	4613      	mov	r3, r2
 80024b8:	80fb      	strh	r3, [r7, #6]
	cb->buffer = area;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	609a      	str	r2, [r3, #8]
	cb->size = size;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	88fa      	ldrh	r2, [r7, #6]
 80024c4:	809a      	strh	r2, [r3, #4]
	cb->prod = cb->cons = 0;
 80024c6:	2100      	movs	r1, #0
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	460a      	mov	r2, r1
 80024cc:	805a      	strh	r2, [r3, #2]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	460a      	mov	r2, r1
 80024d2:	801a      	strh	r2, [r3, #0]

	return CBF_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <cbf_get>:

	return CBF_OK;
}

cbf_status_t cbf_get(cbf_t *cb, uint8_t *c)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
	if(cb->cons == cb->prod)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	885b      	ldrh	r3, [r3, #2]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d101      	bne.n	8002500 <cbf_get+0x1e>
		return CBF_EMPTY;
 80024fc:	2302      	movs	r3, #2
 80024fe:	e01a      	b.n	8002536 <cbf_get+0x54>

	*c = cb->buffer[cb->cons];
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	8852      	ldrh	r2, [r2, #2]
 8002508:	b292      	uxth	r2, r2
 800250a:	4413      	add	r3, r2
 800250c:	781a      	ldrb	r2, [r3, #0]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	701a      	strb	r2, [r3, #0]
	cb->cons = CBF_INC(cb->cons,cb->size);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	885b      	ldrh	r3, [r3, #2]
 8002516:	b29b      	uxth	r3, r3
 8002518:	3301      	adds	r3, #1
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	8892      	ldrh	r2, [r2, #4]
 800251e:	4293      	cmp	r3, r2
 8002520:	da05      	bge.n	800252e <cbf_get+0x4c>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	885b      	ldrh	r3, [r3, #2]
 8002526:	b29b      	uxth	r3, r3
 8002528:	3301      	adds	r3, #1
 800252a:	b29a      	uxth	r2, r3
 800252c:	e000      	b.n	8002530 <cbf_get+0x4e>
 800252e:	2200      	movs	r2, #0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	805a      	strh	r2, [r3, #2]

	return CBF_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <cbf_put>:

cbf_status_t cbf_put(cbf_t *cb, uint8_t c)
{
 8002542:	b480      	push	{r7}
 8002544:	b085      	sub	sp, #20
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	460b      	mov	r3, r1
 800254c:	70fb      	strb	r3, [r7, #3]
	uint16_t next_prod = CBF_INC(cb->prod,cb->size);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	b29b      	uxth	r3, r3
 8002554:	3301      	adds	r3, #1
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	8892      	ldrh	r2, [r2, #4]
 800255a:	4293      	cmp	r3, r2
 800255c:	da05      	bge.n	800256a <cbf_put+0x28>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	3301      	adds	r3, #1
 8002566:	b29b      	uxth	r3, r3
 8002568:	e000      	b.n	800256c <cbf_put+0x2a>
 800256a:	2300      	movs	r3, #0
 800256c:	81fb      	strh	r3, [r7, #14]

	if(next_prod == cb->cons)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	885b      	ldrh	r3, [r3, #2]
 8002572:	b29b      	uxth	r3, r3
 8002574:	89fa      	ldrh	r2, [r7, #14]
 8002576:	429a      	cmp	r2, r3
 8002578:	d101      	bne.n	800257e <cbf_put+0x3c>
		return CBF_FULL;
 800257a:	2301      	movs	r3, #1
 800257c:	e00b      	b.n	8002596 <cbf_put+0x54>

	cb->buffer[cb->prod] = c;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	8812      	ldrh	r2, [r2, #0]
 8002586:	b292      	uxth	r2, r2
 8002588:	4413      	add	r3, r2
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	701a      	strb	r2, [r3, #0]
	cb->prod = next_prod;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	89fa      	ldrh	r2, [r7, #14]
 8002592:	801a      	strh	r2, [r3, #0]

	return CBF_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3714      	adds	r7, #20
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <HAL_GPIO_EXTI_Callback>:
extern UART_HandleTypeDef huart2;

static cbf_t *hw_uart_cbf = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	4603      	mov	r3, r0
 80025aa:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0)
 80025ac:	88fb      	ldrh	r3, [r7, #6]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d101      	bne.n	80025b6 <HAL_GPIO_EXTI_Callback+0x14>
	{
		app_switch_interrupt();
 80025b2:	f7ff fe95 	bl	80022e0 <app_switch_interrupt>
	}
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
	...

080025c0 <hw_led_toggle>:
	else
		return false;
}

void hw_led_toggle(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 80025c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025c8:	4802      	ldr	r0, [pc, #8]	; (80025d4 <hw_led_toggle+0x14>)
 80025ca:	f7fe fe2c 	bl	8001226 <HAL_GPIO_TogglePin>
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40020800 	.word	0x40020800

080025d8 <hw_delay_ms>:

	HAL_GPIO_WritePin(USER_LED_GPIO_Port,USER_LED_Pin,led_state);
}

void hw_delay_ms(uint32_t time_ms)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	HAL_Delay(time_ms);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7fe faef 	bl	8000bc4 <HAL_Delay>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <hw_tick_ms_get>:

uint32_t hw_tick_ms_get(void)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80025f2:	f7fe fadb 	bl	8000bac <HAL_GetTick>
 80025f6:	4603      	mov	r3, r0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	bd80      	pop	{r7, pc}

080025fc <hw_uart_disable_interrupts>:
{
	__WFI();
}

void hw_uart_disable_interrupts(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002600:	2026      	movs	r0, #38	; 0x26
 8002602:	f7fe fc4a 	bl	8000e9a <HAL_NVIC_DisableIRQ>
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}

0800260a <hw_uart_enable_interrupts>:

void hw_uart_enable_interrupts(void)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	af00      	add	r7, sp, #0
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	2101      	movs	r1, #1
 8002612:	2026      	movs	r0, #38	; 0x26
 8002614:	f7fe fc17 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 8002618:	2026      	movs	r0, #38	; 0x26
 800261a:	f7fe fc58 	bl	8000ece <HAL_NVIC_ClearPendingIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800261e:	2026      	movs	r0, #38	; 0x26
 8002620:	f7fe fc2d 	bl	8000e7e <HAL_NVIC_EnableIRQ>
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}

08002628 <hw_uart_init>:

void hw_uart_init(cbf_t *cbf)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
	hw_uart_disable_interrupts();
 8002630:	f7ff ffe4 	bl	80025fc <hw_uart_disable_interrupts>

    // habilitando interrupcoes para casos de erro
    // (Frame error, noise error, overrun error)
    huart2.Instance->CR3 |= USART_CR3_EIE;
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <hw_uart_init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	695a      	ldr	r2, [r3, #20]
 800263a:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <hw_uart_init+0x40>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	615a      	str	r2, [r3, #20]
    // habilitando interrupcoes para paridade e dados novos
    huart2.Instance->CR1 |= USART_CR1_PEIE | USART_CR1_RXNEIE;
 8002644:	4b08      	ldr	r3, [pc, #32]	; (8002668 <hw_uart_init+0x40>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b07      	ldr	r3, [pc, #28]	; (8002668 <hw_uart_init+0x40>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002652:	60da      	str	r2, [r3, #12]

	hw_uart_cbf = cbf;
 8002654:	4a05      	ldr	r2, [pc, #20]	; (800266c <hw_uart_init+0x44>)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6013      	str	r3, [r2, #0]

	hw_uart_enable_interrupts();
 800265a:	f7ff ffd6 	bl	800260a <hw_uart_enable_interrupts>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000200 	.word	0x20000200
 800266c:	20000164 	.word	0x20000164

08002670 <hw_uart2_interrupt>:

void hw_uart2_interrupt(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
	uint8_t c;
	uint32_t sr;
	USART_TypeDef *h = huart2.Instance; // hardcoded, pode ser melhorado
 8002676:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <hw_uart2_interrupt+0x58>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60bb      	str	r3, [r7, #8]

	// ler o status register e trata erros at que desapaream
	// (o manual manda ler o SR e em seguida DR em caso de erro)
	sr = h->SR;
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60fb      	str	r3, [r7, #12]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE))
 8002682:	e005      	b.n	8002690 <hw_uart2_interrupt+0x20>
	{
		sr = h->SR;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	60fb      	str	r3, [r7, #12]
		c = h->DR;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	71fb      	strb	r3, [r7, #7]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1f4      	bne.n	8002684 <hw_uart2_interrupt+0x14>
	}

	// se sem erros e com dado recebido ... pegar o dado e colocar no buffer
	if(sr & UART_FLAG_RXNE)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f003 0320 	and.w	r3, r3, #32
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00d      	beq.n	80026c0 <hw_uart2_interrupt+0x50>
	{
		c = h->DR;
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	71fb      	strb	r3, [r7, #7]

		if(hw_uart_cbf)
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <hw_uart2_interrupt+0x5c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d006      	beq.n	80026c0 <hw_uart2_interrupt+0x50>
			cbf_put(hw_uart_cbf,c);
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <hw_uart2_interrupt+0x5c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	79fa      	ldrb	r2, [r7, #7]
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff41 	bl	8002542 <cbf_put>
	}
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000200 	.word	0x20000200
 80026cc:	20000164 	.word	0x20000164

080026d0 <hw_uart_tx_byte>:

static void hw_uart_tx_byte(uint8_t c)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *h = huart2.Instance;
 80026da:	4b09      	ldr	r3, [pc, #36]	; (8002700 <hw_uart_tx_byte+0x30>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	60fb      	str	r3, [r7, #12]

	// garante que o shift register esta vazio
	while(!(h->SR & UART_FLAG_TXE))
 80026e0:	bf00      	nop
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f9      	beq.n	80026e2 <hw_uart_tx_byte+0x12>
	{}

	// coloca o valor no shift register
	h->DR = c;
 80026ee:	79fa      	ldrb	r2, [r7, #7]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	605a      	str	r2, [r3, #4]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	20000200 	.word	0x20000200

08002704 <hw_uart_tx>:


void hw_uart_tx(uint8_t *buffer, uint32_t size)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
	for(size_t pos = 0 ; pos < size ; pos++)
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	e009      	b.n	8002728 <hw_uart_tx+0x24>
		hw_uart_tx_byte(buffer[pos]);
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4413      	add	r3, r2
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff ffd7 	bl	80026d0 <hw_uart_tx_byte>
	for(size_t pos = 0 ; pos < size ; pos++)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	3301      	adds	r3, #1
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3f1      	bcc.n	8002714 <hw_uart_tx+0x10>
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <shell_tick_1ms>:
static bool shell_started = false;
static shell_ctrl_t shell_ctrl = { 0 };
static uint32_t led_time_ms;

void shell_tick_1ms(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	static uint32_t led_time_cnt_ms = 0;

	if(!shell_started)
 8002740:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <shell_tick_1ms+0x38>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	f083 0301 	eor.w	r3, r3, #1
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d110      	bne.n	8002770 <shell_tick_1ms+0x34>
		return;

	led_time_cnt_ms++;
 800274e:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <shell_tick_1ms+0x3c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	3301      	adds	r3, #1
 8002754:	4a08      	ldr	r2, [pc, #32]	; (8002778 <shell_tick_1ms+0x3c>)
 8002756:	6013      	str	r3, [r2, #0]

	if(led_time_cnt_ms >= led_time_ms)
 8002758:	4b07      	ldr	r3, [pc, #28]	; (8002778 <shell_tick_1ms+0x3c>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b07      	ldr	r3, [pc, #28]	; (800277c <shell_tick_1ms+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	429a      	cmp	r2, r3
 8002762:	d306      	bcc.n	8002772 <shell_tick_1ms+0x36>
	{
		led_time_cnt_ms = 0;
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <shell_tick_1ms+0x3c>)
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
		hw_led_toggle();
 800276a:	f7ff ff29 	bl	80025c0 <hw_led_toggle>
 800276e:	e000      	b.n	8002772 <shell_tick_1ms+0x36>
		return;
 8002770:	bf00      	nop
	}
}
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20000168 	.word	0x20000168
 8002778:	200001b4 	.word	0x200001b4
 800277c:	200001b0 	.word	0x200001b0

08002780 <shell_uart_tx_byte>:

static void shell_uart_tx_byte(uint8_t c)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *h = huart1.Instance;
 800278a:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <shell_uart_tx_byte+0x30>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	60fb      	str	r3, [r7, #12]

	while(!(h->SR & UART_FLAG_TXE))
 8002790:	bf00      	nop
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f9      	beq.n	8002792 <shell_uart_tx_byte+0x12>
	{}

	h->DR = c;
 800279e:	79fa      	ldrb	r2, [r7, #7]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	605a      	str	r2, [r3, #4]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	200001c0 	.word	0x200001c0

080027b4 <shell_uart_tx>:

void shell_uart_tx(uint8_t *buffer, uint32_t size)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	for(size_t pos = 0 ; pos < size ; pos++)
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	e009      	b.n	80027d8 <shell_uart_tx+0x24>
		shell_uart_tx_byte(buffer[pos]);
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4413      	add	r3, r2
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ffd7 	bl	8002780 <shell_uart_tx_byte>
	for(size_t pos = 0 ; pos < size ; pos++)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	3301      	adds	r3, #1
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d3f1      	bcc.n	80027c4 <shell_uart_tx+0x10>
}
 80027e0:	bf00      	nop
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <shell_parse_args>:

uint32_t shell_parse_args(uint8_t * const cmdline, uint32_t size, uint32_t *argc, uint8_t *argv[], uint32_t max_args)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
 80027f8:	603b      	str	r3, [r7, #0]
    uint32_t n, m;

    n = m = 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	617b      	str	r3, [r7, #20]
    *argc = 0;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]

    while(cmdline[n] != '\0')
 8002808:	e04d      	b.n	80028a6 <shell_parse_args+0xba>
    {
        // remove initial spaces, if any
        while(isspace(cmdline[n]) && n < size)
            cmdline[n++] = '\0';
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	617a      	str	r2, [r7, #20]
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]
        while(isspace(cmdline[n]) && n < size)
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	4413      	add	r3, r2
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	3301      	adds	r3, #1
 8002822:	4a30      	ldr	r2, [pc, #192]	; (80028e4 <shell_parse_args+0xf8>)
 8002824:	4413      	add	r3, r2
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <shell_parse_args+0x4c>
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	429a      	cmp	r2, r3
 8002836:	d3e8      	bcc.n	800280a <shell_parse_args+0x1e>

        // save where command/arguments starts
        m = n;
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	613b      	str	r3, [r7, #16]

        // find end of command/parameters
        while(!isspace(cmdline[n]) && (n < size) && (cmdline[n] != '\0'))
 800283c:	e002      	b.n	8002844 <shell_parse_args+0x58>
            n++;
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	3301      	adds	r3, #1
 8002842:	617b      	str	r3, [r7, #20]
        while(!isspace(cmdline[n]) && (n < size) && (cmdline[n] != '\0'))
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	4413      	add	r3, r2
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	3301      	adds	r3, #1
 800284e:	4a25      	ldr	r2, [pc, #148]	; (80028e4 <shell_parse_args+0xf8>)
 8002850:	4413      	add	r3, r2
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	2b00      	cmp	r3, #0
 800285a:	d109      	bne.n	8002870 <shell_parse_args+0x84>
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	429a      	cmp	r2, r3
 8002862:	d205      	bcs.n	8002870 <shell_parse_args+0x84>
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4413      	add	r3, r2
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e6      	bne.n	800283e <shell_parse_args+0x52>

        // check end of string was reached, number of arguments reached or if we have an empty command
        if((n >= size) || (*argc >= max_args) || (m == n))
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	429a      	cmp	r2, r3
 8002876:	d21c      	bcs.n	80028b2 <shell_parse_args+0xc6>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a3a      	ldr	r2, [r7, #32]
 800287e:	429a      	cmp	r2, r3
 8002880:	d917      	bls.n	80028b2 <shell_parse_args+0xc6>
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	429a      	cmp	r2, r3
 8002888:	d013      	beq.n	80028b2 <shell_parse_args+0xc6>
            break;

        // save command/arguments
        argv[*argc] = cmdline + m;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	4413      	add	r3, r2
 8002894:	68f9      	ldr	r1, [r7, #12]
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	440a      	add	r2, r1
 800289a:	601a      	str	r2, [r3, #0]
        *argc += 1;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	1c5a      	adds	r2, r3, #1
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	601a      	str	r2, [r3, #0]
    while(cmdline[n] != '\0')
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	4413      	add	r3, r2
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1b2      	bne.n	8002818 <shell_parse_args+0x2c>
    }

    // invalidate non used arguments
    for(n = *argc ; n < max_args ; n++)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	e008      	b.n	80028cc <shell_parse_args+0xe0>
        argv[n] = '\0';
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	4413      	add	r3, r2
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
    for(n = *argc ; n < max_args ; n++)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	3301      	adds	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d3f2      	bcc.n	80028ba <shell_parse_args+0xce>

    return *argc;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	08003e90 	.word	0x08003e90

080028e8 <shell_process>:

void shell_process(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	; 0x28
 80028ec:	af02      	add	r7, sp, #8
	uint32_t argc;
	uint8_t *argv[SHELL_MAX_ARGS];
	bool error = true;
 80028ee:	2301      	movs	r3, #1
 80028f0:	77fb      	strb	r3, [r7, #31]

	if(shell_parse_args(shell_ctrl.cmd,shell_ctrl.size,&argc,(uint8_t **)argv,SHELL_MAX_ARGS))
 80028f2:	4b38      	ldr	r3, [pc, #224]	; (80029d4 <shell_process+0xec>)
 80028f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	f107 0218 	add.w	r2, r7, #24
 80028fc:	2005      	movs	r0, #5
 80028fe:	9000      	str	r0, [sp, #0]
 8002900:	4834      	ldr	r0, [pc, #208]	; (80029d4 <shell_process+0xec>)
 8002902:	f7ff ff73 	bl	80027ec <shell_parse_args>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d055      	beq.n	80029b8 <shell_process+0xd0>
	{
		if(argc == 3)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	2b03      	cmp	r3, #3
 8002910:	d12a      	bne.n	8002968 <shell_process+0x80>
		{
			if((strncmp("set",(char*)argv[0],3) == 0) &&
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2203      	movs	r2, #3
 8002916:	4619      	mov	r1, r3
 8002918:	482f      	ldr	r0, [pc, #188]	; (80029d8 <shell_process+0xf0>)
 800291a:	f000 f9bf 	bl	8002c9c <strncmp>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d149      	bne.n	80029b8 <shell_process+0xd0>
			   (strncmp("time",(char*)argv[1],4) == 0))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2204      	movs	r2, #4
 8002928:	4619      	mov	r1, r3
 800292a:	482c      	ldr	r0, [pc, #176]	; (80029dc <shell_process+0xf4>)
 800292c:	f000 f9b6 	bl	8002c9c <strncmp>
 8002930:	4603      	mov	r3, r0
			if((strncmp("set",(char*)argv[0],3) == 0) &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	d140      	bne.n	80029b8 <shell_process+0xd0>
			{
				int time_ms = 0;
 8002936:	2300      	movs	r3, #0
 8002938:	603b      	str	r3, [r7, #0]

				if(sscanf((char*)argv[2],"%d",&time_ms) == 1)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	463a      	mov	r2, r7
 800293e:	4928      	ldr	r1, [pc, #160]	; (80029e0 <shell_process+0xf8>)
 8002940:	4618      	mov	r0, r3
 8002942:	f000 f97d 	bl	8002c40 <siscanf>
 8002946:	4603      	mov	r3, r0
 8002948:	2b01      	cmp	r3, #1
 800294a:	d135      	bne.n	80029b8 <shell_process+0xd0>
				{
					if(time_ms > 0)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	dd32      	ble.n	80029b8 <shell_process+0xd0>
					{
						led_time_ms = time_ms;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b23      	ldr	r3, [pc, #140]	; (80029e4 <shell_process+0xfc>)
 8002958:	601a      	str	r2, [r3, #0]
						shell_uart_tx((uint8_t*)"ok\n",3);
 800295a:	2103      	movs	r1, #3
 800295c:	4822      	ldr	r0, [pc, #136]	; (80029e8 <shell_process+0x100>)
 800295e:	f7ff ff29 	bl	80027b4 <shell_uart_tx>
						error = false;
 8002962:	2300      	movs	r3, #0
 8002964:	77fb      	strb	r3, [r7, #31]
 8002966:	e027      	b.n	80029b8 <shell_process+0xd0>
					}
				}
			}
		}
		else if(argc == 2)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d124      	bne.n	80029b8 <shell_process+0xd0>
		{
			if((strncmp("get",(char*)argv[0],3) == 0) &&
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2203      	movs	r2, #3
 8002972:	4619      	mov	r1, r3
 8002974:	481d      	ldr	r0, [pc, #116]	; (80029ec <shell_process+0x104>)
 8002976:	f000 f991 	bl	8002c9c <strncmp>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d11b      	bne.n	80029b8 <shell_process+0xd0>
			   (strncmp("time",(char*)argv[1],4) == 0))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2204      	movs	r2, #4
 8002984:	4619      	mov	r1, r3
 8002986:	4815      	ldr	r0, [pc, #84]	; (80029dc <shell_process+0xf4>)
 8002988:	f000 f988 	bl	8002c9c <strncmp>
 800298c:	4603      	mov	r3, r0
			if((strncmp("get",(char*)argv[0],3) == 0) &&
 800298e:	2b00      	cmp	r3, #0
 8002990:	d112      	bne.n	80029b8 <shell_process+0xd0>
			{
				shell_ctrl.size = sprintf((char*)shell_ctrl.cmd,"time %u\n",(unsigned int)led_time_ms);
 8002992:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <shell_process+0xfc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	4915      	ldr	r1, [pc, #84]	; (80029f0 <shell_process+0x108>)
 800299a:	480e      	ldr	r0, [pc, #56]	; (80029d4 <shell_process+0xec>)
 800299c:	f000 f930 	bl	8002c00 <siprintf>
 80029a0:	4603      	mov	r3, r0
 80029a2:	461a      	mov	r2, r3
 80029a4:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <shell_process+0xec>)
 80029a6:	641a      	str	r2, [r3, #64]	; 0x40
				shell_uart_tx(shell_ctrl.cmd,shell_ctrl.size);
 80029a8:	4b0a      	ldr	r3, [pc, #40]	; (80029d4 <shell_process+0xec>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	4619      	mov	r1, r3
 80029ae:	4809      	ldr	r0, [pc, #36]	; (80029d4 <shell_process+0xec>)
 80029b0:	f7ff ff00 	bl	80027b4 <shell_uart_tx>
				error = false;
 80029b4:	2300      	movs	r3, #0
 80029b6:	77fb      	strb	r3, [r7, #31]
			}
		}
	}

	if(error)
 80029b8:	7ffb      	ldrb	r3, [r7, #31]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d005      	beq.n	80029ca <shell_process+0xe2>
	{
		shell_uart_tx((uint8_t*)"error\n",6);
 80029be:	2106      	movs	r1, #6
 80029c0:	480c      	ldr	r0, [pc, #48]	; (80029f4 <shell_process+0x10c>)
 80029c2:	f7ff fef7 	bl	80027b4 <shell_uart_tx>
		error = false;
 80029c6:	2300      	movs	r3, #0
 80029c8:	77fb      	strb	r3, [r7, #31]
	}
}
 80029ca:	bf00      	nop
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	2000016c 	.word	0x2000016c
 80029d8:	08003e40 	.word	0x08003e40
 80029dc:	08003e44 	.word	0x08003e44
 80029e0:	08003e4c 	.word	0x08003e4c
 80029e4:	200001b0 	.word	0x200001b0
 80029e8:	08003e50 	.word	0x08003e50
 80029ec:	08003e54 	.word	0x08003e54
 80029f0:	08003e58 	.word	0x08003e58
 80029f4:	08003e64 	.word	0x08003e64

080029f8 <shell_add_byte>:

void shell_add_byte(uint8_t c)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	71fb      	strb	r3, [r7, #7]
	shell_ctrl.cmd[shell_ctrl.size++] = c;
 8002a02:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <shell_add_byte+0x50>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	1c5a      	adds	r2, r3, #1
 8002a08:	490f      	ldr	r1, [pc, #60]	; (8002a48 <shell_add_byte+0x50>)
 8002a0a:	640a      	str	r2, [r1, #64]	; 0x40
 8002a0c:	490e      	ldr	r1, [pc, #56]	; (8002a48 <shell_add_byte+0x50>)
 8002a0e:	79fa      	ldrb	r2, [r7, #7]
 8002a10:	54ca      	strb	r2, [r1, r3]

	// possivel comando completo encontrado
	if(c == '\n')
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	2b0a      	cmp	r3, #10
 8002a16:	d10b      	bne.n	8002a30 <shell_add_byte+0x38>
	{
		shell_ctrl.cmd[shell_ctrl.size-1] = '\0';
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <shell_add_byte+0x50>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <shell_add_byte+0x50>)
 8002a20:	2100      	movs	r1, #0
 8002a22:	54d1      	strb	r1, [r2, r3]
		shell_process();
 8002a24:	f7ff ff60 	bl	80028e8 <shell_process>
		shell_ctrl.size = 0;
 8002a28:	4b07      	ldr	r3, [pc, #28]	; (8002a48 <shell_add_byte+0x50>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40
	{
		// perda de sincronismo ou frame grande e errado
		if(shell_ctrl.size >= SHELL_UART_BUFFER_MAX)
			shell_ctrl.size = 0;
	}
}
 8002a2e:	e006      	b.n	8002a3e <shell_add_byte+0x46>
		if(shell_ctrl.size >= SHELL_UART_BUFFER_MAX)
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <shell_add_byte+0x50>)
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	2b3f      	cmp	r3, #63	; 0x3f
 8002a36:	d902      	bls.n	8002a3e <shell_add_byte+0x46>
			shell_ctrl.size = 0;
 8002a38:	4b03      	ldr	r3, [pc, #12]	; (8002a48 <shell_add_byte+0x50>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	2000016c 	.word	0x2000016c

08002a4c <shell_uart_interrupt>:

void shell_uart_interrupt(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
	uint8_t c;
	uint32_t sr;
	USART_TypeDef *h = huart1.Instance; // hardcoded, pode ser melhorado
 8002a52:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <shell_uart_interrupt+0x54>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	60bb      	str	r3, [r7, #8]

	// ler o status register e trata erros at que desapaream
	// (o manual manda ler o SR e em seguida DR em caso de erro)
	sr = h->SR;
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60fb      	str	r3, [r7, #12]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE))
 8002a5e:	e005      	b.n	8002a6c <shell_uart_interrupt+0x20>
	{
		sr = h->SR;
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	60fb      	str	r3, [r7, #12]
		c = h->DR;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	71fb      	strb	r3, [r7, #7]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f4      	bne.n	8002a60 <shell_uart_interrupt+0x14>
	}

	// se sem erros e com dado recebido ... pegar o dado e colocar no buffer
	if(sr & UART_FLAG_RXNE)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f003 0320 	and.w	r3, r3, #32
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <shell_uart_interrupt+0x4a>
	{
		c = h->DR;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	71fb      	strb	r3, [r7, #7]

		if(shell_started)
 8002a86:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <shell_uart_interrupt+0x58>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <shell_uart_interrupt+0x4a>
			shell_add_byte(c);
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ffb1 	bl	80029f8 <shell_add_byte>
	}
}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	200001c0 	.word	0x200001c0
 8002aa4:	20000168 	.word	0x20000168

08002aa8 <shell_disable_interrupts>:

void shell_disable_interrupts(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002aac:	2025      	movs	r0, #37	; 0x25
 8002aae:	f7fe f9f4 	bl	8000e9a <HAL_NVIC_DisableIRQ>
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <shell_enable_interrupts>:

void shell_enable_interrupts(void)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	af00      	add	r7, sp, #0
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2103      	movs	r1, #3
 8002abe:	2025      	movs	r0, #37	; 0x25
 8002ac0:	f7fe f9c1 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ac4:	2025      	movs	r0, #37	; 0x25
 8002ac6:	f7fe f9da 	bl	8000e7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 8002aca:	2025      	movs	r0, #37	; 0x25
 8002acc:	f7fe f9ff 	bl	8000ece <HAL_NVIC_ClearPendingIRQ>
}
 8002ad0:	bf00      	nop
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <shell_uart_init>:

void shell_uart_init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
	shell_disable_interrupts();
 8002ad8:	f7ff ffe6 	bl	8002aa8 <shell_disable_interrupts>

    // habilitando interrupcoes para casos de erro
    // (Frame error, noise error, overrun error)
    huart1.Instance->CR3 |= USART_CR3_EIE;
 8002adc:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <shell_uart_init+0x30>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <shell_uart_init+0x30>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	615a      	str	r2, [r3, #20]
    // habilitando interrupcoes para paridade e dados novos
    huart1.Instance->CR1 |= USART_CR1_PEIE | USART_CR1_RXNEIE;
 8002aec:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <shell_uart_init+0x30>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <shell_uart_init+0x30>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002afa:	60da      	str	r2, [r3, #12]

	shell_enable_interrupts();
 8002afc:	f7ff ffdb 	bl	8002ab6 <shell_enable_interrupts>
}
 8002b00:	bf00      	nop
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200001c0 	.word	0x200001c0

08002b08 <shell_init>:

void shell_init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
	shell_ctrl.size = 0;
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <shell_init+0x20>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	641a      	str	r2, [r3, #64]	; 0x40
	led_time_ms = 100;
 8002b12:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <shell_init+0x24>)
 8002b14:	2264      	movs	r2, #100	; 0x64
 8002b16:	601a      	str	r2, [r3, #0]
	shell_uart_init();
 8002b18:	f7ff ffdc 	bl	8002ad4 <shell_uart_init>

	shell_started = true;
 8002b1c:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <shell_init+0x28>)
 8002b1e:	2201      	movs	r2, #1
 8002b20:	701a      	strb	r2, [r3, #0]
}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	2000016c 	.word	0x2000016c
 8002b2c:	200001b0 	.word	0x200001b0
 8002b30:	20000168 	.word	0x20000168

08002b34 <__errno>:
 8002b34:	4b01      	ldr	r3, [pc, #4]	; (8002b3c <__errno+0x8>)
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	2000000c 	.word	0x2000000c

08002b40 <__libc_init_array>:
 8002b40:	b570      	push	{r4, r5, r6, lr}
 8002b42:	4d0d      	ldr	r5, [pc, #52]	; (8002b78 <__libc_init_array+0x38>)
 8002b44:	4c0d      	ldr	r4, [pc, #52]	; (8002b7c <__libc_init_array+0x3c>)
 8002b46:	1b64      	subs	r4, r4, r5
 8002b48:	10a4      	asrs	r4, r4, #2
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	42a6      	cmp	r6, r4
 8002b4e:	d109      	bne.n	8002b64 <__libc_init_array+0x24>
 8002b50:	4d0b      	ldr	r5, [pc, #44]	; (8002b80 <__libc_init_array+0x40>)
 8002b52:	4c0c      	ldr	r4, [pc, #48]	; (8002b84 <__libc_init_array+0x44>)
 8002b54:	f001 f958 	bl	8003e08 <_init>
 8002b58:	1b64      	subs	r4, r4, r5
 8002b5a:	10a4      	asrs	r4, r4, #2
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	42a6      	cmp	r6, r4
 8002b60:	d105      	bne.n	8002b6e <__libc_init_array+0x2e>
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
 8002b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b68:	4798      	blx	r3
 8002b6a:	3601      	adds	r6, #1
 8002b6c:	e7ee      	b.n	8002b4c <__libc_init_array+0xc>
 8002b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b72:	4798      	blx	r3
 8002b74:	3601      	adds	r6, #1
 8002b76:	e7f2      	b.n	8002b5e <__libc_init_array+0x1e>
 8002b78:	08004048 	.word	0x08004048
 8002b7c:	08004048 	.word	0x08004048
 8002b80:	08004048 	.word	0x08004048
 8002b84:	0800404c 	.word	0x0800404c

08002b88 <memset>:
 8002b88:	4402      	add	r2, r0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d100      	bne.n	8002b92 <memset+0xa>
 8002b90:	4770      	bx	lr
 8002b92:	f803 1b01 	strb.w	r1, [r3], #1
 8002b96:	e7f9      	b.n	8002b8c <memset+0x4>

08002b98 <sniprintf>:
 8002b98:	b40c      	push	{r2, r3}
 8002b9a:	b530      	push	{r4, r5, lr}
 8002b9c:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <sniprintf+0x64>)
 8002b9e:	1e0c      	subs	r4, r1, #0
 8002ba0:	681d      	ldr	r5, [r3, #0]
 8002ba2:	b09d      	sub	sp, #116	; 0x74
 8002ba4:	da08      	bge.n	8002bb8 <sniprintf+0x20>
 8002ba6:	238b      	movs	r3, #139	; 0x8b
 8002ba8:	602b      	str	r3, [r5, #0]
 8002baa:	f04f 30ff 	mov.w	r0, #4294967295
 8002bae:	b01d      	add	sp, #116	; 0x74
 8002bb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002bb4:	b002      	add	sp, #8
 8002bb6:	4770      	bx	lr
 8002bb8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002bbc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002bc0:	bf14      	ite	ne
 8002bc2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002bc6:	4623      	moveq	r3, r4
 8002bc8:	9304      	str	r3, [sp, #16]
 8002bca:	9307      	str	r3, [sp, #28]
 8002bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bd0:	9002      	str	r0, [sp, #8]
 8002bd2:	9006      	str	r0, [sp, #24]
 8002bd4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002bd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002bda:	ab21      	add	r3, sp, #132	; 0x84
 8002bdc:	a902      	add	r1, sp, #8
 8002bde:	4628      	mov	r0, r5
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	f000 f8c9 	bl	8002d78 <_svfiprintf_r>
 8002be6:	1c43      	adds	r3, r0, #1
 8002be8:	bfbc      	itt	lt
 8002bea:	238b      	movlt	r3, #139	; 0x8b
 8002bec:	602b      	strlt	r3, [r5, #0]
 8002bee:	2c00      	cmp	r4, #0
 8002bf0:	d0dd      	beq.n	8002bae <sniprintf+0x16>
 8002bf2:	9b02      	ldr	r3, [sp, #8]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	e7d9      	b.n	8002bae <sniprintf+0x16>
 8002bfa:	bf00      	nop
 8002bfc:	2000000c 	.word	0x2000000c

08002c00 <siprintf>:
 8002c00:	b40e      	push	{r1, r2, r3}
 8002c02:	b500      	push	{lr}
 8002c04:	b09c      	sub	sp, #112	; 0x70
 8002c06:	ab1d      	add	r3, sp, #116	; 0x74
 8002c08:	9002      	str	r0, [sp, #8]
 8002c0a:	9006      	str	r0, [sp, #24]
 8002c0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002c10:	4809      	ldr	r0, [pc, #36]	; (8002c38 <siprintf+0x38>)
 8002c12:	9107      	str	r1, [sp, #28]
 8002c14:	9104      	str	r1, [sp, #16]
 8002c16:	4909      	ldr	r1, [pc, #36]	; (8002c3c <siprintf+0x3c>)
 8002c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c1c:	9105      	str	r1, [sp, #20]
 8002c1e:	6800      	ldr	r0, [r0, #0]
 8002c20:	9301      	str	r3, [sp, #4]
 8002c22:	a902      	add	r1, sp, #8
 8002c24:	f000 f8a8 	bl	8002d78 <_svfiprintf_r>
 8002c28:	9b02      	ldr	r3, [sp, #8]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	b01c      	add	sp, #112	; 0x70
 8002c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c34:	b003      	add	sp, #12
 8002c36:	4770      	bx	lr
 8002c38:	2000000c 	.word	0x2000000c
 8002c3c:	ffff0208 	.word	0xffff0208

08002c40 <siscanf>:
 8002c40:	b40e      	push	{r1, r2, r3}
 8002c42:	b510      	push	{r4, lr}
 8002c44:	b09f      	sub	sp, #124	; 0x7c
 8002c46:	ac21      	add	r4, sp, #132	; 0x84
 8002c48:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002c4c:	f854 2b04 	ldr.w	r2, [r4], #4
 8002c50:	9201      	str	r2, [sp, #4]
 8002c52:	f8ad 101c 	strh.w	r1, [sp, #28]
 8002c56:	9004      	str	r0, [sp, #16]
 8002c58:	9008      	str	r0, [sp, #32]
 8002c5a:	f7fd fac1 	bl	80001e0 <strlen>
 8002c5e:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <siscanf+0x50>)
 8002c60:	9005      	str	r0, [sp, #20]
 8002c62:	9009      	str	r0, [sp, #36]	; 0x24
 8002c64:	930d      	str	r3, [sp, #52]	; 0x34
 8002c66:	480b      	ldr	r0, [pc, #44]	; (8002c94 <siscanf+0x54>)
 8002c68:	9a01      	ldr	r2, [sp, #4]
 8002c6a:	6800      	ldr	r0, [r0, #0]
 8002c6c:	9403      	str	r4, [sp, #12]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9311      	str	r3, [sp, #68]	; 0x44
 8002c72:	9316      	str	r3, [sp, #88]	; 0x58
 8002c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c78:	f8ad 301e 	strh.w	r3, [sp, #30]
 8002c7c:	a904      	add	r1, sp, #16
 8002c7e:	4623      	mov	r3, r4
 8002c80:	f000 f9d4 	bl	800302c <__ssvfiscanf_r>
 8002c84:	b01f      	add	sp, #124	; 0x7c
 8002c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c8a:	b003      	add	sp, #12
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	08002c99 	.word	0x08002c99
 8002c94:	2000000c 	.word	0x2000000c

08002c98 <__seofread>:
 8002c98:	2000      	movs	r0, #0
 8002c9a:	4770      	bx	lr

08002c9c <strncmp>:
 8002c9c:	b510      	push	{r4, lr}
 8002c9e:	b16a      	cbz	r2, 8002cbc <strncmp+0x20>
 8002ca0:	3901      	subs	r1, #1
 8002ca2:	1884      	adds	r4, r0, r2
 8002ca4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002ca8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d103      	bne.n	8002cb8 <strncmp+0x1c>
 8002cb0:	42a0      	cmp	r0, r4
 8002cb2:	d001      	beq.n	8002cb8 <strncmp+0x1c>
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f5      	bne.n	8002ca4 <strncmp+0x8>
 8002cb8:	1a98      	subs	r0, r3, r2
 8002cba:	bd10      	pop	{r4, pc}
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	e7fc      	b.n	8002cba <strncmp+0x1e>

08002cc0 <__ssputs_r>:
 8002cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cc4:	688e      	ldr	r6, [r1, #8]
 8002cc6:	429e      	cmp	r6, r3
 8002cc8:	4682      	mov	sl, r0
 8002cca:	460c      	mov	r4, r1
 8002ccc:	4690      	mov	r8, r2
 8002cce:	461f      	mov	r7, r3
 8002cd0:	d838      	bhi.n	8002d44 <__ssputs_r+0x84>
 8002cd2:	898a      	ldrh	r2, [r1, #12]
 8002cd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002cd8:	d032      	beq.n	8002d40 <__ssputs_r+0x80>
 8002cda:	6825      	ldr	r5, [r4, #0]
 8002cdc:	6909      	ldr	r1, [r1, #16]
 8002cde:	eba5 0901 	sub.w	r9, r5, r1
 8002ce2:	6965      	ldr	r5, [r4, #20]
 8002ce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002cec:	3301      	adds	r3, #1
 8002cee:	444b      	add	r3, r9
 8002cf0:	106d      	asrs	r5, r5, #1
 8002cf2:	429d      	cmp	r5, r3
 8002cf4:	bf38      	it	cc
 8002cf6:	461d      	movcc	r5, r3
 8002cf8:	0553      	lsls	r3, r2, #21
 8002cfa:	d531      	bpl.n	8002d60 <__ssputs_r+0xa0>
 8002cfc:	4629      	mov	r1, r5
 8002cfe:	f000 ffdf 	bl	8003cc0 <_malloc_r>
 8002d02:	4606      	mov	r6, r0
 8002d04:	b950      	cbnz	r0, 8002d1c <__ssputs_r+0x5c>
 8002d06:	230c      	movs	r3, #12
 8002d08:	f8ca 3000 	str.w	r3, [sl]
 8002d0c:	89a3      	ldrh	r3, [r4, #12]
 8002d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d12:	81a3      	strh	r3, [r4, #12]
 8002d14:	f04f 30ff 	mov.w	r0, #4294967295
 8002d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d1c:	6921      	ldr	r1, [r4, #16]
 8002d1e:	464a      	mov	r2, r9
 8002d20:	f000 ff56 	bl	8003bd0 <memcpy>
 8002d24:	89a3      	ldrh	r3, [r4, #12]
 8002d26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d2e:	81a3      	strh	r3, [r4, #12]
 8002d30:	6126      	str	r6, [r4, #16]
 8002d32:	6165      	str	r5, [r4, #20]
 8002d34:	444e      	add	r6, r9
 8002d36:	eba5 0509 	sub.w	r5, r5, r9
 8002d3a:	6026      	str	r6, [r4, #0]
 8002d3c:	60a5      	str	r5, [r4, #8]
 8002d3e:	463e      	mov	r6, r7
 8002d40:	42be      	cmp	r6, r7
 8002d42:	d900      	bls.n	8002d46 <__ssputs_r+0x86>
 8002d44:	463e      	mov	r6, r7
 8002d46:	4632      	mov	r2, r6
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	4641      	mov	r1, r8
 8002d4c:	f000 ff4e 	bl	8003bec <memmove>
 8002d50:	68a3      	ldr	r3, [r4, #8]
 8002d52:	6822      	ldr	r2, [r4, #0]
 8002d54:	1b9b      	subs	r3, r3, r6
 8002d56:	4432      	add	r2, r6
 8002d58:	60a3      	str	r3, [r4, #8]
 8002d5a:	6022      	str	r2, [r4, #0]
 8002d5c:	2000      	movs	r0, #0
 8002d5e:	e7db      	b.n	8002d18 <__ssputs_r+0x58>
 8002d60:	462a      	mov	r2, r5
 8002d62:	f001 f807 	bl	8003d74 <_realloc_r>
 8002d66:	4606      	mov	r6, r0
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d1e1      	bne.n	8002d30 <__ssputs_r+0x70>
 8002d6c:	6921      	ldr	r1, [r4, #16]
 8002d6e:	4650      	mov	r0, sl
 8002d70:	f000 ff56 	bl	8003c20 <_free_r>
 8002d74:	e7c7      	b.n	8002d06 <__ssputs_r+0x46>
	...

08002d78 <_svfiprintf_r>:
 8002d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d7c:	4698      	mov	r8, r3
 8002d7e:	898b      	ldrh	r3, [r1, #12]
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	b09d      	sub	sp, #116	; 0x74
 8002d84:	4607      	mov	r7, r0
 8002d86:	460d      	mov	r5, r1
 8002d88:	4614      	mov	r4, r2
 8002d8a:	d50e      	bpl.n	8002daa <_svfiprintf_r+0x32>
 8002d8c:	690b      	ldr	r3, [r1, #16]
 8002d8e:	b963      	cbnz	r3, 8002daa <_svfiprintf_r+0x32>
 8002d90:	2140      	movs	r1, #64	; 0x40
 8002d92:	f000 ff95 	bl	8003cc0 <_malloc_r>
 8002d96:	6028      	str	r0, [r5, #0]
 8002d98:	6128      	str	r0, [r5, #16]
 8002d9a:	b920      	cbnz	r0, 8002da6 <_svfiprintf_r+0x2e>
 8002d9c:	230c      	movs	r3, #12
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295
 8002da4:	e0d1      	b.n	8002f4a <_svfiprintf_r+0x1d2>
 8002da6:	2340      	movs	r3, #64	; 0x40
 8002da8:	616b      	str	r3, [r5, #20]
 8002daa:	2300      	movs	r3, #0
 8002dac:	9309      	str	r3, [sp, #36]	; 0x24
 8002dae:	2320      	movs	r3, #32
 8002db0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002db8:	2330      	movs	r3, #48	; 0x30
 8002dba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002f64 <_svfiprintf_r+0x1ec>
 8002dbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002dc2:	f04f 0901 	mov.w	r9, #1
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	469a      	mov	sl, r3
 8002dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dce:	b10a      	cbz	r2, 8002dd4 <_svfiprintf_r+0x5c>
 8002dd0:	2a25      	cmp	r2, #37	; 0x25
 8002dd2:	d1f9      	bne.n	8002dc8 <_svfiprintf_r+0x50>
 8002dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8002dd8:	d00b      	beq.n	8002df2 <_svfiprintf_r+0x7a>
 8002dda:	465b      	mov	r3, fp
 8002ddc:	4622      	mov	r2, r4
 8002dde:	4629      	mov	r1, r5
 8002de0:	4638      	mov	r0, r7
 8002de2:	f7ff ff6d 	bl	8002cc0 <__ssputs_r>
 8002de6:	3001      	adds	r0, #1
 8002de8:	f000 80aa 	beq.w	8002f40 <_svfiprintf_r+0x1c8>
 8002dec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002dee:	445a      	add	r2, fp
 8002df0:	9209      	str	r2, [sp, #36]	; 0x24
 8002df2:	f89a 3000 	ldrb.w	r3, [sl]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 80a2 	beq.w	8002f40 <_svfiprintf_r+0x1c8>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8002e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e06:	f10a 0a01 	add.w	sl, sl, #1
 8002e0a:	9304      	str	r3, [sp, #16]
 8002e0c:	9307      	str	r3, [sp, #28]
 8002e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e12:	931a      	str	r3, [sp, #104]	; 0x68
 8002e14:	4654      	mov	r4, sl
 8002e16:	2205      	movs	r2, #5
 8002e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e1c:	4851      	ldr	r0, [pc, #324]	; (8002f64 <_svfiprintf_r+0x1ec>)
 8002e1e:	f7fd f9e7 	bl	80001f0 <memchr>
 8002e22:	9a04      	ldr	r2, [sp, #16]
 8002e24:	b9d8      	cbnz	r0, 8002e5e <_svfiprintf_r+0xe6>
 8002e26:	06d0      	lsls	r0, r2, #27
 8002e28:	bf44      	itt	mi
 8002e2a:	2320      	movmi	r3, #32
 8002e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e30:	0711      	lsls	r1, r2, #28
 8002e32:	bf44      	itt	mi
 8002e34:	232b      	movmi	r3, #43	; 0x2b
 8002e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8002e3e:	2b2a      	cmp	r3, #42	; 0x2a
 8002e40:	d015      	beq.n	8002e6e <_svfiprintf_r+0xf6>
 8002e42:	9a07      	ldr	r2, [sp, #28]
 8002e44:	4654      	mov	r4, sl
 8002e46:	2000      	movs	r0, #0
 8002e48:	f04f 0c0a 	mov.w	ip, #10
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e52:	3b30      	subs	r3, #48	; 0x30
 8002e54:	2b09      	cmp	r3, #9
 8002e56:	d94e      	bls.n	8002ef6 <_svfiprintf_r+0x17e>
 8002e58:	b1b0      	cbz	r0, 8002e88 <_svfiprintf_r+0x110>
 8002e5a:	9207      	str	r2, [sp, #28]
 8002e5c:	e014      	b.n	8002e88 <_svfiprintf_r+0x110>
 8002e5e:	eba0 0308 	sub.w	r3, r0, r8
 8002e62:	fa09 f303 	lsl.w	r3, r9, r3
 8002e66:	4313      	orrs	r3, r2
 8002e68:	9304      	str	r3, [sp, #16]
 8002e6a:	46a2      	mov	sl, r4
 8002e6c:	e7d2      	b.n	8002e14 <_svfiprintf_r+0x9c>
 8002e6e:	9b03      	ldr	r3, [sp, #12]
 8002e70:	1d19      	adds	r1, r3, #4
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	9103      	str	r1, [sp, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bfbb      	ittet	lt
 8002e7a:	425b      	neglt	r3, r3
 8002e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8002e80:	9307      	strge	r3, [sp, #28]
 8002e82:	9307      	strlt	r3, [sp, #28]
 8002e84:	bfb8      	it	lt
 8002e86:	9204      	strlt	r2, [sp, #16]
 8002e88:	7823      	ldrb	r3, [r4, #0]
 8002e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8002e8c:	d10c      	bne.n	8002ea8 <_svfiprintf_r+0x130>
 8002e8e:	7863      	ldrb	r3, [r4, #1]
 8002e90:	2b2a      	cmp	r3, #42	; 0x2a
 8002e92:	d135      	bne.n	8002f00 <_svfiprintf_r+0x188>
 8002e94:	9b03      	ldr	r3, [sp, #12]
 8002e96:	1d1a      	adds	r2, r3, #4
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	9203      	str	r2, [sp, #12]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	bfb8      	it	lt
 8002ea0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ea4:	3402      	adds	r4, #2
 8002ea6:	9305      	str	r3, [sp, #20]
 8002ea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002f74 <_svfiprintf_r+0x1fc>
 8002eac:	7821      	ldrb	r1, [r4, #0]
 8002eae:	2203      	movs	r2, #3
 8002eb0:	4650      	mov	r0, sl
 8002eb2:	f7fd f99d 	bl	80001f0 <memchr>
 8002eb6:	b140      	cbz	r0, 8002eca <_svfiprintf_r+0x152>
 8002eb8:	2340      	movs	r3, #64	; 0x40
 8002eba:	eba0 000a 	sub.w	r0, r0, sl
 8002ebe:	fa03 f000 	lsl.w	r0, r3, r0
 8002ec2:	9b04      	ldr	r3, [sp, #16]
 8002ec4:	4303      	orrs	r3, r0
 8002ec6:	3401      	adds	r4, #1
 8002ec8:	9304      	str	r3, [sp, #16]
 8002eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ece:	4826      	ldr	r0, [pc, #152]	; (8002f68 <_svfiprintf_r+0x1f0>)
 8002ed0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ed4:	2206      	movs	r2, #6
 8002ed6:	f7fd f98b 	bl	80001f0 <memchr>
 8002eda:	2800      	cmp	r0, #0
 8002edc:	d038      	beq.n	8002f50 <_svfiprintf_r+0x1d8>
 8002ede:	4b23      	ldr	r3, [pc, #140]	; (8002f6c <_svfiprintf_r+0x1f4>)
 8002ee0:	bb1b      	cbnz	r3, 8002f2a <_svfiprintf_r+0x1b2>
 8002ee2:	9b03      	ldr	r3, [sp, #12]
 8002ee4:	3307      	adds	r3, #7
 8002ee6:	f023 0307 	bic.w	r3, r3, #7
 8002eea:	3308      	adds	r3, #8
 8002eec:	9303      	str	r3, [sp, #12]
 8002eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ef0:	4433      	add	r3, r6
 8002ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8002ef4:	e767      	b.n	8002dc6 <_svfiprintf_r+0x4e>
 8002ef6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002efa:	460c      	mov	r4, r1
 8002efc:	2001      	movs	r0, #1
 8002efe:	e7a5      	b.n	8002e4c <_svfiprintf_r+0xd4>
 8002f00:	2300      	movs	r3, #0
 8002f02:	3401      	adds	r4, #1
 8002f04:	9305      	str	r3, [sp, #20]
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 0c0a 	mov.w	ip, #10
 8002f0c:	4620      	mov	r0, r4
 8002f0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f12:	3a30      	subs	r2, #48	; 0x30
 8002f14:	2a09      	cmp	r2, #9
 8002f16:	d903      	bls.n	8002f20 <_svfiprintf_r+0x1a8>
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0c5      	beq.n	8002ea8 <_svfiprintf_r+0x130>
 8002f1c:	9105      	str	r1, [sp, #20]
 8002f1e:	e7c3      	b.n	8002ea8 <_svfiprintf_r+0x130>
 8002f20:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f24:	4604      	mov	r4, r0
 8002f26:	2301      	movs	r3, #1
 8002f28:	e7f0      	b.n	8002f0c <_svfiprintf_r+0x194>
 8002f2a:	ab03      	add	r3, sp, #12
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	462a      	mov	r2, r5
 8002f30:	4b0f      	ldr	r3, [pc, #60]	; (8002f70 <_svfiprintf_r+0x1f8>)
 8002f32:	a904      	add	r1, sp, #16
 8002f34:	4638      	mov	r0, r7
 8002f36:	f3af 8000 	nop.w
 8002f3a:	1c42      	adds	r2, r0, #1
 8002f3c:	4606      	mov	r6, r0
 8002f3e:	d1d6      	bne.n	8002eee <_svfiprintf_r+0x176>
 8002f40:	89ab      	ldrh	r3, [r5, #12]
 8002f42:	065b      	lsls	r3, r3, #25
 8002f44:	f53f af2c 	bmi.w	8002da0 <_svfiprintf_r+0x28>
 8002f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f4a:	b01d      	add	sp, #116	; 0x74
 8002f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f50:	ab03      	add	r3, sp, #12
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	462a      	mov	r2, r5
 8002f56:	4b06      	ldr	r3, [pc, #24]	; (8002f70 <_svfiprintf_r+0x1f8>)
 8002f58:	a904      	add	r1, sp, #16
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	f000 fa4c 	bl	80033f8 <_printf_i>
 8002f60:	e7eb      	b.n	8002f3a <_svfiprintf_r+0x1c2>
 8002f62:	bf00      	nop
 8002f64:	08003f91 	.word	0x08003f91
 8002f68:	08003f9b 	.word	0x08003f9b
 8002f6c:	00000000 	.word	0x00000000
 8002f70:	08002cc1 	.word	0x08002cc1
 8002f74:	08003f97 	.word	0x08003f97

08002f78 <_sungetc_r>:
 8002f78:	b538      	push	{r3, r4, r5, lr}
 8002f7a:	1c4b      	adds	r3, r1, #1
 8002f7c:	4614      	mov	r4, r2
 8002f7e:	d103      	bne.n	8002f88 <_sungetc_r+0x10>
 8002f80:	f04f 35ff 	mov.w	r5, #4294967295
 8002f84:	4628      	mov	r0, r5
 8002f86:	bd38      	pop	{r3, r4, r5, pc}
 8002f88:	8993      	ldrh	r3, [r2, #12]
 8002f8a:	f023 0320 	bic.w	r3, r3, #32
 8002f8e:	8193      	strh	r3, [r2, #12]
 8002f90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f92:	6852      	ldr	r2, [r2, #4]
 8002f94:	b2cd      	uxtb	r5, r1
 8002f96:	b18b      	cbz	r3, 8002fbc <_sungetc_r+0x44>
 8002f98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	dd08      	ble.n	8002fb0 <_sungetc_r+0x38>
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	1e5a      	subs	r2, r3, #1
 8002fa2:	6022      	str	r2, [r4, #0]
 8002fa4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002fa8:	6863      	ldr	r3, [r4, #4]
 8002faa:	3301      	adds	r3, #1
 8002fac:	6063      	str	r3, [r4, #4]
 8002fae:	e7e9      	b.n	8002f84 <_sungetc_r+0xc>
 8002fb0:	4621      	mov	r1, r4
 8002fb2:	f000 fdd1 	bl	8003b58 <__submore>
 8002fb6:	2800      	cmp	r0, #0
 8002fb8:	d0f1      	beq.n	8002f9e <_sungetc_r+0x26>
 8002fba:	e7e1      	b.n	8002f80 <_sungetc_r+0x8>
 8002fbc:	6921      	ldr	r1, [r4, #16]
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	b151      	cbz	r1, 8002fd8 <_sungetc_r+0x60>
 8002fc2:	4299      	cmp	r1, r3
 8002fc4:	d208      	bcs.n	8002fd8 <_sungetc_r+0x60>
 8002fc6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002fca:	42a9      	cmp	r1, r5
 8002fcc:	d104      	bne.n	8002fd8 <_sungetc_r+0x60>
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	3201      	adds	r2, #1
 8002fd2:	6023      	str	r3, [r4, #0]
 8002fd4:	6062      	str	r2, [r4, #4]
 8002fd6:	e7d5      	b.n	8002f84 <_sungetc_r+0xc>
 8002fd8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8002fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fe0:	6363      	str	r3, [r4, #52]	; 0x34
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	63a3      	str	r3, [r4, #56]	; 0x38
 8002fe6:	4623      	mov	r3, r4
 8002fe8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8002fec:	6023      	str	r3, [r4, #0]
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e7dc      	b.n	8002fac <_sungetc_r+0x34>

08002ff2 <__ssrefill_r>:
 8002ff2:	b510      	push	{r4, lr}
 8002ff4:	460c      	mov	r4, r1
 8002ff6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002ff8:	b169      	cbz	r1, 8003016 <__ssrefill_r+0x24>
 8002ffa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ffe:	4299      	cmp	r1, r3
 8003000:	d001      	beq.n	8003006 <__ssrefill_r+0x14>
 8003002:	f000 fe0d 	bl	8003c20 <_free_r>
 8003006:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003008:	6063      	str	r3, [r4, #4]
 800300a:	2000      	movs	r0, #0
 800300c:	6360      	str	r0, [r4, #52]	; 0x34
 800300e:	b113      	cbz	r3, 8003016 <__ssrefill_r+0x24>
 8003010:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003012:	6023      	str	r3, [r4, #0]
 8003014:	bd10      	pop	{r4, pc}
 8003016:	6923      	ldr	r3, [r4, #16]
 8003018:	6023      	str	r3, [r4, #0]
 800301a:	2300      	movs	r3, #0
 800301c:	6063      	str	r3, [r4, #4]
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	f043 0320 	orr.w	r3, r3, #32
 8003024:	81a3      	strh	r3, [r4, #12]
 8003026:	f04f 30ff 	mov.w	r0, #4294967295
 800302a:	e7f3      	b.n	8003014 <__ssrefill_r+0x22>

0800302c <__ssvfiscanf_r>:
 800302c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003030:	460c      	mov	r4, r1
 8003032:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8003036:	2100      	movs	r1, #0
 8003038:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800303c:	49b2      	ldr	r1, [pc, #712]	; (8003308 <__ssvfiscanf_r+0x2dc>)
 800303e:	91a0      	str	r1, [sp, #640]	; 0x280
 8003040:	f10d 0804 	add.w	r8, sp, #4
 8003044:	49b1      	ldr	r1, [pc, #708]	; (800330c <__ssvfiscanf_r+0x2e0>)
 8003046:	4fb2      	ldr	r7, [pc, #712]	; (8003310 <__ssvfiscanf_r+0x2e4>)
 8003048:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8003314 <__ssvfiscanf_r+0x2e8>
 800304c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8003050:	4606      	mov	r6, r0
 8003052:	91a1      	str	r1, [sp, #644]	; 0x284
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	f892 a000 	ldrb.w	sl, [r2]
 800305a:	f1ba 0f00 	cmp.w	sl, #0
 800305e:	f000 8151 	beq.w	8003304 <__ssvfiscanf_r+0x2d8>
 8003062:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8003066:	f013 0308 	ands.w	r3, r3, #8
 800306a:	f102 0501 	add.w	r5, r2, #1
 800306e:	d019      	beq.n	80030a4 <__ssvfiscanf_r+0x78>
 8003070:	6863      	ldr	r3, [r4, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	dd0f      	ble.n	8003096 <__ssvfiscanf_r+0x6a>
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	781a      	ldrb	r2, [r3, #0]
 800307a:	5cba      	ldrb	r2, [r7, r2]
 800307c:	0712      	lsls	r2, r2, #28
 800307e:	d401      	bmi.n	8003084 <__ssvfiscanf_r+0x58>
 8003080:	462a      	mov	r2, r5
 8003082:	e7e8      	b.n	8003056 <__ssvfiscanf_r+0x2a>
 8003084:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003086:	3201      	adds	r2, #1
 8003088:	9245      	str	r2, [sp, #276]	; 0x114
 800308a:	6862      	ldr	r2, [r4, #4]
 800308c:	3301      	adds	r3, #1
 800308e:	3a01      	subs	r2, #1
 8003090:	6062      	str	r2, [r4, #4]
 8003092:	6023      	str	r3, [r4, #0]
 8003094:	e7ec      	b.n	8003070 <__ssvfiscanf_r+0x44>
 8003096:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003098:	4621      	mov	r1, r4
 800309a:	4630      	mov	r0, r6
 800309c:	4798      	blx	r3
 800309e:	2800      	cmp	r0, #0
 80030a0:	d0e9      	beq.n	8003076 <__ssvfiscanf_r+0x4a>
 80030a2:	e7ed      	b.n	8003080 <__ssvfiscanf_r+0x54>
 80030a4:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 80030a8:	f040 8083 	bne.w	80031b2 <__ssvfiscanf_r+0x186>
 80030ac:	9341      	str	r3, [sp, #260]	; 0x104
 80030ae:	9343      	str	r3, [sp, #268]	; 0x10c
 80030b0:	7853      	ldrb	r3, [r2, #1]
 80030b2:	2b2a      	cmp	r3, #42	; 0x2a
 80030b4:	bf02      	ittt	eq
 80030b6:	2310      	moveq	r3, #16
 80030b8:	1c95      	addeq	r5, r2, #2
 80030ba:	9341      	streq	r3, [sp, #260]	; 0x104
 80030bc:	220a      	movs	r2, #10
 80030be:	46ab      	mov	fp, r5
 80030c0:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80030c4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80030c8:	2b09      	cmp	r3, #9
 80030ca:	d91d      	bls.n	8003108 <__ssvfiscanf_r+0xdc>
 80030cc:	4891      	ldr	r0, [pc, #580]	; (8003314 <__ssvfiscanf_r+0x2e8>)
 80030ce:	2203      	movs	r2, #3
 80030d0:	f7fd f88e 	bl	80001f0 <memchr>
 80030d4:	b140      	cbz	r0, 80030e8 <__ssvfiscanf_r+0xbc>
 80030d6:	2301      	movs	r3, #1
 80030d8:	eba0 0009 	sub.w	r0, r0, r9
 80030dc:	fa03 f000 	lsl.w	r0, r3, r0
 80030e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80030e2:	4318      	orrs	r0, r3
 80030e4:	9041      	str	r0, [sp, #260]	; 0x104
 80030e6:	465d      	mov	r5, fp
 80030e8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80030ec:	2b78      	cmp	r3, #120	; 0x78
 80030ee:	d806      	bhi.n	80030fe <__ssvfiscanf_r+0xd2>
 80030f0:	2b57      	cmp	r3, #87	; 0x57
 80030f2:	d810      	bhi.n	8003116 <__ssvfiscanf_r+0xea>
 80030f4:	2b25      	cmp	r3, #37	; 0x25
 80030f6:	d05c      	beq.n	80031b2 <__ssvfiscanf_r+0x186>
 80030f8:	d856      	bhi.n	80031a8 <__ssvfiscanf_r+0x17c>
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d074      	beq.n	80031e8 <__ssvfiscanf_r+0x1bc>
 80030fe:	2303      	movs	r3, #3
 8003100:	9347      	str	r3, [sp, #284]	; 0x11c
 8003102:	230a      	movs	r3, #10
 8003104:	9342      	str	r3, [sp, #264]	; 0x108
 8003106:	e081      	b.n	800320c <__ssvfiscanf_r+0x1e0>
 8003108:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800310a:	fb02 1303 	mla	r3, r2, r3, r1
 800310e:	3b30      	subs	r3, #48	; 0x30
 8003110:	9343      	str	r3, [sp, #268]	; 0x10c
 8003112:	465d      	mov	r5, fp
 8003114:	e7d3      	b.n	80030be <__ssvfiscanf_r+0x92>
 8003116:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800311a:	2a20      	cmp	r2, #32
 800311c:	d8ef      	bhi.n	80030fe <__ssvfiscanf_r+0xd2>
 800311e:	a101      	add	r1, pc, #4	; (adr r1, 8003124 <__ssvfiscanf_r+0xf8>)
 8003120:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003124:	080031f7 	.word	0x080031f7
 8003128:	080030ff 	.word	0x080030ff
 800312c:	080030ff 	.word	0x080030ff
 8003130:	08003255 	.word	0x08003255
 8003134:	080030ff 	.word	0x080030ff
 8003138:	080030ff 	.word	0x080030ff
 800313c:	080030ff 	.word	0x080030ff
 8003140:	080030ff 	.word	0x080030ff
 8003144:	080030ff 	.word	0x080030ff
 8003148:	080030ff 	.word	0x080030ff
 800314c:	080030ff 	.word	0x080030ff
 8003150:	0800326b 	.word	0x0800326b
 8003154:	08003241 	.word	0x08003241
 8003158:	080031af 	.word	0x080031af
 800315c:	080031af 	.word	0x080031af
 8003160:	080031af 	.word	0x080031af
 8003164:	080030ff 	.word	0x080030ff
 8003168:	08003245 	.word	0x08003245
 800316c:	080030ff 	.word	0x080030ff
 8003170:	080030ff 	.word	0x080030ff
 8003174:	080030ff 	.word	0x080030ff
 8003178:	080030ff 	.word	0x080030ff
 800317c:	0800327b 	.word	0x0800327b
 8003180:	0800324d 	.word	0x0800324d
 8003184:	080031ef 	.word	0x080031ef
 8003188:	080030ff 	.word	0x080030ff
 800318c:	080030ff 	.word	0x080030ff
 8003190:	08003277 	.word	0x08003277
 8003194:	080030ff 	.word	0x080030ff
 8003198:	08003241 	.word	0x08003241
 800319c:	080030ff 	.word	0x080030ff
 80031a0:	080030ff 	.word	0x080030ff
 80031a4:	080031f7 	.word	0x080031f7
 80031a8:	3b45      	subs	r3, #69	; 0x45
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d8a7      	bhi.n	80030fe <__ssvfiscanf_r+0xd2>
 80031ae:	2305      	movs	r3, #5
 80031b0:	e02b      	b.n	800320a <__ssvfiscanf_r+0x1de>
 80031b2:	6863      	ldr	r3, [r4, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	dd0d      	ble.n	80031d4 <__ssvfiscanf_r+0x1a8>
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	781a      	ldrb	r2, [r3, #0]
 80031bc:	4552      	cmp	r2, sl
 80031be:	f040 80a1 	bne.w	8003304 <__ssvfiscanf_r+0x2d8>
 80031c2:	3301      	adds	r3, #1
 80031c4:	6862      	ldr	r2, [r4, #4]
 80031c6:	6023      	str	r3, [r4, #0]
 80031c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80031ca:	3a01      	subs	r2, #1
 80031cc:	3301      	adds	r3, #1
 80031ce:	6062      	str	r2, [r4, #4]
 80031d0:	9345      	str	r3, [sp, #276]	; 0x114
 80031d2:	e755      	b.n	8003080 <__ssvfiscanf_r+0x54>
 80031d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80031d6:	4621      	mov	r1, r4
 80031d8:	4630      	mov	r0, r6
 80031da:	4798      	blx	r3
 80031dc:	2800      	cmp	r0, #0
 80031de:	d0eb      	beq.n	80031b8 <__ssvfiscanf_r+0x18c>
 80031e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80031e2:	2800      	cmp	r0, #0
 80031e4:	f040 8084 	bne.w	80032f0 <__ssvfiscanf_r+0x2c4>
 80031e8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ec:	e086      	b.n	80032fc <__ssvfiscanf_r+0x2d0>
 80031ee:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80031f0:	f042 0220 	orr.w	r2, r2, #32
 80031f4:	9241      	str	r2, [sp, #260]	; 0x104
 80031f6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80031f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fc:	9241      	str	r2, [sp, #260]	; 0x104
 80031fe:	2210      	movs	r2, #16
 8003200:	2b6f      	cmp	r3, #111	; 0x6f
 8003202:	9242      	str	r2, [sp, #264]	; 0x108
 8003204:	bf34      	ite	cc
 8003206:	2303      	movcc	r3, #3
 8003208:	2304      	movcs	r3, #4
 800320a:	9347      	str	r3, [sp, #284]	; 0x11c
 800320c:	6863      	ldr	r3, [r4, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	dd41      	ble.n	8003296 <__ssvfiscanf_r+0x26a>
 8003212:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003214:	0659      	lsls	r1, r3, #25
 8003216:	d404      	bmi.n	8003222 <__ssvfiscanf_r+0x1f6>
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	781a      	ldrb	r2, [r3, #0]
 800321c:	5cba      	ldrb	r2, [r7, r2]
 800321e:	0712      	lsls	r2, r2, #28
 8003220:	d440      	bmi.n	80032a4 <__ssvfiscanf_r+0x278>
 8003222:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003224:	2b02      	cmp	r3, #2
 8003226:	dc4f      	bgt.n	80032c8 <__ssvfiscanf_r+0x29c>
 8003228:	466b      	mov	r3, sp
 800322a:	4622      	mov	r2, r4
 800322c:	a941      	add	r1, sp, #260	; 0x104
 800322e:	4630      	mov	r0, r6
 8003230:	f000 fa08 	bl	8003644 <_scanf_chars>
 8003234:	2801      	cmp	r0, #1
 8003236:	d065      	beq.n	8003304 <__ssvfiscanf_r+0x2d8>
 8003238:	2802      	cmp	r0, #2
 800323a:	f47f af21 	bne.w	8003080 <__ssvfiscanf_r+0x54>
 800323e:	e7cf      	b.n	80031e0 <__ssvfiscanf_r+0x1b4>
 8003240:	220a      	movs	r2, #10
 8003242:	e7dd      	b.n	8003200 <__ssvfiscanf_r+0x1d4>
 8003244:	2300      	movs	r3, #0
 8003246:	9342      	str	r3, [sp, #264]	; 0x108
 8003248:	2303      	movs	r3, #3
 800324a:	e7de      	b.n	800320a <__ssvfiscanf_r+0x1de>
 800324c:	2308      	movs	r3, #8
 800324e:	9342      	str	r3, [sp, #264]	; 0x108
 8003250:	2304      	movs	r3, #4
 8003252:	e7da      	b.n	800320a <__ssvfiscanf_r+0x1de>
 8003254:	4629      	mov	r1, r5
 8003256:	4640      	mov	r0, r8
 8003258:	f000 fb40 	bl	80038dc <__sccl>
 800325c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800325e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003262:	9341      	str	r3, [sp, #260]	; 0x104
 8003264:	4605      	mov	r5, r0
 8003266:	2301      	movs	r3, #1
 8003268:	e7cf      	b.n	800320a <__ssvfiscanf_r+0x1de>
 800326a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800326c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003270:	9341      	str	r3, [sp, #260]	; 0x104
 8003272:	2300      	movs	r3, #0
 8003274:	e7c9      	b.n	800320a <__ssvfiscanf_r+0x1de>
 8003276:	2302      	movs	r3, #2
 8003278:	e7c7      	b.n	800320a <__ssvfiscanf_r+0x1de>
 800327a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800327c:	06c3      	lsls	r3, r0, #27
 800327e:	f53f aeff 	bmi.w	8003080 <__ssvfiscanf_r+0x54>
 8003282:	9b00      	ldr	r3, [sp, #0]
 8003284:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003286:	1d19      	adds	r1, r3, #4
 8003288:	9100      	str	r1, [sp, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	07c0      	lsls	r0, r0, #31
 800328e:	bf4c      	ite	mi
 8003290:	801a      	strhmi	r2, [r3, #0]
 8003292:	601a      	strpl	r2, [r3, #0]
 8003294:	e6f4      	b.n	8003080 <__ssvfiscanf_r+0x54>
 8003296:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003298:	4621      	mov	r1, r4
 800329a:	4630      	mov	r0, r6
 800329c:	4798      	blx	r3
 800329e:	2800      	cmp	r0, #0
 80032a0:	d0b7      	beq.n	8003212 <__ssvfiscanf_r+0x1e6>
 80032a2:	e79d      	b.n	80031e0 <__ssvfiscanf_r+0x1b4>
 80032a4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80032a6:	3201      	adds	r2, #1
 80032a8:	9245      	str	r2, [sp, #276]	; 0x114
 80032aa:	6862      	ldr	r2, [r4, #4]
 80032ac:	3a01      	subs	r2, #1
 80032ae:	2a00      	cmp	r2, #0
 80032b0:	6062      	str	r2, [r4, #4]
 80032b2:	dd02      	ble.n	80032ba <__ssvfiscanf_r+0x28e>
 80032b4:	3301      	adds	r3, #1
 80032b6:	6023      	str	r3, [r4, #0]
 80032b8:	e7ae      	b.n	8003218 <__ssvfiscanf_r+0x1ec>
 80032ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80032bc:	4621      	mov	r1, r4
 80032be:	4630      	mov	r0, r6
 80032c0:	4798      	blx	r3
 80032c2:	2800      	cmp	r0, #0
 80032c4:	d0a8      	beq.n	8003218 <__ssvfiscanf_r+0x1ec>
 80032c6:	e78b      	b.n	80031e0 <__ssvfiscanf_r+0x1b4>
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	dc06      	bgt.n	80032da <__ssvfiscanf_r+0x2ae>
 80032cc:	466b      	mov	r3, sp
 80032ce:	4622      	mov	r2, r4
 80032d0:	a941      	add	r1, sp, #260	; 0x104
 80032d2:	4630      	mov	r0, r6
 80032d4:	f000 fa0e 	bl	80036f4 <_scanf_i>
 80032d8:	e7ac      	b.n	8003234 <__ssvfiscanf_r+0x208>
 80032da:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <__ssvfiscanf_r+0x2ec>)
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f43f aecf 	beq.w	8003080 <__ssvfiscanf_r+0x54>
 80032e2:	466b      	mov	r3, sp
 80032e4:	4622      	mov	r2, r4
 80032e6:	a941      	add	r1, sp, #260	; 0x104
 80032e8:	4630      	mov	r0, r6
 80032ea:	f3af 8000 	nop.w
 80032ee:	e7a1      	b.n	8003234 <__ssvfiscanf_r+0x208>
 80032f0:	89a3      	ldrh	r3, [r4, #12]
 80032f2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80032f6:	bf18      	it	ne
 80032f8:	f04f 30ff 	movne.w	r0, #4294967295
 80032fc:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8003300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003304:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003306:	e7f9      	b.n	80032fc <__ssvfiscanf_r+0x2d0>
 8003308:	08002f79 	.word	0x08002f79
 800330c:	08002ff3 	.word	0x08002ff3
 8003310:	08003e91 	.word	0x08003e91
 8003314:	08003f97 	.word	0x08003f97
 8003318:	00000000 	.word	0x00000000

0800331c <_printf_common>:
 800331c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003320:	4616      	mov	r6, r2
 8003322:	4699      	mov	r9, r3
 8003324:	688a      	ldr	r2, [r1, #8]
 8003326:	690b      	ldr	r3, [r1, #16]
 8003328:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800332c:	4293      	cmp	r3, r2
 800332e:	bfb8      	it	lt
 8003330:	4613      	movlt	r3, r2
 8003332:	6033      	str	r3, [r6, #0]
 8003334:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003338:	4607      	mov	r7, r0
 800333a:	460c      	mov	r4, r1
 800333c:	b10a      	cbz	r2, 8003342 <_printf_common+0x26>
 800333e:	3301      	adds	r3, #1
 8003340:	6033      	str	r3, [r6, #0]
 8003342:	6823      	ldr	r3, [r4, #0]
 8003344:	0699      	lsls	r1, r3, #26
 8003346:	bf42      	ittt	mi
 8003348:	6833      	ldrmi	r3, [r6, #0]
 800334a:	3302      	addmi	r3, #2
 800334c:	6033      	strmi	r3, [r6, #0]
 800334e:	6825      	ldr	r5, [r4, #0]
 8003350:	f015 0506 	ands.w	r5, r5, #6
 8003354:	d106      	bne.n	8003364 <_printf_common+0x48>
 8003356:	f104 0a19 	add.w	sl, r4, #25
 800335a:	68e3      	ldr	r3, [r4, #12]
 800335c:	6832      	ldr	r2, [r6, #0]
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	42ab      	cmp	r3, r5
 8003362:	dc26      	bgt.n	80033b2 <_printf_common+0x96>
 8003364:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003368:	1e13      	subs	r3, r2, #0
 800336a:	6822      	ldr	r2, [r4, #0]
 800336c:	bf18      	it	ne
 800336e:	2301      	movne	r3, #1
 8003370:	0692      	lsls	r2, r2, #26
 8003372:	d42b      	bmi.n	80033cc <_printf_common+0xb0>
 8003374:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003378:	4649      	mov	r1, r9
 800337a:	4638      	mov	r0, r7
 800337c:	47c0      	blx	r8
 800337e:	3001      	adds	r0, #1
 8003380:	d01e      	beq.n	80033c0 <_printf_common+0xa4>
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	68e5      	ldr	r5, [r4, #12]
 8003386:	6832      	ldr	r2, [r6, #0]
 8003388:	f003 0306 	and.w	r3, r3, #6
 800338c:	2b04      	cmp	r3, #4
 800338e:	bf08      	it	eq
 8003390:	1aad      	subeq	r5, r5, r2
 8003392:	68a3      	ldr	r3, [r4, #8]
 8003394:	6922      	ldr	r2, [r4, #16]
 8003396:	bf0c      	ite	eq
 8003398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800339c:	2500      	movne	r5, #0
 800339e:	4293      	cmp	r3, r2
 80033a0:	bfc4      	itt	gt
 80033a2:	1a9b      	subgt	r3, r3, r2
 80033a4:	18ed      	addgt	r5, r5, r3
 80033a6:	2600      	movs	r6, #0
 80033a8:	341a      	adds	r4, #26
 80033aa:	42b5      	cmp	r5, r6
 80033ac:	d11a      	bne.n	80033e4 <_printf_common+0xc8>
 80033ae:	2000      	movs	r0, #0
 80033b0:	e008      	b.n	80033c4 <_printf_common+0xa8>
 80033b2:	2301      	movs	r3, #1
 80033b4:	4652      	mov	r2, sl
 80033b6:	4649      	mov	r1, r9
 80033b8:	4638      	mov	r0, r7
 80033ba:	47c0      	blx	r8
 80033bc:	3001      	adds	r0, #1
 80033be:	d103      	bne.n	80033c8 <_printf_common+0xac>
 80033c0:	f04f 30ff 	mov.w	r0, #4294967295
 80033c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033c8:	3501      	adds	r5, #1
 80033ca:	e7c6      	b.n	800335a <_printf_common+0x3e>
 80033cc:	18e1      	adds	r1, r4, r3
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	2030      	movs	r0, #48	; 0x30
 80033d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033d6:	4422      	add	r2, r4
 80033d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033e0:	3302      	adds	r3, #2
 80033e2:	e7c7      	b.n	8003374 <_printf_common+0x58>
 80033e4:	2301      	movs	r3, #1
 80033e6:	4622      	mov	r2, r4
 80033e8:	4649      	mov	r1, r9
 80033ea:	4638      	mov	r0, r7
 80033ec:	47c0      	blx	r8
 80033ee:	3001      	adds	r0, #1
 80033f0:	d0e6      	beq.n	80033c0 <_printf_common+0xa4>
 80033f2:	3601      	adds	r6, #1
 80033f4:	e7d9      	b.n	80033aa <_printf_common+0x8e>
	...

080033f8 <_printf_i>:
 80033f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80033fc:	460c      	mov	r4, r1
 80033fe:	4691      	mov	r9, r2
 8003400:	7e27      	ldrb	r7, [r4, #24]
 8003402:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003404:	2f78      	cmp	r7, #120	; 0x78
 8003406:	4680      	mov	r8, r0
 8003408:	469a      	mov	sl, r3
 800340a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800340e:	d807      	bhi.n	8003420 <_printf_i+0x28>
 8003410:	2f62      	cmp	r7, #98	; 0x62
 8003412:	d80a      	bhi.n	800342a <_printf_i+0x32>
 8003414:	2f00      	cmp	r7, #0
 8003416:	f000 80d8 	beq.w	80035ca <_printf_i+0x1d2>
 800341a:	2f58      	cmp	r7, #88	; 0x58
 800341c:	f000 80a3 	beq.w	8003566 <_printf_i+0x16e>
 8003420:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003424:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003428:	e03a      	b.n	80034a0 <_printf_i+0xa8>
 800342a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800342e:	2b15      	cmp	r3, #21
 8003430:	d8f6      	bhi.n	8003420 <_printf_i+0x28>
 8003432:	a001      	add	r0, pc, #4	; (adr r0, 8003438 <_printf_i+0x40>)
 8003434:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003438:	08003491 	.word	0x08003491
 800343c:	080034a5 	.word	0x080034a5
 8003440:	08003421 	.word	0x08003421
 8003444:	08003421 	.word	0x08003421
 8003448:	08003421 	.word	0x08003421
 800344c:	08003421 	.word	0x08003421
 8003450:	080034a5 	.word	0x080034a5
 8003454:	08003421 	.word	0x08003421
 8003458:	08003421 	.word	0x08003421
 800345c:	08003421 	.word	0x08003421
 8003460:	08003421 	.word	0x08003421
 8003464:	080035b1 	.word	0x080035b1
 8003468:	080034d5 	.word	0x080034d5
 800346c:	08003593 	.word	0x08003593
 8003470:	08003421 	.word	0x08003421
 8003474:	08003421 	.word	0x08003421
 8003478:	080035d3 	.word	0x080035d3
 800347c:	08003421 	.word	0x08003421
 8003480:	080034d5 	.word	0x080034d5
 8003484:	08003421 	.word	0x08003421
 8003488:	08003421 	.word	0x08003421
 800348c:	0800359b 	.word	0x0800359b
 8003490:	680b      	ldr	r3, [r1, #0]
 8003492:	1d1a      	adds	r2, r3, #4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	600a      	str	r2, [r1, #0]
 8003498:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800349c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0a3      	b.n	80035ec <_printf_i+0x1f4>
 80034a4:	6825      	ldr	r5, [r4, #0]
 80034a6:	6808      	ldr	r0, [r1, #0]
 80034a8:	062e      	lsls	r6, r5, #24
 80034aa:	f100 0304 	add.w	r3, r0, #4
 80034ae:	d50a      	bpl.n	80034c6 <_printf_i+0xce>
 80034b0:	6805      	ldr	r5, [r0, #0]
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	2d00      	cmp	r5, #0
 80034b6:	da03      	bge.n	80034c0 <_printf_i+0xc8>
 80034b8:	232d      	movs	r3, #45	; 0x2d
 80034ba:	426d      	negs	r5, r5
 80034bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034c0:	485e      	ldr	r0, [pc, #376]	; (800363c <_printf_i+0x244>)
 80034c2:	230a      	movs	r3, #10
 80034c4:	e019      	b.n	80034fa <_printf_i+0x102>
 80034c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80034ca:	6805      	ldr	r5, [r0, #0]
 80034cc:	600b      	str	r3, [r1, #0]
 80034ce:	bf18      	it	ne
 80034d0:	b22d      	sxthne	r5, r5
 80034d2:	e7ef      	b.n	80034b4 <_printf_i+0xbc>
 80034d4:	680b      	ldr	r3, [r1, #0]
 80034d6:	6825      	ldr	r5, [r4, #0]
 80034d8:	1d18      	adds	r0, r3, #4
 80034da:	6008      	str	r0, [r1, #0]
 80034dc:	0628      	lsls	r0, r5, #24
 80034de:	d501      	bpl.n	80034e4 <_printf_i+0xec>
 80034e0:	681d      	ldr	r5, [r3, #0]
 80034e2:	e002      	b.n	80034ea <_printf_i+0xf2>
 80034e4:	0669      	lsls	r1, r5, #25
 80034e6:	d5fb      	bpl.n	80034e0 <_printf_i+0xe8>
 80034e8:	881d      	ldrh	r5, [r3, #0]
 80034ea:	4854      	ldr	r0, [pc, #336]	; (800363c <_printf_i+0x244>)
 80034ec:	2f6f      	cmp	r7, #111	; 0x6f
 80034ee:	bf0c      	ite	eq
 80034f0:	2308      	moveq	r3, #8
 80034f2:	230a      	movne	r3, #10
 80034f4:	2100      	movs	r1, #0
 80034f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80034fa:	6866      	ldr	r6, [r4, #4]
 80034fc:	60a6      	str	r6, [r4, #8]
 80034fe:	2e00      	cmp	r6, #0
 8003500:	bfa2      	ittt	ge
 8003502:	6821      	ldrge	r1, [r4, #0]
 8003504:	f021 0104 	bicge.w	r1, r1, #4
 8003508:	6021      	strge	r1, [r4, #0]
 800350a:	b90d      	cbnz	r5, 8003510 <_printf_i+0x118>
 800350c:	2e00      	cmp	r6, #0
 800350e:	d04d      	beq.n	80035ac <_printf_i+0x1b4>
 8003510:	4616      	mov	r6, r2
 8003512:	fbb5 f1f3 	udiv	r1, r5, r3
 8003516:	fb03 5711 	mls	r7, r3, r1, r5
 800351a:	5dc7      	ldrb	r7, [r0, r7]
 800351c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003520:	462f      	mov	r7, r5
 8003522:	42bb      	cmp	r3, r7
 8003524:	460d      	mov	r5, r1
 8003526:	d9f4      	bls.n	8003512 <_printf_i+0x11a>
 8003528:	2b08      	cmp	r3, #8
 800352a:	d10b      	bne.n	8003544 <_printf_i+0x14c>
 800352c:	6823      	ldr	r3, [r4, #0]
 800352e:	07df      	lsls	r7, r3, #31
 8003530:	d508      	bpl.n	8003544 <_printf_i+0x14c>
 8003532:	6923      	ldr	r3, [r4, #16]
 8003534:	6861      	ldr	r1, [r4, #4]
 8003536:	4299      	cmp	r1, r3
 8003538:	bfde      	ittt	le
 800353a:	2330      	movle	r3, #48	; 0x30
 800353c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003540:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003544:	1b92      	subs	r2, r2, r6
 8003546:	6122      	str	r2, [r4, #16]
 8003548:	f8cd a000 	str.w	sl, [sp]
 800354c:	464b      	mov	r3, r9
 800354e:	aa03      	add	r2, sp, #12
 8003550:	4621      	mov	r1, r4
 8003552:	4640      	mov	r0, r8
 8003554:	f7ff fee2 	bl	800331c <_printf_common>
 8003558:	3001      	adds	r0, #1
 800355a:	d14c      	bne.n	80035f6 <_printf_i+0x1fe>
 800355c:	f04f 30ff 	mov.w	r0, #4294967295
 8003560:	b004      	add	sp, #16
 8003562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003566:	4835      	ldr	r0, [pc, #212]	; (800363c <_printf_i+0x244>)
 8003568:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800356c:	6823      	ldr	r3, [r4, #0]
 800356e:	680e      	ldr	r6, [r1, #0]
 8003570:	061f      	lsls	r7, r3, #24
 8003572:	f856 5b04 	ldr.w	r5, [r6], #4
 8003576:	600e      	str	r6, [r1, #0]
 8003578:	d514      	bpl.n	80035a4 <_printf_i+0x1ac>
 800357a:	07d9      	lsls	r1, r3, #31
 800357c:	bf44      	itt	mi
 800357e:	f043 0320 	orrmi.w	r3, r3, #32
 8003582:	6023      	strmi	r3, [r4, #0]
 8003584:	b91d      	cbnz	r5, 800358e <_printf_i+0x196>
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	f023 0320 	bic.w	r3, r3, #32
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	2310      	movs	r3, #16
 8003590:	e7b0      	b.n	80034f4 <_printf_i+0xfc>
 8003592:	6823      	ldr	r3, [r4, #0]
 8003594:	f043 0320 	orr.w	r3, r3, #32
 8003598:	6023      	str	r3, [r4, #0]
 800359a:	2378      	movs	r3, #120	; 0x78
 800359c:	4828      	ldr	r0, [pc, #160]	; (8003640 <_printf_i+0x248>)
 800359e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035a2:	e7e3      	b.n	800356c <_printf_i+0x174>
 80035a4:	065e      	lsls	r6, r3, #25
 80035a6:	bf48      	it	mi
 80035a8:	b2ad      	uxthmi	r5, r5
 80035aa:	e7e6      	b.n	800357a <_printf_i+0x182>
 80035ac:	4616      	mov	r6, r2
 80035ae:	e7bb      	b.n	8003528 <_printf_i+0x130>
 80035b0:	680b      	ldr	r3, [r1, #0]
 80035b2:	6826      	ldr	r6, [r4, #0]
 80035b4:	6960      	ldr	r0, [r4, #20]
 80035b6:	1d1d      	adds	r5, r3, #4
 80035b8:	600d      	str	r5, [r1, #0]
 80035ba:	0635      	lsls	r5, r6, #24
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	d501      	bpl.n	80035c4 <_printf_i+0x1cc>
 80035c0:	6018      	str	r0, [r3, #0]
 80035c2:	e002      	b.n	80035ca <_printf_i+0x1d2>
 80035c4:	0671      	lsls	r1, r6, #25
 80035c6:	d5fb      	bpl.n	80035c0 <_printf_i+0x1c8>
 80035c8:	8018      	strh	r0, [r3, #0]
 80035ca:	2300      	movs	r3, #0
 80035cc:	6123      	str	r3, [r4, #16]
 80035ce:	4616      	mov	r6, r2
 80035d0:	e7ba      	b.n	8003548 <_printf_i+0x150>
 80035d2:	680b      	ldr	r3, [r1, #0]
 80035d4:	1d1a      	adds	r2, r3, #4
 80035d6:	600a      	str	r2, [r1, #0]
 80035d8:	681e      	ldr	r6, [r3, #0]
 80035da:	6862      	ldr	r2, [r4, #4]
 80035dc:	2100      	movs	r1, #0
 80035de:	4630      	mov	r0, r6
 80035e0:	f7fc fe06 	bl	80001f0 <memchr>
 80035e4:	b108      	cbz	r0, 80035ea <_printf_i+0x1f2>
 80035e6:	1b80      	subs	r0, r0, r6
 80035e8:	6060      	str	r0, [r4, #4]
 80035ea:	6863      	ldr	r3, [r4, #4]
 80035ec:	6123      	str	r3, [r4, #16]
 80035ee:	2300      	movs	r3, #0
 80035f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035f4:	e7a8      	b.n	8003548 <_printf_i+0x150>
 80035f6:	6923      	ldr	r3, [r4, #16]
 80035f8:	4632      	mov	r2, r6
 80035fa:	4649      	mov	r1, r9
 80035fc:	4640      	mov	r0, r8
 80035fe:	47d0      	blx	sl
 8003600:	3001      	adds	r0, #1
 8003602:	d0ab      	beq.n	800355c <_printf_i+0x164>
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	079b      	lsls	r3, r3, #30
 8003608:	d413      	bmi.n	8003632 <_printf_i+0x23a>
 800360a:	68e0      	ldr	r0, [r4, #12]
 800360c:	9b03      	ldr	r3, [sp, #12]
 800360e:	4298      	cmp	r0, r3
 8003610:	bfb8      	it	lt
 8003612:	4618      	movlt	r0, r3
 8003614:	e7a4      	b.n	8003560 <_printf_i+0x168>
 8003616:	2301      	movs	r3, #1
 8003618:	4632      	mov	r2, r6
 800361a:	4649      	mov	r1, r9
 800361c:	4640      	mov	r0, r8
 800361e:	47d0      	blx	sl
 8003620:	3001      	adds	r0, #1
 8003622:	d09b      	beq.n	800355c <_printf_i+0x164>
 8003624:	3501      	adds	r5, #1
 8003626:	68e3      	ldr	r3, [r4, #12]
 8003628:	9903      	ldr	r1, [sp, #12]
 800362a:	1a5b      	subs	r3, r3, r1
 800362c:	42ab      	cmp	r3, r5
 800362e:	dcf2      	bgt.n	8003616 <_printf_i+0x21e>
 8003630:	e7eb      	b.n	800360a <_printf_i+0x212>
 8003632:	2500      	movs	r5, #0
 8003634:	f104 0619 	add.w	r6, r4, #25
 8003638:	e7f5      	b.n	8003626 <_printf_i+0x22e>
 800363a:	bf00      	nop
 800363c:	08003fa2 	.word	0x08003fa2
 8003640:	08003fb3 	.word	0x08003fb3

08003644 <_scanf_chars>:
 8003644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003648:	4615      	mov	r5, r2
 800364a:	688a      	ldr	r2, [r1, #8]
 800364c:	4680      	mov	r8, r0
 800364e:	460c      	mov	r4, r1
 8003650:	b932      	cbnz	r2, 8003660 <_scanf_chars+0x1c>
 8003652:	698a      	ldr	r2, [r1, #24]
 8003654:	2a00      	cmp	r2, #0
 8003656:	bf0c      	ite	eq
 8003658:	2201      	moveq	r2, #1
 800365a:	f04f 32ff 	movne.w	r2, #4294967295
 800365e:	608a      	str	r2, [r1, #8]
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80036f0 <_scanf_chars+0xac>
 8003666:	06d1      	lsls	r1, r2, #27
 8003668:	bf5f      	itttt	pl
 800366a:	681a      	ldrpl	r2, [r3, #0]
 800366c:	1d11      	addpl	r1, r2, #4
 800366e:	6019      	strpl	r1, [r3, #0]
 8003670:	6816      	ldrpl	r6, [r2, #0]
 8003672:	2700      	movs	r7, #0
 8003674:	69a0      	ldr	r0, [r4, #24]
 8003676:	b188      	cbz	r0, 800369c <_scanf_chars+0x58>
 8003678:	2801      	cmp	r0, #1
 800367a:	d107      	bne.n	800368c <_scanf_chars+0x48>
 800367c:	682b      	ldr	r3, [r5, #0]
 800367e:	781a      	ldrb	r2, [r3, #0]
 8003680:	6963      	ldr	r3, [r4, #20]
 8003682:	5c9b      	ldrb	r3, [r3, r2]
 8003684:	b953      	cbnz	r3, 800369c <_scanf_chars+0x58>
 8003686:	bb27      	cbnz	r7, 80036d2 <_scanf_chars+0x8e>
 8003688:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800368c:	2802      	cmp	r0, #2
 800368e:	d120      	bne.n	80036d2 <_scanf_chars+0x8e>
 8003690:	682b      	ldr	r3, [r5, #0]
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	f813 3009 	ldrb.w	r3, [r3, r9]
 8003698:	071b      	lsls	r3, r3, #28
 800369a:	d41a      	bmi.n	80036d2 <_scanf_chars+0x8e>
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	06da      	lsls	r2, r3, #27
 80036a0:	bf5e      	ittt	pl
 80036a2:	682b      	ldrpl	r3, [r5, #0]
 80036a4:	781b      	ldrbpl	r3, [r3, #0]
 80036a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80036aa:	682a      	ldr	r2, [r5, #0]
 80036ac:	686b      	ldr	r3, [r5, #4]
 80036ae:	3201      	adds	r2, #1
 80036b0:	602a      	str	r2, [r5, #0]
 80036b2:	68a2      	ldr	r2, [r4, #8]
 80036b4:	3b01      	subs	r3, #1
 80036b6:	3a01      	subs	r2, #1
 80036b8:	606b      	str	r3, [r5, #4]
 80036ba:	3701      	adds	r7, #1
 80036bc:	60a2      	str	r2, [r4, #8]
 80036be:	b142      	cbz	r2, 80036d2 <_scanf_chars+0x8e>
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	dcd7      	bgt.n	8003674 <_scanf_chars+0x30>
 80036c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80036c8:	4629      	mov	r1, r5
 80036ca:	4640      	mov	r0, r8
 80036cc:	4798      	blx	r3
 80036ce:	2800      	cmp	r0, #0
 80036d0:	d0d0      	beq.n	8003674 <_scanf_chars+0x30>
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	f013 0310 	ands.w	r3, r3, #16
 80036d8:	d105      	bne.n	80036e6 <_scanf_chars+0xa2>
 80036da:	68e2      	ldr	r2, [r4, #12]
 80036dc:	3201      	adds	r2, #1
 80036de:	60e2      	str	r2, [r4, #12]
 80036e0:	69a2      	ldr	r2, [r4, #24]
 80036e2:	b102      	cbz	r2, 80036e6 <_scanf_chars+0xa2>
 80036e4:	7033      	strb	r3, [r6, #0]
 80036e6:	6923      	ldr	r3, [r4, #16]
 80036e8:	441f      	add	r7, r3
 80036ea:	6127      	str	r7, [r4, #16]
 80036ec:	2000      	movs	r0, #0
 80036ee:	e7cb      	b.n	8003688 <_scanf_chars+0x44>
 80036f0:	08003e91 	.word	0x08003e91

080036f4 <_scanf_i>:
 80036f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036f8:	4698      	mov	r8, r3
 80036fa:	4b74      	ldr	r3, [pc, #464]	; (80038cc <_scanf_i+0x1d8>)
 80036fc:	460c      	mov	r4, r1
 80036fe:	4682      	mov	sl, r0
 8003700:	4616      	mov	r6, r2
 8003702:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003706:	b087      	sub	sp, #28
 8003708:	ab03      	add	r3, sp, #12
 800370a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800370e:	4b70      	ldr	r3, [pc, #448]	; (80038d0 <_scanf_i+0x1dc>)
 8003710:	69a1      	ldr	r1, [r4, #24]
 8003712:	4a70      	ldr	r2, [pc, #448]	; (80038d4 <_scanf_i+0x1e0>)
 8003714:	2903      	cmp	r1, #3
 8003716:	bf18      	it	ne
 8003718:	461a      	movne	r2, r3
 800371a:	68a3      	ldr	r3, [r4, #8]
 800371c:	9201      	str	r2, [sp, #4]
 800371e:	1e5a      	subs	r2, r3, #1
 8003720:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003724:	bf88      	it	hi
 8003726:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800372a:	4627      	mov	r7, r4
 800372c:	bf82      	ittt	hi
 800372e:	eb03 0905 	addhi.w	r9, r3, r5
 8003732:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003736:	60a3      	strhi	r3, [r4, #8]
 8003738:	f857 3b1c 	ldr.w	r3, [r7], #28
 800373c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003740:	bf98      	it	ls
 8003742:	f04f 0900 	movls.w	r9, #0
 8003746:	6023      	str	r3, [r4, #0]
 8003748:	463d      	mov	r5, r7
 800374a:	f04f 0b00 	mov.w	fp, #0
 800374e:	6831      	ldr	r1, [r6, #0]
 8003750:	ab03      	add	r3, sp, #12
 8003752:	7809      	ldrb	r1, [r1, #0]
 8003754:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003758:	2202      	movs	r2, #2
 800375a:	f7fc fd49 	bl	80001f0 <memchr>
 800375e:	b328      	cbz	r0, 80037ac <_scanf_i+0xb8>
 8003760:	f1bb 0f01 	cmp.w	fp, #1
 8003764:	d159      	bne.n	800381a <_scanf_i+0x126>
 8003766:	6862      	ldr	r2, [r4, #4]
 8003768:	b92a      	cbnz	r2, 8003776 <_scanf_i+0x82>
 800376a:	6822      	ldr	r2, [r4, #0]
 800376c:	2308      	movs	r3, #8
 800376e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003772:	6063      	str	r3, [r4, #4]
 8003774:	6022      	str	r2, [r4, #0]
 8003776:	6822      	ldr	r2, [r4, #0]
 8003778:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800377c:	6022      	str	r2, [r4, #0]
 800377e:	68a2      	ldr	r2, [r4, #8]
 8003780:	1e51      	subs	r1, r2, #1
 8003782:	60a1      	str	r1, [r4, #8]
 8003784:	b192      	cbz	r2, 80037ac <_scanf_i+0xb8>
 8003786:	6832      	ldr	r2, [r6, #0]
 8003788:	1c51      	adds	r1, r2, #1
 800378a:	6031      	str	r1, [r6, #0]
 800378c:	7812      	ldrb	r2, [r2, #0]
 800378e:	f805 2b01 	strb.w	r2, [r5], #1
 8003792:	6872      	ldr	r2, [r6, #4]
 8003794:	3a01      	subs	r2, #1
 8003796:	2a00      	cmp	r2, #0
 8003798:	6072      	str	r2, [r6, #4]
 800379a:	dc07      	bgt.n	80037ac <_scanf_i+0xb8>
 800379c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80037a0:	4631      	mov	r1, r6
 80037a2:	4650      	mov	r0, sl
 80037a4:	4790      	blx	r2
 80037a6:	2800      	cmp	r0, #0
 80037a8:	f040 8085 	bne.w	80038b6 <_scanf_i+0x1c2>
 80037ac:	f10b 0b01 	add.w	fp, fp, #1
 80037b0:	f1bb 0f03 	cmp.w	fp, #3
 80037b4:	d1cb      	bne.n	800374e <_scanf_i+0x5a>
 80037b6:	6863      	ldr	r3, [r4, #4]
 80037b8:	b90b      	cbnz	r3, 80037be <_scanf_i+0xca>
 80037ba:	230a      	movs	r3, #10
 80037bc:	6063      	str	r3, [r4, #4]
 80037be:	6863      	ldr	r3, [r4, #4]
 80037c0:	4945      	ldr	r1, [pc, #276]	; (80038d8 <_scanf_i+0x1e4>)
 80037c2:	6960      	ldr	r0, [r4, #20]
 80037c4:	1ac9      	subs	r1, r1, r3
 80037c6:	f000 f889 	bl	80038dc <__sccl>
 80037ca:	f04f 0b00 	mov.w	fp, #0
 80037ce:	68a3      	ldr	r3, [r4, #8]
 80037d0:	6822      	ldr	r2, [r4, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d03d      	beq.n	8003852 <_scanf_i+0x15e>
 80037d6:	6831      	ldr	r1, [r6, #0]
 80037d8:	6960      	ldr	r0, [r4, #20]
 80037da:	f891 c000 	ldrb.w	ip, [r1]
 80037de:	f810 000c 	ldrb.w	r0, [r0, ip]
 80037e2:	2800      	cmp	r0, #0
 80037e4:	d035      	beq.n	8003852 <_scanf_i+0x15e>
 80037e6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80037ea:	d124      	bne.n	8003836 <_scanf_i+0x142>
 80037ec:	0510      	lsls	r0, r2, #20
 80037ee:	d522      	bpl.n	8003836 <_scanf_i+0x142>
 80037f0:	f10b 0b01 	add.w	fp, fp, #1
 80037f4:	f1b9 0f00 	cmp.w	r9, #0
 80037f8:	d003      	beq.n	8003802 <_scanf_i+0x10e>
 80037fa:	3301      	adds	r3, #1
 80037fc:	f109 39ff 	add.w	r9, r9, #4294967295
 8003800:	60a3      	str	r3, [r4, #8]
 8003802:	6873      	ldr	r3, [r6, #4]
 8003804:	3b01      	subs	r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	6073      	str	r3, [r6, #4]
 800380a:	dd1b      	ble.n	8003844 <_scanf_i+0x150>
 800380c:	6833      	ldr	r3, [r6, #0]
 800380e:	3301      	adds	r3, #1
 8003810:	6033      	str	r3, [r6, #0]
 8003812:	68a3      	ldr	r3, [r4, #8]
 8003814:	3b01      	subs	r3, #1
 8003816:	60a3      	str	r3, [r4, #8]
 8003818:	e7d9      	b.n	80037ce <_scanf_i+0xda>
 800381a:	f1bb 0f02 	cmp.w	fp, #2
 800381e:	d1ae      	bne.n	800377e <_scanf_i+0x8a>
 8003820:	6822      	ldr	r2, [r4, #0]
 8003822:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003826:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800382a:	d1bf      	bne.n	80037ac <_scanf_i+0xb8>
 800382c:	2310      	movs	r3, #16
 800382e:	6063      	str	r3, [r4, #4]
 8003830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003834:	e7a2      	b.n	800377c <_scanf_i+0x88>
 8003836:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800383a:	6022      	str	r2, [r4, #0]
 800383c:	780b      	ldrb	r3, [r1, #0]
 800383e:	f805 3b01 	strb.w	r3, [r5], #1
 8003842:	e7de      	b.n	8003802 <_scanf_i+0x10e>
 8003844:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003848:	4631      	mov	r1, r6
 800384a:	4650      	mov	r0, sl
 800384c:	4798      	blx	r3
 800384e:	2800      	cmp	r0, #0
 8003850:	d0df      	beq.n	8003812 <_scanf_i+0x11e>
 8003852:	6823      	ldr	r3, [r4, #0]
 8003854:	05d9      	lsls	r1, r3, #23
 8003856:	d50d      	bpl.n	8003874 <_scanf_i+0x180>
 8003858:	42bd      	cmp	r5, r7
 800385a:	d909      	bls.n	8003870 <_scanf_i+0x17c>
 800385c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003860:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003864:	4632      	mov	r2, r6
 8003866:	4650      	mov	r0, sl
 8003868:	4798      	blx	r3
 800386a:	f105 39ff 	add.w	r9, r5, #4294967295
 800386e:	464d      	mov	r5, r9
 8003870:	42bd      	cmp	r5, r7
 8003872:	d028      	beq.n	80038c6 <_scanf_i+0x1d2>
 8003874:	6822      	ldr	r2, [r4, #0]
 8003876:	f012 0210 	ands.w	r2, r2, #16
 800387a:	d113      	bne.n	80038a4 <_scanf_i+0x1b0>
 800387c:	702a      	strb	r2, [r5, #0]
 800387e:	6863      	ldr	r3, [r4, #4]
 8003880:	9e01      	ldr	r6, [sp, #4]
 8003882:	4639      	mov	r1, r7
 8003884:	4650      	mov	r0, sl
 8003886:	47b0      	blx	r6
 8003888:	f8d8 3000 	ldr.w	r3, [r8]
 800388c:	6821      	ldr	r1, [r4, #0]
 800388e:	1d1a      	adds	r2, r3, #4
 8003890:	f8c8 2000 	str.w	r2, [r8]
 8003894:	f011 0f20 	tst.w	r1, #32
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	d00f      	beq.n	80038bc <_scanf_i+0x1c8>
 800389c:	6018      	str	r0, [r3, #0]
 800389e:	68e3      	ldr	r3, [r4, #12]
 80038a0:	3301      	adds	r3, #1
 80038a2:	60e3      	str	r3, [r4, #12]
 80038a4:	1bed      	subs	r5, r5, r7
 80038a6:	44ab      	add	fp, r5
 80038a8:	6925      	ldr	r5, [r4, #16]
 80038aa:	445d      	add	r5, fp
 80038ac:	6125      	str	r5, [r4, #16]
 80038ae:	2000      	movs	r0, #0
 80038b0:	b007      	add	sp, #28
 80038b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038b6:	f04f 0b00 	mov.w	fp, #0
 80038ba:	e7ca      	b.n	8003852 <_scanf_i+0x15e>
 80038bc:	07ca      	lsls	r2, r1, #31
 80038be:	bf4c      	ite	mi
 80038c0:	8018      	strhmi	r0, [r3, #0]
 80038c2:	6018      	strpl	r0, [r3, #0]
 80038c4:	e7eb      	b.n	800389e <_scanf_i+0x1aa>
 80038c6:	2001      	movs	r0, #1
 80038c8:	e7f2      	b.n	80038b0 <_scanf_i+0x1bc>
 80038ca:	bf00      	nop
 80038cc:	08003e6c 	.word	0x08003e6c
 80038d0:	08003b55 	.word	0x08003b55
 80038d4:	08003a59 	.word	0x08003a59
 80038d8:	08003fdd 	.word	0x08003fdd

080038dc <__sccl>:
 80038dc:	b570      	push	{r4, r5, r6, lr}
 80038de:	780b      	ldrb	r3, [r1, #0]
 80038e0:	4604      	mov	r4, r0
 80038e2:	2b5e      	cmp	r3, #94	; 0x5e
 80038e4:	bf0b      	itete	eq
 80038e6:	784b      	ldrbeq	r3, [r1, #1]
 80038e8:	1c48      	addne	r0, r1, #1
 80038ea:	1c88      	addeq	r0, r1, #2
 80038ec:	2200      	movne	r2, #0
 80038ee:	bf08      	it	eq
 80038f0:	2201      	moveq	r2, #1
 80038f2:	1e61      	subs	r1, r4, #1
 80038f4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80038f8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80038fc:	42a9      	cmp	r1, r5
 80038fe:	d1fb      	bne.n	80038f8 <__sccl+0x1c>
 8003900:	b90b      	cbnz	r3, 8003906 <__sccl+0x2a>
 8003902:	3801      	subs	r0, #1
 8003904:	bd70      	pop	{r4, r5, r6, pc}
 8003906:	f082 0101 	eor.w	r1, r2, #1
 800390a:	54e1      	strb	r1, [r4, r3]
 800390c:	1c42      	adds	r2, r0, #1
 800390e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8003912:	2d2d      	cmp	r5, #45	; 0x2d
 8003914:	f102 36ff 	add.w	r6, r2, #4294967295
 8003918:	4610      	mov	r0, r2
 800391a:	d006      	beq.n	800392a <__sccl+0x4e>
 800391c:	2d5d      	cmp	r5, #93	; 0x5d
 800391e:	d0f1      	beq.n	8003904 <__sccl+0x28>
 8003920:	b90d      	cbnz	r5, 8003926 <__sccl+0x4a>
 8003922:	4630      	mov	r0, r6
 8003924:	e7ee      	b.n	8003904 <__sccl+0x28>
 8003926:	462b      	mov	r3, r5
 8003928:	e7ef      	b.n	800390a <__sccl+0x2e>
 800392a:	7816      	ldrb	r6, [r2, #0]
 800392c:	2e5d      	cmp	r6, #93	; 0x5d
 800392e:	d0fa      	beq.n	8003926 <__sccl+0x4a>
 8003930:	42b3      	cmp	r3, r6
 8003932:	dcf8      	bgt.n	8003926 <__sccl+0x4a>
 8003934:	4618      	mov	r0, r3
 8003936:	3001      	adds	r0, #1
 8003938:	4286      	cmp	r6, r0
 800393a:	5421      	strb	r1, [r4, r0]
 800393c:	dcfb      	bgt.n	8003936 <__sccl+0x5a>
 800393e:	43d8      	mvns	r0, r3
 8003940:	4430      	add	r0, r6
 8003942:	1c5d      	adds	r5, r3, #1
 8003944:	42b3      	cmp	r3, r6
 8003946:	bfa8      	it	ge
 8003948:	2000      	movge	r0, #0
 800394a:	182b      	adds	r3, r5, r0
 800394c:	3202      	adds	r2, #2
 800394e:	e7de      	b.n	800390e <__sccl+0x32>

08003950 <_strtol_l.isra.0>:
 8003950:	2b01      	cmp	r3, #1
 8003952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003956:	d001      	beq.n	800395c <_strtol_l.isra.0+0xc>
 8003958:	2b24      	cmp	r3, #36	; 0x24
 800395a:	d906      	bls.n	800396a <_strtol_l.isra.0+0x1a>
 800395c:	f7ff f8ea 	bl	8002b34 <__errno>
 8003960:	2316      	movs	r3, #22
 8003962:	6003      	str	r3, [r0, #0]
 8003964:	2000      	movs	r0, #0
 8003966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800396a:	4f3a      	ldr	r7, [pc, #232]	; (8003a54 <_strtol_l.isra.0+0x104>)
 800396c:	468e      	mov	lr, r1
 800396e:	4676      	mov	r6, lr
 8003970:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8003974:	5de5      	ldrb	r5, [r4, r7]
 8003976:	f015 0508 	ands.w	r5, r5, #8
 800397a:	d1f8      	bne.n	800396e <_strtol_l.isra.0+0x1e>
 800397c:	2c2d      	cmp	r4, #45	; 0x2d
 800397e:	d134      	bne.n	80039ea <_strtol_l.isra.0+0x9a>
 8003980:	f89e 4000 	ldrb.w	r4, [lr]
 8003984:	f04f 0801 	mov.w	r8, #1
 8003988:	f106 0e02 	add.w	lr, r6, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d05c      	beq.n	8003a4a <_strtol_l.isra.0+0xfa>
 8003990:	2b10      	cmp	r3, #16
 8003992:	d10c      	bne.n	80039ae <_strtol_l.isra.0+0x5e>
 8003994:	2c30      	cmp	r4, #48	; 0x30
 8003996:	d10a      	bne.n	80039ae <_strtol_l.isra.0+0x5e>
 8003998:	f89e 4000 	ldrb.w	r4, [lr]
 800399c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80039a0:	2c58      	cmp	r4, #88	; 0x58
 80039a2:	d14d      	bne.n	8003a40 <_strtol_l.isra.0+0xf0>
 80039a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80039a8:	2310      	movs	r3, #16
 80039aa:	f10e 0e02 	add.w	lr, lr, #2
 80039ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80039b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80039b6:	2600      	movs	r6, #0
 80039b8:	fbbc f9f3 	udiv	r9, ip, r3
 80039bc:	4635      	mov	r5, r6
 80039be:	fb03 ca19 	mls	sl, r3, r9, ip
 80039c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80039c6:	2f09      	cmp	r7, #9
 80039c8:	d818      	bhi.n	80039fc <_strtol_l.isra.0+0xac>
 80039ca:	463c      	mov	r4, r7
 80039cc:	42a3      	cmp	r3, r4
 80039ce:	dd24      	ble.n	8003a1a <_strtol_l.isra.0+0xca>
 80039d0:	2e00      	cmp	r6, #0
 80039d2:	db1f      	blt.n	8003a14 <_strtol_l.isra.0+0xc4>
 80039d4:	45a9      	cmp	r9, r5
 80039d6:	d31d      	bcc.n	8003a14 <_strtol_l.isra.0+0xc4>
 80039d8:	d101      	bne.n	80039de <_strtol_l.isra.0+0x8e>
 80039da:	45a2      	cmp	sl, r4
 80039dc:	db1a      	blt.n	8003a14 <_strtol_l.isra.0+0xc4>
 80039de:	fb05 4503 	mla	r5, r5, r3, r4
 80039e2:	2601      	movs	r6, #1
 80039e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80039e8:	e7eb      	b.n	80039c2 <_strtol_l.isra.0+0x72>
 80039ea:	2c2b      	cmp	r4, #43	; 0x2b
 80039ec:	bf08      	it	eq
 80039ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80039f2:	46a8      	mov	r8, r5
 80039f4:	bf08      	it	eq
 80039f6:	f106 0e02 	addeq.w	lr, r6, #2
 80039fa:	e7c7      	b.n	800398c <_strtol_l.isra.0+0x3c>
 80039fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003a00:	2f19      	cmp	r7, #25
 8003a02:	d801      	bhi.n	8003a08 <_strtol_l.isra.0+0xb8>
 8003a04:	3c37      	subs	r4, #55	; 0x37
 8003a06:	e7e1      	b.n	80039cc <_strtol_l.isra.0+0x7c>
 8003a08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8003a0c:	2f19      	cmp	r7, #25
 8003a0e:	d804      	bhi.n	8003a1a <_strtol_l.isra.0+0xca>
 8003a10:	3c57      	subs	r4, #87	; 0x57
 8003a12:	e7db      	b.n	80039cc <_strtol_l.isra.0+0x7c>
 8003a14:	f04f 36ff 	mov.w	r6, #4294967295
 8003a18:	e7e4      	b.n	80039e4 <_strtol_l.isra.0+0x94>
 8003a1a:	2e00      	cmp	r6, #0
 8003a1c:	da05      	bge.n	8003a2a <_strtol_l.isra.0+0xda>
 8003a1e:	2322      	movs	r3, #34	; 0x22
 8003a20:	6003      	str	r3, [r0, #0]
 8003a22:	4665      	mov	r5, ip
 8003a24:	b942      	cbnz	r2, 8003a38 <_strtol_l.isra.0+0xe8>
 8003a26:	4628      	mov	r0, r5
 8003a28:	e79d      	b.n	8003966 <_strtol_l.isra.0+0x16>
 8003a2a:	f1b8 0f00 	cmp.w	r8, #0
 8003a2e:	d000      	beq.n	8003a32 <_strtol_l.isra.0+0xe2>
 8003a30:	426d      	negs	r5, r5
 8003a32:	2a00      	cmp	r2, #0
 8003a34:	d0f7      	beq.n	8003a26 <_strtol_l.isra.0+0xd6>
 8003a36:	b10e      	cbz	r6, 8003a3c <_strtol_l.isra.0+0xec>
 8003a38:	f10e 31ff 	add.w	r1, lr, #4294967295
 8003a3c:	6011      	str	r1, [r2, #0]
 8003a3e:	e7f2      	b.n	8003a26 <_strtol_l.isra.0+0xd6>
 8003a40:	2430      	movs	r4, #48	; 0x30
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1b3      	bne.n	80039ae <_strtol_l.isra.0+0x5e>
 8003a46:	2308      	movs	r3, #8
 8003a48:	e7b1      	b.n	80039ae <_strtol_l.isra.0+0x5e>
 8003a4a:	2c30      	cmp	r4, #48	; 0x30
 8003a4c:	d0a4      	beq.n	8003998 <_strtol_l.isra.0+0x48>
 8003a4e:	230a      	movs	r3, #10
 8003a50:	e7ad      	b.n	80039ae <_strtol_l.isra.0+0x5e>
 8003a52:	bf00      	nop
 8003a54:	08003e91 	.word	0x08003e91

08003a58 <_strtol_r>:
 8003a58:	f7ff bf7a 	b.w	8003950 <_strtol_l.isra.0>

08003a5c <_strtoul_l.isra.0>:
 8003a5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a60:	4e3b      	ldr	r6, [pc, #236]	; (8003b50 <_strtoul_l.isra.0+0xf4>)
 8003a62:	4686      	mov	lr, r0
 8003a64:	468c      	mov	ip, r1
 8003a66:	4660      	mov	r0, ip
 8003a68:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8003a6c:	5da5      	ldrb	r5, [r4, r6]
 8003a6e:	f015 0508 	ands.w	r5, r5, #8
 8003a72:	d1f8      	bne.n	8003a66 <_strtoul_l.isra.0+0xa>
 8003a74:	2c2d      	cmp	r4, #45	; 0x2d
 8003a76:	d134      	bne.n	8003ae2 <_strtoul_l.isra.0+0x86>
 8003a78:	f89c 4000 	ldrb.w	r4, [ip]
 8003a7c:	f04f 0801 	mov.w	r8, #1
 8003a80:	f100 0c02 	add.w	ip, r0, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d05e      	beq.n	8003b46 <_strtoul_l.isra.0+0xea>
 8003a88:	2b10      	cmp	r3, #16
 8003a8a:	d10c      	bne.n	8003aa6 <_strtoul_l.isra.0+0x4a>
 8003a8c:	2c30      	cmp	r4, #48	; 0x30
 8003a8e:	d10a      	bne.n	8003aa6 <_strtoul_l.isra.0+0x4a>
 8003a90:	f89c 0000 	ldrb.w	r0, [ip]
 8003a94:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003a98:	2858      	cmp	r0, #88	; 0x58
 8003a9a:	d14f      	bne.n	8003b3c <_strtoul_l.isra.0+0xe0>
 8003a9c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8003aa0:	2310      	movs	r3, #16
 8003aa2:	f10c 0c02 	add.w	ip, ip, #2
 8003aa6:	f04f 37ff 	mov.w	r7, #4294967295
 8003aaa:	2500      	movs	r5, #0
 8003aac:	fbb7 f7f3 	udiv	r7, r7, r3
 8003ab0:	fb03 f907 	mul.w	r9, r3, r7
 8003ab4:	ea6f 0909 	mvn.w	r9, r9
 8003ab8:	4628      	mov	r0, r5
 8003aba:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8003abe:	2e09      	cmp	r6, #9
 8003ac0:	d818      	bhi.n	8003af4 <_strtoul_l.isra.0+0x98>
 8003ac2:	4634      	mov	r4, r6
 8003ac4:	42a3      	cmp	r3, r4
 8003ac6:	dd24      	ble.n	8003b12 <_strtoul_l.isra.0+0xb6>
 8003ac8:	2d00      	cmp	r5, #0
 8003aca:	db1f      	blt.n	8003b0c <_strtoul_l.isra.0+0xb0>
 8003acc:	4287      	cmp	r7, r0
 8003ace:	d31d      	bcc.n	8003b0c <_strtoul_l.isra.0+0xb0>
 8003ad0:	d101      	bne.n	8003ad6 <_strtoul_l.isra.0+0x7a>
 8003ad2:	45a1      	cmp	r9, r4
 8003ad4:	db1a      	blt.n	8003b0c <_strtoul_l.isra.0+0xb0>
 8003ad6:	fb00 4003 	mla	r0, r0, r3, r4
 8003ada:	2501      	movs	r5, #1
 8003adc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8003ae0:	e7eb      	b.n	8003aba <_strtoul_l.isra.0+0x5e>
 8003ae2:	2c2b      	cmp	r4, #43	; 0x2b
 8003ae4:	bf08      	it	eq
 8003ae6:	f89c 4000 	ldrbeq.w	r4, [ip]
 8003aea:	46a8      	mov	r8, r5
 8003aec:	bf08      	it	eq
 8003aee:	f100 0c02 	addeq.w	ip, r0, #2
 8003af2:	e7c7      	b.n	8003a84 <_strtoul_l.isra.0+0x28>
 8003af4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8003af8:	2e19      	cmp	r6, #25
 8003afa:	d801      	bhi.n	8003b00 <_strtoul_l.isra.0+0xa4>
 8003afc:	3c37      	subs	r4, #55	; 0x37
 8003afe:	e7e1      	b.n	8003ac4 <_strtoul_l.isra.0+0x68>
 8003b00:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8003b04:	2e19      	cmp	r6, #25
 8003b06:	d804      	bhi.n	8003b12 <_strtoul_l.isra.0+0xb6>
 8003b08:	3c57      	subs	r4, #87	; 0x57
 8003b0a:	e7db      	b.n	8003ac4 <_strtoul_l.isra.0+0x68>
 8003b0c:	f04f 35ff 	mov.w	r5, #4294967295
 8003b10:	e7e4      	b.n	8003adc <_strtoul_l.isra.0+0x80>
 8003b12:	2d00      	cmp	r5, #0
 8003b14:	da07      	bge.n	8003b26 <_strtoul_l.isra.0+0xca>
 8003b16:	2322      	movs	r3, #34	; 0x22
 8003b18:	f8ce 3000 	str.w	r3, [lr]
 8003b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b20:	b942      	cbnz	r2, 8003b34 <_strtoul_l.isra.0+0xd8>
 8003b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b26:	f1b8 0f00 	cmp.w	r8, #0
 8003b2a:	d000      	beq.n	8003b2e <_strtoul_l.isra.0+0xd2>
 8003b2c:	4240      	negs	r0, r0
 8003b2e:	2a00      	cmp	r2, #0
 8003b30:	d0f7      	beq.n	8003b22 <_strtoul_l.isra.0+0xc6>
 8003b32:	b10d      	cbz	r5, 8003b38 <_strtoul_l.isra.0+0xdc>
 8003b34:	f10c 31ff 	add.w	r1, ip, #4294967295
 8003b38:	6011      	str	r1, [r2, #0]
 8003b3a:	e7f2      	b.n	8003b22 <_strtoul_l.isra.0+0xc6>
 8003b3c:	2430      	movs	r4, #48	; 0x30
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1b1      	bne.n	8003aa6 <_strtoul_l.isra.0+0x4a>
 8003b42:	2308      	movs	r3, #8
 8003b44:	e7af      	b.n	8003aa6 <_strtoul_l.isra.0+0x4a>
 8003b46:	2c30      	cmp	r4, #48	; 0x30
 8003b48:	d0a2      	beq.n	8003a90 <_strtoul_l.isra.0+0x34>
 8003b4a:	230a      	movs	r3, #10
 8003b4c:	e7ab      	b.n	8003aa6 <_strtoul_l.isra.0+0x4a>
 8003b4e:	bf00      	nop
 8003b50:	08003e91 	.word	0x08003e91

08003b54 <_strtoul_r>:
 8003b54:	f7ff bf82 	b.w	8003a5c <_strtoul_l.isra.0>

08003b58 <__submore>:
 8003b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b5c:	460c      	mov	r4, r1
 8003b5e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003b60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b64:	4299      	cmp	r1, r3
 8003b66:	d11d      	bne.n	8003ba4 <__submore+0x4c>
 8003b68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b6c:	f000 f8a8 	bl	8003cc0 <_malloc_r>
 8003b70:	b918      	cbnz	r0, 8003b7a <__submore+0x22>
 8003b72:	f04f 30ff 	mov.w	r0, #4294967295
 8003b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b7e:	63a3      	str	r3, [r4, #56]	; 0x38
 8003b80:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003b84:	6360      	str	r0, [r4, #52]	; 0x34
 8003b86:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003b8a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003b8e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8003b92:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003b96:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8003b9a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003b9e:	6020      	str	r0, [r4, #0]
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	e7e8      	b.n	8003b76 <__submore+0x1e>
 8003ba4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003ba6:	0077      	lsls	r7, r6, #1
 8003ba8:	463a      	mov	r2, r7
 8003baa:	f000 f8e3 	bl	8003d74 <_realloc_r>
 8003bae:	4605      	mov	r5, r0
 8003bb0:	2800      	cmp	r0, #0
 8003bb2:	d0de      	beq.n	8003b72 <__submore+0x1a>
 8003bb4:	eb00 0806 	add.w	r8, r0, r6
 8003bb8:	4601      	mov	r1, r0
 8003bba:	4632      	mov	r2, r6
 8003bbc:	4640      	mov	r0, r8
 8003bbe:	f000 f807 	bl	8003bd0 <memcpy>
 8003bc2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003bc6:	f8c4 8000 	str.w	r8, [r4]
 8003bca:	e7e9      	b.n	8003ba0 <__submore+0x48>

08003bcc <__retarget_lock_acquire_recursive>:
 8003bcc:	4770      	bx	lr

08003bce <__retarget_lock_release_recursive>:
 8003bce:	4770      	bx	lr

08003bd0 <memcpy>:
 8003bd0:	440a      	add	r2, r1
 8003bd2:	4291      	cmp	r1, r2
 8003bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bd8:	d100      	bne.n	8003bdc <memcpy+0xc>
 8003bda:	4770      	bx	lr
 8003bdc:	b510      	push	{r4, lr}
 8003bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003be6:	4291      	cmp	r1, r2
 8003be8:	d1f9      	bne.n	8003bde <memcpy+0xe>
 8003bea:	bd10      	pop	{r4, pc}

08003bec <memmove>:
 8003bec:	4288      	cmp	r0, r1
 8003bee:	b510      	push	{r4, lr}
 8003bf0:	eb01 0402 	add.w	r4, r1, r2
 8003bf4:	d902      	bls.n	8003bfc <memmove+0x10>
 8003bf6:	4284      	cmp	r4, r0
 8003bf8:	4623      	mov	r3, r4
 8003bfa:	d807      	bhi.n	8003c0c <memmove+0x20>
 8003bfc:	1e43      	subs	r3, r0, #1
 8003bfe:	42a1      	cmp	r1, r4
 8003c00:	d008      	beq.n	8003c14 <memmove+0x28>
 8003c02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003c0a:	e7f8      	b.n	8003bfe <memmove+0x12>
 8003c0c:	4402      	add	r2, r0
 8003c0e:	4601      	mov	r1, r0
 8003c10:	428a      	cmp	r2, r1
 8003c12:	d100      	bne.n	8003c16 <memmove+0x2a>
 8003c14:	bd10      	pop	{r4, pc}
 8003c16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003c1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003c1e:	e7f7      	b.n	8003c10 <memmove+0x24>

08003c20 <_free_r>:
 8003c20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003c22:	2900      	cmp	r1, #0
 8003c24:	d048      	beq.n	8003cb8 <_free_r+0x98>
 8003c26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c2a:	9001      	str	r0, [sp, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f1a1 0404 	sub.w	r4, r1, #4
 8003c32:	bfb8      	it	lt
 8003c34:	18e4      	addlt	r4, r4, r3
 8003c36:	f000 f8d3 	bl	8003de0 <__malloc_lock>
 8003c3a:	4a20      	ldr	r2, [pc, #128]	; (8003cbc <_free_r+0x9c>)
 8003c3c:	9801      	ldr	r0, [sp, #4]
 8003c3e:	6813      	ldr	r3, [r2, #0]
 8003c40:	4615      	mov	r5, r2
 8003c42:	b933      	cbnz	r3, 8003c52 <_free_r+0x32>
 8003c44:	6063      	str	r3, [r4, #4]
 8003c46:	6014      	str	r4, [r2, #0]
 8003c48:	b003      	add	sp, #12
 8003c4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c4e:	f000 b8cd 	b.w	8003dec <__malloc_unlock>
 8003c52:	42a3      	cmp	r3, r4
 8003c54:	d90b      	bls.n	8003c6e <_free_r+0x4e>
 8003c56:	6821      	ldr	r1, [r4, #0]
 8003c58:	1862      	adds	r2, r4, r1
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	bf04      	itt	eq
 8003c5e:	681a      	ldreq	r2, [r3, #0]
 8003c60:	685b      	ldreq	r3, [r3, #4]
 8003c62:	6063      	str	r3, [r4, #4]
 8003c64:	bf04      	itt	eq
 8003c66:	1852      	addeq	r2, r2, r1
 8003c68:	6022      	streq	r2, [r4, #0]
 8003c6a:	602c      	str	r4, [r5, #0]
 8003c6c:	e7ec      	b.n	8003c48 <_free_r+0x28>
 8003c6e:	461a      	mov	r2, r3
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	b10b      	cbz	r3, 8003c78 <_free_r+0x58>
 8003c74:	42a3      	cmp	r3, r4
 8003c76:	d9fa      	bls.n	8003c6e <_free_r+0x4e>
 8003c78:	6811      	ldr	r1, [r2, #0]
 8003c7a:	1855      	adds	r5, r2, r1
 8003c7c:	42a5      	cmp	r5, r4
 8003c7e:	d10b      	bne.n	8003c98 <_free_r+0x78>
 8003c80:	6824      	ldr	r4, [r4, #0]
 8003c82:	4421      	add	r1, r4
 8003c84:	1854      	adds	r4, r2, r1
 8003c86:	42a3      	cmp	r3, r4
 8003c88:	6011      	str	r1, [r2, #0]
 8003c8a:	d1dd      	bne.n	8003c48 <_free_r+0x28>
 8003c8c:	681c      	ldr	r4, [r3, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	6053      	str	r3, [r2, #4]
 8003c92:	4421      	add	r1, r4
 8003c94:	6011      	str	r1, [r2, #0]
 8003c96:	e7d7      	b.n	8003c48 <_free_r+0x28>
 8003c98:	d902      	bls.n	8003ca0 <_free_r+0x80>
 8003c9a:	230c      	movs	r3, #12
 8003c9c:	6003      	str	r3, [r0, #0]
 8003c9e:	e7d3      	b.n	8003c48 <_free_r+0x28>
 8003ca0:	6825      	ldr	r5, [r4, #0]
 8003ca2:	1961      	adds	r1, r4, r5
 8003ca4:	428b      	cmp	r3, r1
 8003ca6:	bf04      	itt	eq
 8003ca8:	6819      	ldreq	r1, [r3, #0]
 8003caa:	685b      	ldreq	r3, [r3, #4]
 8003cac:	6063      	str	r3, [r4, #4]
 8003cae:	bf04      	itt	eq
 8003cb0:	1949      	addeq	r1, r1, r5
 8003cb2:	6021      	streq	r1, [r4, #0]
 8003cb4:	6054      	str	r4, [r2, #4]
 8003cb6:	e7c7      	b.n	8003c48 <_free_r+0x28>
 8003cb8:	b003      	add	sp, #12
 8003cba:	bd30      	pop	{r4, r5, pc}
 8003cbc:	200001b8 	.word	0x200001b8

08003cc0 <_malloc_r>:
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	1ccd      	adds	r5, r1, #3
 8003cc4:	f025 0503 	bic.w	r5, r5, #3
 8003cc8:	3508      	adds	r5, #8
 8003cca:	2d0c      	cmp	r5, #12
 8003ccc:	bf38      	it	cc
 8003cce:	250c      	movcc	r5, #12
 8003cd0:	2d00      	cmp	r5, #0
 8003cd2:	4606      	mov	r6, r0
 8003cd4:	db01      	blt.n	8003cda <_malloc_r+0x1a>
 8003cd6:	42a9      	cmp	r1, r5
 8003cd8:	d903      	bls.n	8003ce2 <_malloc_r+0x22>
 8003cda:	230c      	movs	r3, #12
 8003cdc:	6033      	str	r3, [r6, #0]
 8003cde:	2000      	movs	r0, #0
 8003ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ce2:	f000 f87d 	bl	8003de0 <__malloc_lock>
 8003ce6:	4921      	ldr	r1, [pc, #132]	; (8003d6c <_malloc_r+0xac>)
 8003ce8:	680a      	ldr	r2, [r1, #0]
 8003cea:	4614      	mov	r4, r2
 8003cec:	b99c      	cbnz	r4, 8003d16 <_malloc_r+0x56>
 8003cee:	4f20      	ldr	r7, [pc, #128]	; (8003d70 <_malloc_r+0xb0>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	b923      	cbnz	r3, 8003cfe <_malloc_r+0x3e>
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f000 f862 	bl	8003dc0 <_sbrk_r>
 8003cfc:	6038      	str	r0, [r7, #0]
 8003cfe:	4629      	mov	r1, r5
 8003d00:	4630      	mov	r0, r6
 8003d02:	f000 f85d 	bl	8003dc0 <_sbrk_r>
 8003d06:	1c43      	adds	r3, r0, #1
 8003d08:	d123      	bne.n	8003d52 <_malloc_r+0x92>
 8003d0a:	230c      	movs	r3, #12
 8003d0c:	6033      	str	r3, [r6, #0]
 8003d0e:	4630      	mov	r0, r6
 8003d10:	f000 f86c 	bl	8003dec <__malloc_unlock>
 8003d14:	e7e3      	b.n	8003cde <_malloc_r+0x1e>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	1b5b      	subs	r3, r3, r5
 8003d1a:	d417      	bmi.n	8003d4c <_malloc_r+0x8c>
 8003d1c:	2b0b      	cmp	r3, #11
 8003d1e:	d903      	bls.n	8003d28 <_malloc_r+0x68>
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	441c      	add	r4, r3
 8003d24:	6025      	str	r5, [r4, #0]
 8003d26:	e004      	b.n	8003d32 <_malloc_r+0x72>
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	42a2      	cmp	r2, r4
 8003d2c:	bf0c      	ite	eq
 8003d2e:	600b      	streq	r3, [r1, #0]
 8003d30:	6053      	strne	r3, [r2, #4]
 8003d32:	4630      	mov	r0, r6
 8003d34:	f000 f85a 	bl	8003dec <__malloc_unlock>
 8003d38:	f104 000b 	add.w	r0, r4, #11
 8003d3c:	1d23      	adds	r3, r4, #4
 8003d3e:	f020 0007 	bic.w	r0, r0, #7
 8003d42:	1ac2      	subs	r2, r0, r3
 8003d44:	d0cc      	beq.n	8003ce0 <_malloc_r+0x20>
 8003d46:	1a1b      	subs	r3, r3, r0
 8003d48:	50a3      	str	r3, [r4, r2]
 8003d4a:	e7c9      	b.n	8003ce0 <_malloc_r+0x20>
 8003d4c:	4622      	mov	r2, r4
 8003d4e:	6864      	ldr	r4, [r4, #4]
 8003d50:	e7cc      	b.n	8003cec <_malloc_r+0x2c>
 8003d52:	1cc4      	adds	r4, r0, #3
 8003d54:	f024 0403 	bic.w	r4, r4, #3
 8003d58:	42a0      	cmp	r0, r4
 8003d5a:	d0e3      	beq.n	8003d24 <_malloc_r+0x64>
 8003d5c:	1a21      	subs	r1, r4, r0
 8003d5e:	4630      	mov	r0, r6
 8003d60:	f000 f82e 	bl	8003dc0 <_sbrk_r>
 8003d64:	3001      	adds	r0, #1
 8003d66:	d1dd      	bne.n	8003d24 <_malloc_r+0x64>
 8003d68:	e7cf      	b.n	8003d0a <_malloc_r+0x4a>
 8003d6a:	bf00      	nop
 8003d6c:	200001b8 	.word	0x200001b8
 8003d70:	200001bc 	.word	0x200001bc

08003d74 <_realloc_r>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	4607      	mov	r7, r0
 8003d78:	4614      	mov	r4, r2
 8003d7a:	460e      	mov	r6, r1
 8003d7c:	b921      	cbnz	r1, 8003d88 <_realloc_r+0x14>
 8003d7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003d82:	4611      	mov	r1, r2
 8003d84:	f7ff bf9c 	b.w	8003cc0 <_malloc_r>
 8003d88:	b922      	cbnz	r2, 8003d94 <_realloc_r+0x20>
 8003d8a:	f7ff ff49 	bl	8003c20 <_free_r>
 8003d8e:	4625      	mov	r5, r4
 8003d90:	4628      	mov	r0, r5
 8003d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d94:	f000 f830 	bl	8003df8 <_malloc_usable_size_r>
 8003d98:	42a0      	cmp	r0, r4
 8003d9a:	d20f      	bcs.n	8003dbc <_realloc_r+0x48>
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	4638      	mov	r0, r7
 8003da0:	f7ff ff8e 	bl	8003cc0 <_malloc_r>
 8003da4:	4605      	mov	r5, r0
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d0f2      	beq.n	8003d90 <_realloc_r+0x1c>
 8003daa:	4631      	mov	r1, r6
 8003dac:	4622      	mov	r2, r4
 8003dae:	f7ff ff0f 	bl	8003bd0 <memcpy>
 8003db2:	4631      	mov	r1, r6
 8003db4:	4638      	mov	r0, r7
 8003db6:	f7ff ff33 	bl	8003c20 <_free_r>
 8003dba:	e7e9      	b.n	8003d90 <_realloc_r+0x1c>
 8003dbc:	4635      	mov	r5, r6
 8003dbe:	e7e7      	b.n	8003d90 <_realloc_r+0x1c>

08003dc0 <_sbrk_r>:
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	4d06      	ldr	r5, [pc, #24]	; (8003ddc <_sbrk_r+0x1c>)
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	4608      	mov	r0, r1
 8003dca:	602b      	str	r3, [r5, #0]
 8003dcc:	f7fc fe12 	bl	80009f4 <_sbrk>
 8003dd0:	1c43      	adds	r3, r0, #1
 8003dd2:	d102      	bne.n	8003dda <_sbrk_r+0x1a>
 8003dd4:	682b      	ldr	r3, [r5, #0]
 8003dd6:	b103      	cbz	r3, 8003dda <_sbrk_r+0x1a>
 8003dd8:	6023      	str	r3, [r4, #0]
 8003dda:	bd38      	pop	{r3, r4, r5, pc}
 8003ddc:	20000244 	.word	0x20000244

08003de0 <__malloc_lock>:
 8003de0:	4801      	ldr	r0, [pc, #4]	; (8003de8 <__malloc_lock+0x8>)
 8003de2:	f7ff bef3 	b.w	8003bcc <__retarget_lock_acquire_recursive>
 8003de6:	bf00      	nop
 8003de8:	2000024c 	.word	0x2000024c

08003dec <__malloc_unlock>:
 8003dec:	4801      	ldr	r0, [pc, #4]	; (8003df4 <__malloc_unlock+0x8>)
 8003dee:	f7ff beee 	b.w	8003bce <__retarget_lock_release_recursive>
 8003df2:	bf00      	nop
 8003df4:	2000024c 	.word	0x2000024c

08003df8 <_malloc_usable_size_r>:
 8003df8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dfc:	1f18      	subs	r0, r3, #4
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	bfbc      	itt	lt
 8003e02:	580b      	ldrlt	r3, [r1, r0]
 8003e04:	18c0      	addlt	r0, r0, r3
 8003e06:	4770      	bx	lr

08003e08 <_init>:
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	bf00      	nop
 8003e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0e:	bc08      	pop	{r3}
 8003e10:	469e      	mov	lr, r3
 8003e12:	4770      	bx	lr

08003e14 <_fini>:
 8003e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e16:	bf00      	nop
 8003e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e1a:	bc08      	pop	{r3}
 8003e1c:	469e      	mov	lr, r3
 8003e1e:	4770      	bx	lr
