INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sources_1/new/Adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
