--------------------------------------------------------------------------------
Xilinx TRACE, Version D.27
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

trce sl_ctrl3.ncd sl_ctrl3.pcf -e 3 -o sl_ctrl3.twr -xml sl_ctrl3_trce.xml

Design file:              sl_ctrl3.ncd
Physical constraint file: sl_ctrl3.pcf
Device,speed:             xcs40xl,-4 (FINAL 1.19 2000-02-10)
Report level:             error report
--------------------------------------------------------------------------------


================================================================================
Timing constraint: TS_tck = PERIOD TIMEGRP "tck"  25 nS   HIGH 50.000 % ;
 11668 items analyzed, 224 timing errors detected.
 Minimum period is  42.964ns.
--------------------------------------------------------------------------------
Slack:    -8.982ns path T/TAP_CS<2> to TDO relative to
          12.500ns delay constraint (two-phase clock)

Path T/TAP_CS<2> to TDO contains 7 levels of logic:
Path starting from Comp: CLB_R13C13.K (from TCK_BUFGed)
To                   Delay type         Delay(ns)  Physical Resource
                                                   Logical Resource(s)
-------------------------------------------------  --------
CLB_R13C13.XQ        Tcko                  1.326R  T/TAP_CS<2>
                                                   T/TAP_CS_reg<3>/I$1
CLB_R14C15.F2        net (fanout=22)       2.936R  T/TAP_CS<3>
CLB_R14C15.X         Tilo                  1.066R  IR_SH
                                                   C2372
CLB_R16C18.G4        net (fanout=17)       1.438R  IR_SH
CLB_R16C18.Y         Tilo                  1.066R  RS_THR_DAC
                                                   C2255
CLB_R16C19.F4        net (fanout=3)        0.588R  N1524
CLB_R16C19.X         Tilo                  1.066R  syn2122
                                                   C2238
CLB_R14C16.F2        net (fanout=2)        2.108R  syn2122
CLB_R14C16.X         Tilo                  1.066R  N1525
                                                   C65
TBUF_R15C22.1.T      net (fanout=1)        3.568R  N1525
TBUF_R15C22.1.O      Ton                   0.728R  C1992
                                                   C1992
P10.O                net (fanout=1)        4.059R  TDO_MUX
P10.OK               Took                  0.467R  TDO
                                                   TDO_FF_reg
-------------------------------------------------
Total (6.785ns logic, 14.697ns route)     21.482ns (to TCK_BUFGed)
      (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:    -8.090ns path T/TAP_CS<2> to TDO relative to
          12.500ns delay constraint (two-phase clock)

Path T/TAP_CS<2> to TDO contains 7 levels of logic:
Path starting from Comp: CLB_R13C13.K (from TCK_BUFGed)
To                   Delay type         Delay(ns)  Physical Resource
                                                   Logical Resource(s)
-------------------------------------------------  --------
CLB_R13C13.YQ        Tcko                  1.326R  T/TAP_CS<2>
                                                   T/TAP_CS_reg<2>/I$1
CLB_R14C15.F3        net (fanout=25)       2.044R  T/TAP_CS<2>
CLB_R14C15.X         Tilo                  1.066R  IR_SH
                                                   C2372
CLB_R16C18.G4        net (fanout=17)       1.438R  IR_SH
CLB_R16C18.Y         Tilo                  1.066R  RS_THR_DAC
                                                   C2255
CLB_R16C19.F4        net (fanout=3)        0.588R  N1524
CLB_R16C19.X         Tilo                  1.066R  syn2122
                                                   C2238
CLB_R14C16.F2        net (fanout=2)        2.108R  syn2122
CLB_R14C16.X         Tilo                  1.066R  N1525
                                                   C65
TBUF_R15C22.1.T      net (fanout=1)        3.568R  N1525
TBUF_R15C22.1.O      Ton                   0.728R  C1992
                                                   C1992
P10.O                net (fanout=1)        4.059R  TDO_MUX
P10.OK               Took                  0.467R  TDO
                                                   TDO_FF_reg
-------------------------------------------------
Total (6.785ns logic, 13.805ns route)     20.590ns (to TCK_BUFGed)
      (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:    -7.804ns path T/TAP_CS<2> to TDO relative to
          12.500ns delay constraint (two-phase clock)

Path T/TAP_CS<2> to TDO contains 6 levels of logic:
Path starting from Comp: CLB_R13C13.K (from TCK_BUFGed)
To                   Delay type         Delay(ns)  Physical Resource
                                                   Logical Resource(s)
-------------------------------------------------  --------
CLB_R13C13.XQ        Tcko                  1.326R  T/TAP_CS<2>
                                                   T/TAP_CS_reg<3>/I$1
CLB_R14C15.F2        net (fanout=22)       2.936R  T/TAP_CS<3>
CLB_R14C15.X         Tilo                  1.066R  IR_SH
                                                   C2372
CLB_R15C14.G3        net (fanout=17)       0.836R  IR_SH
CLB_R15C14.Y         Tilo                  1.066R  N1540
                                                   C2277
CLB_R16C19.C2        net (fanout=3)        2.954R  IN_DEC/C27/C12
CLB_R16C19.Y         Thh0o                 1.962R  syn2122
                                                   C73
TBUF_R15C26.1.T      net (fanout=1)        2.852R  N1526
TBUF_R15C26.1.O      Ton                   0.728R  C1990
                                                   C1990
P10.O                net (fanout=1)        4.111R  TDO_MUX
P10.OK               Took                  0.467R  TDO
                                                   TDO_FF_reg
-------------------------------------------------
Total (6.615ns logic, 13.689ns route)     20.304ns (to TCK_BUFGed)
      (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock TCK
---------------+---------+---------+---------+---------+
               | Src/Dest| Src/Dest| Src/Dest| Src/Dest|
Source Clock   |Rise/Rise|Fall/Rise|Rise/Fall|Fall/Fall|
---------------+---------+---------+---------+---------+
TCK            |   17.952|   18.259|   21.482|   23.948|
---------------+---------+---------+---------+---------+


Table of Timegroups:
-------------------
TimeGroup tck:
BELs:
 TDO_OE_reg/I$1       RS_DAC_N_reg<0>/I$1  RS_DAC_N_reg<1>/I$1  RS_DAC_N_reg<2>/I$1  RS_DAC_N_reg<3>/I$1  ADC_SH_reg<0>/I$1    
 ADC_SH_reg<1>/I$1    ADC_SH_reg<2>/I$1    ADC_SH_reg<3>/I$1    ADC_SH_reg<4>/I$1    T/TAP_CS_reg<0>/I$1  T/TAP_CS_reg<2>/I$1  
 T/TAP_CS_reg<3>/I$1  T/TAP_CS_reg<1>/I$1  CS_TP_N_reg          BP_DOUT_reg          TDO_FF_reg           DAC_RES_reg          
 TPGRP/PREG_reg<0>    TPGRP/PREG_reg<1>    TPGRP/PREG_reg<2>    TPGRP/PREG_reg<3>    TPGRP/PREG_reg<4>    TPGRP/PREG_reg<5>    
 TPGRP/PREG_reg<6>    TPGRP/SREG_reg<0>    TPGRP/SREG_reg<1>    TPGRP/SREG_reg<2>    TPGRP/SREG_reg<3>    TPGRP/SREG_reg<4>    
 TPGRP/SREG_reg<5>    TPGRP/SREG_reg<6>    ID_REG/SREG_reg<0>   ID_REG/SREG_reg<1>   ID_REG/SREG_reg<2>   ID_REG/SREG_reg<3>   
 ID_REG/SREG_reg<4>   ID_REG/SREG_reg<5>   ID_REG/SREG_reg<6>   ID_REG/SREG_reg<7>   ID_REG/SREG_reg<8>   ID_REG/SREG_reg<9>   
 ID_REG/SREG_reg<10>  ID_REG/SREG_reg<11>  ID_REG/SREG_reg<12>  ID_REG/SREG_reg<13>  ID_REG/SREG_reg<14>  ID_REG/SREG_reg<15>  
 ID_REG/SREG_reg<16>  ID_REG/SREG_reg<17>  ID_REG/SREG_reg<18>  ID_REG/SREG_reg<19>  ID_REG/SREG_reg<20>  ID_REG/SREG_reg<21>  
 ID_REG/SREG_reg<22>  ID_REG/SREG_reg<23>  ID_REG/SREG_reg<24>  ID_REG/SREG_reg<25>  ID_REG/SREG_reg<26>  ID_REG/SREG_reg<27>  
 ID_REG/SREG_reg<28>  ID_REG/SREG_reg<29>  ID_REG/SREG_reg<30>  ID_REG/SREG_reg<31>  ID_REG/SREG_reg<32>  ID_REG/SREG_reg<33>  
 ID_REG/SREG_reg<34>  ID_REG/SREG_reg<35>  ID_REG/SREG_reg<36>  ID_REG/SREG_reg<37>  ID_REG/SREG_reg<38>  ID_REG/SREG_reg<39>  
 VAR_PD/PREG_reg      VAR_PD/SREG_reg      SBR/PREG_reg<0>      SBR/PREG_reg<1>      SBR/PREG_reg<2>      SBR/PREG_reg<3>      
 SBR/PREG_reg<4>      SBR/PREG_reg<5>      SBR/PREG_reg<6>      SBR/PREG_reg<7>      SBR/PREG_reg<8>      SBR/PREG_reg<9>      
 SBR/PREG_reg<10>     SBR/PREG_reg<11>     SBR/PREG_reg<12>     SBR/PREG_reg<13>     SBR/PREG_reg<14>     SBR/PREG_reg<15>     
 SBR/PREG_reg<16>     SBR/PREG_reg<17>     SBR/PREG_reg<18>     SBR/PREG_reg<19>     SBR/PREG_reg<20>     SBR/PREG_reg<21>     
 SBR/PREG_reg<22>     SBR/PREG_reg<23>     SBR/PREG_reg<24>     SBR/PREG_reg<25>     SBR/PREG_reg<26>     SBR/PREG_reg<27>     
 SBR/PREG_reg<28>     SBR/PREG_reg<29>     SBR/PREG_reg<30>     SBR/PREG_reg<31>     SBR/PREG_reg<32>     SBR/PREG_reg<33>     
 SBR/PREG_reg<34>     SBR/PREG_reg<35>     SBR/PREG_reg<36>     SBR/PREG_reg<37>     SBR/PREG_reg<38>     SBR/PREG_reg<39>     
 SBR/PREG_reg<40>     SBR/PREG_reg<41>     SBR/SREG_reg<0>      SBR/SREG_reg<1>      SBR/SREG_reg<2>      SBR/SREG_reg<3>      
 SBR/SREG_reg<4>      SBR/SREG_reg<5>      SBR/SREG_reg<6>      SBR/SREG_reg<7>      SBR/SREG_reg<8>      SBR/SREG_reg<9>      
 SBR/SREG_reg<10>     SBR/SREG_reg<11>     SBR/SREG_reg<12>     SBR/SREG_reg<13>     SBR/SREG_reg<14>     SBR/SREG_reg<15>     
 SBR/SREG_reg<16>     SBR/SREG_reg<17>     SBR/SREG_reg<18>     SBR/SREG_reg<19>     SBR/SREG_reg<20>     SBR/SREG_reg<21>     
 SBR/SREG_reg<22>     SBR/SREG_reg<23>     SBR/SREG_reg<24>     SBR/SREG_reg<25>     SBR/SREG_reg<26>     SBR/SREG_reg<27>     
 SBR/SREG_reg<28>     SBR/SREG_reg<29>     SBR/SREG_reg<30>     SBR/SREG_reg<31>     SBR/SREG_reg<32>     SBR/SREG_reg<33>     
 SBR/SREG_reg<34>     SBR/SREG_reg<35>     SBR/SREG_reg<36>     SBR/SREG_reg<37>     SBR/SREG_reg<38>     SBR/SREG_reg<39>     
 SBR/SREG_reg<40>     SBR/SREG_reg<41>     IR/PREG_reg<0>       IR/PREG_reg<1>       IR/PREG_reg<2>       IR/PREG_reg<3>       
 IR/PREG_reg<4>       IR/PREG_reg<5>       IR/SREG_reg<0>       IR/SREG_reg<1>       IR/SREG_reg<2>       IR/SREG_reg<3>       
 IR/SREG_reg<4>       IR/SREG_reg<5>       TPSTP/PREG_reg<0>    TPSTP/PREG_reg<1>    TPSTP/PREG_reg<2>    TPSTP/PREG_reg<3>    
 TPSTP/PREG_reg<4>    TPSTP/PREG_reg<5>    TPSTP/SREG_reg<0>    TPSTP/SREG_reg<1>    TPSTP/SREG_reg<2>    TPSTP/SREG_reg<3>    
 TPSTP/SREG_reg<4>    TPSTP/SREG_reg<5>    Clk_TP.PAD           Clk_ADC<4>.PAD       Clk_ADC<3>.PAD       Clk_ADC<2>.PAD       
 Clk_ADC<1>.PAD       Clk_ADC<0>.PAD       Clk_DAC<3>.PAD       Clk_DAC<2>.PAD       Clk_DAC<1>.PAD       Clk_DAC<0>.PAD       
 Future<4>.PAD        Future<3>.PAD        Future<2>.PAD        



Timing summary:
---------------

Timing errors: 224  Score: 527631

Constraints cover 11668 paths, 0 nets, and 1005 connections (81.4% coverage)

Design statistics:
   Minimum period:  42.964ns (Maximum frequency:  23.275MHz)


Analysis completed Fri Sep 07 14:47:50 2001
--------------------------------------------------------------------------------

