M:main
F:G$main$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$int_fun0$0$0({2}DF,SV:S),C,0,0,1,0,0
F:G$int_fun1$0$0({2}DF,SV:S),C,0,0,1,1,0
T:Fmain$__00010000[({0}S:S$_0$0$0({1}SB0$1:U),Z,0,0)({0}S:S$_1$0$0({1}SB1$1:U),Z,0,0)({0}S:S$_2$0$0({1}SB2$1:U),Z,0,0)({0}S:S$_3$0$0({1}SB3$1:U),Z,0,0)({0}S:S$_4$0$0({1}SB4$1:U),Z,0,0)({0}S:S$_5$0$0({1}SB5$1:U),Z,0,0)({0}S:S$_6$0$0({1}SB6$1:U),Z,0,0)({0}S:S$_7$0$0({1}SB7$1:U),Z,0,0)]
T:Fmain$__00010010[({0}S:S$bytes$0$0({32}DA32,SC:U),Z,0,0)({0}S:S$id$1$0({1}SC:U),Z,0,0)({1}S:S$type$1$0({1}SC:U),Z,0,0)({2}S:S$product$1$0({6}DA6,SC:U),Z,0,0)({8}S:S$index$1$0({5}DA5,SC:U),Z,0,0)({13}S:S$reservation$1$0({19}DA19,SC:U),Z,0,0)]
T:Fmain$__00010001[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)({2}S:S$byte2$1$0({1}SC:U),Z,0,0)({3}S:S$byte3$1$0({1}SC:U),Z,0,0)({0}S:S$bytes$0$0({4}DA4,SC:U),Z,0,0)({0}S:S$value$0$0({4}SL:U),Z,0,0)]
T:Fmain$__00010012[({0}S:S$bytes$0$0({15}DA15,SC:U),Z,0,0)({0}S:S$i2cDevAddrL$1$0({1}SC:U),Z,0,0)({1}S:S$i2cDevAddrH$1$0({1}SC:U),Z,0,0)({2}S:S$flag$1$0({1}ST__00010005:S),Z,0,0)({3}S:S$length$1$0({1}SC:U),Z,0,0)({4}S:S$Command$1$0({1}SC:U),Z,0,0)({5}S:S$buffer$1$0({10}DA10,SC:U),Z,0,0)]
T:Fmain$__00020011[({0}S:S$id$1$0({1}SC:U),Z,0,0)({1}S:S$type$1$0({1}SC:U),Z,0,0)({2}S:S$product$1$0({6}DA6,SC:U),Z,0,0)({8}S:S$index$1$0({5}DA5,SC:U),Z,0,0)({13}S:S$reservation$1$0({19}DA19,SC:U),Z,0,0)]
T:Fmain$__00010003[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)({0}S:S$byte$0$0({2}DA2,SC:U),Z,0,0)({0}S:S$value$0$0({2}SI:U),Z,0,0)]
T:Fmain$__00020002[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)({2}S:S$byte2$1$0({1}SC:U),Z,0,0)({3}S:S$byte3$1$0({1}SC:U),Z,0,0)]
T:Fmain$__00010014[({0}S:S$bytes$0$0({16}DA16,SC:U),Z,0,0)({0}S:S$head$1$0({1}SC:U),Z,0,0)({1}S:S$Command$1$0({1}SC:U),Z,0,0)({2}S:S$flag$1$0({1}ST__00010005:S),Z,0,0)({3}S:S$length$1$0({1}SC:U),Z,0,0)({4}S:S$buffer$1$0({10}DA10,SC:U),Z,0,0)({14}S:S$checkvalue$1$0({1}SC:U),Z,0,0)({15}S:S$assistant$1$0({1}SC:U),Z,0,0)]
T:Fmain$__00020013[({0}S:S$i2cDevAddrL$1$0({1}SC:U),Z,0,0)({1}S:S$i2cDevAddrH$1$0({1}SC:U),Z,0,0)({2}S:S$flag$1$0({1}ST__00010005:S),Z,0,0)({3}S:S$length$1$0({1}SC:U),Z,0,0)({4}S:S$Command$1$0({1}SC:U),Z,0,0)({5}S:S$buffer$1$0({10}DA10,SC:U),Z,0,0)]
T:Fmain$__00010005[({0}S:S$value$0$0({1}SC:U),Z,0,0)({0}S:S$bit0$1$0({1}SB0$1:U),Z,0,0)({0}S:S$bit1$1$0({1}SB1$1:U),Z,0,0)({0}S:S$bit2$1$0({1}SB2$1:U),Z,0,0)({0}S:S$bit3$1$0({1}SB3$1:U),Z,0,0)({0}S:S$bit4$1$0({1}SB4$1:U),Z,0,0)({0}S:S$bit5$1$0({1}SB5$1:U),Z,0,0)({0}S:S$bit6$1$0({1}SB6$1:U),Z,0,0)({0}S:S$bit7$1$0({1}SB7$1:U),Z,0,0)]
T:Fmain$__00020004[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)]
T:Fmain$__00020015[({0}S:S$head$1$0({1}SC:U),Z,0,0)({1}S:S$Command$1$0({1}SC:U),Z,0,0)({2}S:S$flag$1$0({1}ST__00010005:S),Z,0,0)({3}S:S$length$1$0({1}SC:U),Z,0,0)({4}S:S$buffer$1$0({10}DA10,SC:U),Z,0,0)({14}S:S$checkvalue$1$0({1}SC:U),Z,0,0)({15}S:S$assistant$1$0({1}SC:U),Z,0,0)]
T:Fmain$__00010007[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)({2}S:S$byte2$1$0({1}SC:U),Z,0,0)({3}S:S$byte3$1$0({1}SC:U),Z,0,0)({0}S:S$bytes$0$0({16}DA16,SC:U),Z,0,0)]
T:Fmain$__00020006[({0}S:S$bit0$1$0({1}SB0$1:U),Z,0,0)({0}S:S$bit1$1$0({1}SB1$1:U),Z,0,0)({0}S:S$bit2$1$0({1}SB2$1:U),Z,0,0)({0}S:S$bit3$1$0({1}SB3$1:U),Z,0,0)({0}S:S$bit4$1$0({1}SB4$1:U),Z,0,0)({0}S:S$bit5$1$0({1}SB5$1:U),Z,0,0)({0}S:S$bit6$1$0({1}SB6$1:U),Z,0,0)({0}S:S$bit7$1$0({1}SB7$1:U),Z,0,0)]
T:Fmain$__00010009[({0}S:S$id$0$0({1}SC:U),Z,0,0)({1}S:S$type$0$0({1}SC:U),Z,0,0)({2}S:S$product$0$0({6}DA6,SC:U),Z,0,0)({8}S:S$index$0$0({5}DA5,SC:U),Z,0,0)({13}S:S$reservation$0$0({19}DA19,SC:U),Z,0,0)]
T:Fmain$__00020008[({0}S:S$byte0$1$0({1}SC:U),Z,0,0)({1}S:S$byte1$1$0({1}SC:U),Z,0,0)({2}S:S$byte2$1$0({1}SC:U),Z,0,0)({3}S:S$byte3$1$0({1}SC:U),Z,0,0)]
S:G$STKR0$0$0({1}SC:U),E,0,0
S:G$STK00$0$0({1}SC:U),E,0,0
S:G$STK01$0$0({1}SC:U),E,0,0
S:G$STK02$0$0({1}SC:U),E,0,0
S:G$STK03$0$0({1}SC:U),E,0,0
S:G$STK04$0$0({1}SC:U),E,0,0
S:G$STK05$0$0({1}SC:U),E,0,0
S:G$STK06$0$0({1}SC:U),E,0,0
S:G$STK07$0$0({1}SC:U),E,0,0
S:G$STK08$0$0({1}SC:U),E,0,0
S:G$STK09$0$0({1}SC:U),E,0,0
S:G$STK10$0$0({1}SC:U),E,0,0
S:G$STK11$0$0({1}SC:U),E,0,0
S:G$PSW_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$INTCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T1CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T2CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWMCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BANK_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CMCTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$C1CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$COUT_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCCTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$OPTR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$VRECTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$C2CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCCTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$WDTPS_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P0LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P2LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P1LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P3LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P4LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T0CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T2CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BKPCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SCLKSTU_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM6CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P6ATRCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM6CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM6PC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CCTCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SCLKCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$HFCKCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$LFCKCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P9_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T4CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$WCFR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$WCNT_bits$0$0({1}ST__00010000:S),E,0,0
S:G$WCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T1CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T3CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UPINSET2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TR9_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T7CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$VRES0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1STA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1ADD_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1MSK_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI1CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$DIVCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P6LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P7LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P9LR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS8_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANS9_bits$0$0({1}ST__00010000:S),E,0,0
S:G$VRES1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T4CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UADMATCH2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$U7816TXCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EGTCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CLKDIV2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$U7816CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$U7816RXCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RSCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BRCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TSCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2STA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2ADD_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2MSK_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RSCTL3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BRCTL3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CCP3CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CCP7CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TSCTL3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UADMATCH3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SLEPEN3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UPINSET3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SSCI2CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT1CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT1PER_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT2CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT2PER_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT3CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT3PER_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT4CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$FILT4PER_bits$0$0({1}ST__00010000:S),E,0,0
S:G$C3CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$C4CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR9_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PUR7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$MULCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UPINSET1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$USLPEN1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCINTCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADSCANCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$HLVDCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCSRT_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCSTU_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCALRS_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCALRM_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCALRH_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCALRW_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCTTR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCFCR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCSEC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCMIN_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCHOUR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCWEK_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCDAY_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCMTH_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCYEAR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCTMRCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RTCTMREN_bits$0$0({1}ST__00010000:S),E,0,0
S:G$POWCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PCAL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BWDTCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PHCLR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$LPRCCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BBODCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCAF_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCBF_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCCF_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCAPOS_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCBPOS_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCCPOS_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCANEG_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCBNEG_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCCNEG_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IOCMOD_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SRCTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SRCTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T8CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T9CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PALR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TRA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PURA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANSA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PB_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PBLR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TRB_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PURB_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ANSB_bits$0$0({1}ST__00010000:S),E,0,0
S:G$RSCTL4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$BRCTL4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$TSCTL4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UADMATCH4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$SLPEN4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$UPINSET4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P3ASCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P3ATRCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM3CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM3CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T8CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P4ASCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P4ATRCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM4CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM4CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T9CTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL4_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL5_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL7_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL8_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL9_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL10_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL11_bits$0$0({1}ST__00010000:S),E,0,0
S:G$APFCTL12_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCOFFSET_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P7ATRCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM7CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM7CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T5CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PLLCTL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANIE_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANIF_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANP_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP6_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXINF_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXID0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXID1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXID2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXID3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANMOD_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANCMR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANSTA_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANBTR_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANSEG_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANALC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANECC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANEWL_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANRXE_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANTXE_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANRMC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANACR0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANACR1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANACR2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANACR3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANMSK0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANMSK1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANMSK2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$CANMSK3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T5CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T6CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T6CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM7PC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5OC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5PC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T10CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$T10CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIF8_bits$0$0({1}ST__00010000:S),E,0,0
S:G$EIE8_bits$0$0({1}ST__00010000:S),E,0,0
S:G$IP8_bits$0$0({1}ST__00010000:S),E,0,0
S:G$ADCCTL3_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5ASCTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5ASCTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5STRCTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$P5STRCTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5CTL0_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5CTL1_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5CTL2_bits$0$0({1}ST__00010000:S),E,0,0
S:G$PWM5FC_bits$0$0({1}ST__00010000:S),E,0,0
S:G$LED_Stop_PWM_Flag$0$0({1}SC:U),E,0,0
S:G$PWM_Timer_Flag$0$0({1}SC:U),E,0,0
S:G$Stop_High_Addr$0$0({2}SI:U),E,0,0
S:G$Stop_Low_Addr$0$0({2}SI:U),E,0,0
S:G$i$0$0({1}SC:U),E,0,0
S:G$IDLR$0$0({1}SC:U),I,0,0
S:G$T0$0$0({1}SC:U),I,0,0
S:G$PCL$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$IR$0$0({1}SC:U),I,0,0
S:G$P0$0$0({1}SC:U),I,0,0
S:G$P2$0$0({1}SC:U),I,0,0
S:G$P1$0$0({1}SC:U),I,0,0
S:G$P3$0$0({1}SC:U),I,0,0
S:G$P4$0$0({1}SC:U),I,0,0
S:G$PCH$0$0({1}SC:U),I,0,0
S:G$INTCTL$0$0({1}SC:U),I,0,0
S:G$EIF1$0$0({1}SC:U),I,0,0
S:G$EIF2$0$0({1}SC:U),I,0,0
S:G$T1L$0$0({1}SC:U),I,0,0
S:G$T1H$0$0({1}SC:U),I,0,0
S:G$T1CTL$0$0({1}SC:U),I,0,0
S:G$T2L$0$0({1}SC:U),I,0,0
S:G$T2CTL0$0$0({1}SC:U),I,0,0
S:G$PWM1L$0$0({1}SC:U),I,0,0
S:G$PWMCTL$0$0({1}SC:U),I,0,0
S:G$PP1$0$0({1}SC:U),I,0,0
S:G$BANK$0$0({1}SC:U),I,0,0
S:G$CMCTL0$0$0({1}SC:U),I,0,0
S:G$C1CTL$0$0({1}SC:U),I,0,0
S:G$COUT$0$0({1}SC:U),I,0,0
S:G$ADCDATA0H$0$0({1}SC:U),I,0,0
S:G$ADCCTL0$0$0({1}SC:U),I,0,0
S:G$OPTR$0$0({1}SC:U),I,0,0
S:G$IP0$0$0({1}SC:U),I,0,0
S:G$IP1$0$0({1}SC:U),I,0,0
S:G$IP2$0$0({1}SC:U),I,0,0
S:G$TR0$0$0({1}SC:U),I,0,0
S:G$TR2$0$0({1}SC:U),I,0,0
S:G$TR1$0$0({1}SC:U),I,0,0
S:G$TR3$0$0({1}SC:U),I,0,0
S:G$TR4$0$0({1}SC:U),I,0,0
S:G$VRECTL$0$0({1}SC:U),I,0,0
S:G$EIE1$0$0({1}SC:U),I,0,0
S:G$EIE2$0$0({1}SC:U),I,0,0
S:G$PCTL$0$0({1}SC:U),I,0,0
S:G$OSCCAL2$0$0({1}SC:U),I,0,0
S:G$C2CTL$0$0({1}SC:U),I,0,0
S:G$PP2$0$0({1}SC:U),I,0,0
S:G$PWM2L$0$0({1}SC:U),I,0,0
S:G$PUR0$0$0({1}SC:U),I,0,0
S:G$IOCL0$0$0({1}SC:U),I,0,0
S:G$OSCCAL1$0$0({1}SC:U),I,0,0
S:G$NVMDATAH$0$0({1}SC:U),I,0,0
S:G$NVMDATAL$0$0({1}SC:U),I,0,0
S:G$NVMADDRH$0$0({1}SC:U),I,0,0
S:G$NVMADDRL$0$0({1}SC:U),I,0,0
S:G$NVMCTL0$0$0({1}SC:U),I,0,0
S:G$NVMCTL1$0$0({1}SC:U),I,0,0
S:G$ADCDATA0L$0$0({1}SC:U),I,0,0
S:G$ADCCTL1$0$0({1}SC:U),I,0,0
S:G$WDTPS$0$0({1}SC:U),I,0,0
S:G$T2H$0$0({1}SC:U),I,0,0
S:G$PP60H$0$0({1}SC:U),I,0,0
S:G$PWM6L0$0$0({1}SC:U),I,0,0
S:G$PWM6H0$0$0({1}SC:U),I,0,0
S:G$P0LR$0$0({1}SC:U),I,0,0
S:G$P2LR$0$0({1}SC:U),I,0,0
S:G$P1LR$0$0({1}SC:U),I,0,0
S:G$P3LR$0$0({1}SC:U),I,0,0
S:G$P4LR$0$0({1}SC:U),I,0,0
S:G$ANS0$0$0({1}SC:U),I,0,0
S:G$ANS1$0$0({1}SC:U),I,0,0
S:G$ANS2$0$0({1}SC:U),I,0,0
S:G$ANS3$0$0({1}SC:U),I,0,0
S:G$ANS4$0$0({1}SC:U),I,0,0
S:G$T0CTL$0$0({1}SC:U),I,0,0
S:G$ADCCTL2$0$0({1}SC:U),I,0,0
S:G$T2CTL1$0$0({1}SC:U),I,0,0
S:G$PP60L$0$0({1}SC:U),I,0,0
S:G$BKPCTL$0$0({1}SC:U),I,0,0
S:G$SCLKSTU$0$0({1}SC:U),I,0,0
S:G$PWM6H1$0$0({1}SC:U),I,0,0
S:G$PWM6L1$0$0({1}SC:U),I,0,0
S:G$PWM6CTL0$0$0({1}SC:U),I,0,0
S:G$P6ATRCTL$0$0({1}SC:U),I,0,0
S:G$PWM6CTL2$0$0({1}SC:U),I,0,0
S:G$PWM6PC$0$0({1}SC:U),I,0,0
S:G$PWM6H2$0$0({1}SC:U),I,0,0
S:G$PWM6L2$0$0({1}SC:U),I,0,0
S:G$PWM6H3$0$0({1}SC:U),I,0,0
S:G$PWM6L3$0$0({1}SC:U),I,0,0
S:G$CCTCTL$0$0({1}SC:U),I,0,0
S:G$SCLKCTL$0$0({1}SC:U),I,0,0
S:G$HFCKCTL$0$0({1}SC:U),I,0,0
S:G$LFCKCTL$0$0({1}SC:U),I,0,0
S:G$P5$0$0({1}SC:U),I,0,0
S:G$P6$0$0({1}SC:U),I,0,0
S:G$P7$0$0({1}SC:U),I,0,0
S:G$P9$0$0({1}SC:U),I,0,0
S:G$IP5$0$0({1}SC:U),I,0,0
S:G$EIF4$0$0({1}SC:U),I,0,0
S:G$EIE4$0$0({1}SC:U),I,0,0
S:G$EIF5$0$0({1}SC:U),I,0,0
S:G$EIE5$0$0({1}SC:U),I,0,0
S:G$T4L$0$0({1}SC:U),I,0,0
S:G$T4CTL0$0$0({1}SC:U),I,0,0
S:G$WCFR$0$0({1}SC:U),I,0,0
S:G$WCNT$0$0({1}SC:U),I,0,0
S:G$WCTL$0$0({1}SC:U),I,0,0
S:G$T3REH$0$0({1}SC:U),I,0,0
S:G$T1CTL2$0$0({1}SC:U),I,0,0
S:G$T3CTL$0$0({1}SC:U),I,0,0
S:G$T3H$0$0({1}SC:U),I,0,0
S:G$T3REL$0$0({1}SC:U),I,0,0
S:G$T3L$0$0({1}SC:U),I,0,0
S:G$UPINSET2$0$0({1}SC:U),I,0,0
S:G$IP4$0$0({1}SC:U),I,0,0
S:G$TR5$0$0({1}SC:U),I,0,0
S:G$TR6$0$0({1}SC:U),I,0,0
S:G$TR7$0$0({1}SC:U),I,0,0
S:G$TR9$0$0({1}SC:U),I,0,0
S:G$T7CTL$0$0({1}SC:U),I,0,0
S:G$T7L$0$0({1}SC:U),I,0,0
S:G$T7H$0$0({1}SC:U),I,0,0
S:G$T7REL$0$0({1}SC:U),I,0,0
S:G$T7REH$0$0({1}SC:U),I,0,0
S:G$VRES0$0$0({1}SC:U),I,0,0
S:G$DIVRH$0$0({1}SC:U),I,0,0
S:G$OSCCAL0$0$0({1}SC:U),I,0,0
S:G$OSCCAL3$0$0({1}SC:U),I,0,0
S:G$SSCI1CTL1$0$0({1}SC:U),I,0,0
S:G$SSCI1STA$0$0({1}SC:U),I,0,0
S:G$SSCI1CTL0$0$0({1}SC:U),I,0,0
S:G$SSCI1BUFR$0$0({1}SC:U),I,0,0
S:G$SSCI1ADD$0$0({1}SC:U),I,0,0
S:G$SSCI1MSK$0$0({1}SC:U),I,0,0
S:G$SSCI1CTL2$0$0({1}SC:U),I,0,0
S:G$DIVBH$0$0({1}SC:U),I,0,0
S:G$DIVCTL$0$0({1}SC:U),I,0,0
S:G$DIVAH$0$0({1}SC:U),I,0,0
S:G$DIVAL$0$0({1}SC:U),I,0,0
S:G$DIVBL$0$0({1}SC:U),I,0,0
S:G$DIVQH$0$0({1}SC:U),I,0,0
S:G$DIVQL$0$0({1}SC:U),I,0,0
S:G$DIVRL$0$0({1}SC:U),I,0,0
S:G$T4H$0$0({1}SC:U),I,0,0
S:G$PP61H$0$0({1}SC:U),I,0,0
S:G$P5LR$0$0({1}SC:U),I,0,0
S:G$P6LR$0$0({1}SC:U),I,0,0
S:G$P7LR$0$0({1}SC:U),I,0,0
S:G$P9LR$0$0({1}SC:U),I,0,0
S:G$ANS5$0$0({1}SC:U),I,0,0
S:G$ANS6$0$0({1}SC:U),I,0,0
S:G$ANS7$0$0({1}SC:U),I,0,0
S:G$ANS8$0$0({1}SC:U),I,0,0
S:G$ANS9$0$0({1}SC:U),I,0,0
S:G$VRES1$0$0({1}SC:U),I,0,0
S:G$T4CTL1$0$0({1}SC:U),I,0,0
S:G$PP61L$0$0({1}SC:U),I,0,0
S:G$T2CCR0L$0$0({1}SC:U),I,0,0
S:G$T2CCR0H$0$0({1}SC:U),I,0,0
S:G$T2CCR1L$0$0({1}SC:U),I,0,0
S:G$T2CCR1H$0$0({1}SC:U),I,0,0
S:G$T4CCR0L$0$0({1}SC:U),I,0,0
S:G$EUBRGH2$0$0({1}SC:U),I,0,0
S:G$T4CCR0H$0$0({1}SC:U),I,0,0
S:G$UADMATCH2$0$0({1}SC:U),I,0,0
S:G$U7816TXCTL2$0$0({1}SC:U),I,0,0
S:G$EGTCTL2$0$0({1}SC:U),I,0,0
S:G$CLKDIV2$0$0({1}SC:U),I,0,0
S:G$U7816CTL2$0$0({1}SC:U),I,0,0
S:G$U7816RXCTL2$0$0({1}SC:U),I,0,0
S:G$RSCTL2$0$0({1}SC:U),I,0,0
S:G$TXSDR2$0$0({1}SC:U),I,0,0
S:G$RXSDR2$0$0({1}SC:U),I,0,0
S:G$BRCTL2$0$0({1}SC:U),I,0,0
S:G$TSCTL2$0$0({1}SC:U),I,0,0
S:G$EUBRGL2$0$0({1}SC:U),I,0,0
S:G$SSCI2STA$0$0({1}SC:U),I,0,0
S:G$SSCI2CTL0$0$0({1}SC:U),I,0,0
S:G$SSCI2BUFR$0$0({1}SC:U),I,0,0
S:G$SSCI2ADD$0$0({1}SC:U),I,0,0
S:G$SSCI2MSK$0$0({1}SC:U),I,0,0
S:G$SSCI2CTL2$0$0({1}SC:U),I,0,0
S:G$RSCTL3$0$0({1}SC:U),I,0,0
S:G$TXSDR3$0$0({1}SC:U),I,0,0
S:G$RXSDR3$0$0({1}SC:U),I,0,0
S:G$BRCTL3$0$0({1}SC:U),I,0,0
S:G$CCP3CTL$0$0({1}SC:U),I,0,0
S:G$CCP3H$0$0({1}SC:U),I,0,0
S:G$CCP3L$0$0({1}SC:U),I,0,0
S:G$CCP7CTL$0$0({1}SC:U),I,0,0
S:G$CCP7H$0$0({1}SC:U),I,0,0
S:G$CCP7L$0$0({1}SC:U),I,0,0
S:G$TSCTL3$0$0({1}SC:U),I,0,0
S:G$EUBRGL3$0$0({1}SC:U),I,0,0
S:G$EUBRGH3$0$0({1}SC:U),I,0,0
S:G$EIF3$0$0({1}SC:U),I,0,0
S:G$EIE3$0$0({1}SC:U),I,0,0
S:G$UADMATCH3$0$0({1}SC:U),I,0,0
S:G$SLEPEN3$0$0({1}SC:U),I,0,0
S:G$UPINSET3$0$0({1}SC:U),I,0,0
S:G$SSCI2CTL1$0$0({1}SC:U),I,0,0
S:G$IP3$0$0({1}SC:U),I,0,0
S:G$FILT1CTL$0$0({1}SC:U),I,0,0
S:G$FILT1PER$0$0({1}SC:U),I,0,0
S:G$FILT2CTL$0$0({1}SC:U),I,0,0
S:G$FILT2PER$0$0({1}SC:U),I,0,0
S:G$FILT3CTL$0$0({1}SC:U),I,0,0
S:G$FILT3PER$0$0({1}SC:U),I,0,0
S:G$FILT4CTL$0$0({1}SC:U),I,0,0
S:G$FILT4PER$0$0({1}SC:U),I,0,0
S:G$C3CTL$0$0({1}SC:U),I,0,0
S:G$C4CTL$0$0({1}SC:U),I,0,0
S:G$VRECAL2$0$0({1}SC:U),I,0,0
S:G$VRECAL3$0$0({1}SC:U),I,0,0
S:G$PUR9$0$0({1}SC:U),I,0,0
S:G$PUR1$0$0({1}SC:U),I,0,0
S:G$PUR2$0$0({1}SC:U),I,0,0
S:G$PUR3$0$0({1}SC:U),I,0,0
S:G$PUR4$0$0({1}SC:U),I,0,0
S:G$PUR5$0$0({1}SC:U),I,0,0
S:G$PUR6$0$0({1}SC:U),I,0,0
S:G$PUR7$0$0({1}SC:U),I,0,0
S:G$MULAL$0$0({1}SC:U),I,0,0
S:G$MULBH$0$0({1}SC:U),I,0,0
S:G$MULRES3$0$0({1}SC:U),I,0,0
S:G$MULRES2$0$0({1}SC:U),I,0,0
S:G$MULRES1$0$0({1}SC:U),I,0,0
S:G$MULRES0$0$0({1}SC:U),I,0,0
S:G$MULBL$0$0({1}SC:U),I,0,0
S:G$MULCTL$0$0({1}SC:U),I,0,0
S:G$MULAH$0$0({1}SC:U),I,0,0
S:G$ADCDATA1L$0$0({1}SC:U),I,0,0
S:G$ADCDATA1H$0$0({1}SC:U),I,0,0
S:G$ADCDATA2L$0$0({1}SC:U),I,0,0
S:G$ADCDATA2H$0$0({1}SC:U),I,0,0
S:G$ADCDATA3L$0$0({1}SC:U),I,0,0
S:G$ADCDATA3H$0$0({1}SC:U),I,0,0
S:G$UPINSET1$0$0({1}SC:U),I,0,0
S:G$USLPEN1$0$0({1}SC:U),I,0,0
S:G$EUBRGH1$0$0({1}SC:U),I,0,0
S:G$ADCINTCTL$0$0({1}SC:U),I,0,0
S:G$ADSCANCTL$0$0({1}SC:U),I,0,0
S:G$EIE7$0$0({1}SC:U),I,0,0
S:G$EIF7$0$0({1}SC:U),I,0,0
S:G$IP7$0$0({1}SC:U),I,0,0
S:G$HLVDCTL$0$0({1}SC:U),I,0,0
S:G$RTCSRT$0$0({1}SC:U),I,0,0
S:G$RTCSTU$0$0({1}SC:U),I,0,0
S:G$RTCALRS$0$0({1}SC:U),I,0,0
S:G$RTCALRM$0$0({1}SC:U),I,0,0
S:G$RTCALRH$0$0({1}SC:U),I,0,0
S:G$RTCALRW$0$0({1}SC:U),I,0,0
S:G$RTCTTR$0$0({1}SC:U),I,0,0
S:G$RTCFCR$0$0({1}SC:U),I,0,0
S:G$RTCSEC$0$0({1}SC:U),I,0,0
S:G$RTCMIN$0$0({1}SC:U),I,0,0
S:G$RTCHOUR$0$0({1}SC:U),I,0,0
S:G$RTCWEK$0$0({1}SC:U),I,0,0
S:G$RTCDAY$0$0({1}SC:U),I,0,0
S:G$RTCMTH$0$0({1}SC:U),I,0,0
S:G$RTCYEAR$0$0({1}SC:U),I,0,0
S:G$RTCTMRCTL$0$0({1}SC:U),I,0,0
S:G$RTCTMREN$0$0({1}SC:U),I,0,0
S:G$RTCTMR1$0$0({1}SC:U),I,0,0
S:G$RTCTMR0$0$0({1}SC:U),I,0,0
S:G$POWCTL$0$0({1}SC:U),I,0,0
S:G$PCAL$0$0({1}SC:U),I,0,0
S:G$XTALCAL$0$0({1}SC:U),I,0,0
S:G$BWDTCTL$0$0({1}SC:U),I,0,0
S:G$PHCLR$0$0({1}SC:U),I,0,0
S:G$LPRCCAL$0$0({1}SC:U),I,0,0
S:G$LPRCCTL$0$0({1}SC:U),I,0,0
S:G$BBODCTL$0$0({1}SC:U),I,0,0
S:G$IOCAF$0$0({1}SC:U),I,0,0
S:G$IOCBF$0$0({1}SC:U),I,0,0
S:G$IOCCF$0$0({1}SC:U),I,0,0
S:G$IOCAPOS$0$0({1}SC:U),I,0,0
S:G$IOCBPOS$0$0({1}SC:U),I,0,0
S:G$IOCCPOS$0$0({1}SC:U),I,0,0
S:G$IOCANEG$0$0({1}SC:U),I,0,0
S:G$IOCBNEG$0$0({1}SC:U),I,0,0
S:G$IOCCNEG$0$0({1}SC:U),I,0,0
S:G$IOCMOD$0$0({1}SC:U),I,0,0
S:G$SRCTL0$0$0({1}SC:U),I,0,0
S:G$SRCTL1$0$0({1}SC:U),I,0,0
S:G$T8CTL1$0$0({1}SC:U),I,0,0
S:G$T9CTL1$0$0({1}SC:U),I,0,0
S:G$PA$0$0({1}SC:U),I,0,0
S:G$PALR$0$0({1}SC:U),I,0,0
S:G$TRA$0$0({1}SC:U),I,0,0
S:G$PURA$0$0({1}SC:U),I,0,0
S:G$ANSA$0$0({1}SC:U),I,0,0
S:G$PB$0$0({1}SC:U),I,0,0
S:G$PBLR$0$0({1}SC:U),I,0,0
S:G$TRB$0$0({1}SC:U),I,0,0
S:G$PURB$0$0({1}SC:U),I,0,0
S:G$ANSB$0$0({1}SC:U),I,0,0
S:G$RSCTL4$0$0({1}SC:U),I,0,0
S:G$TXSDR4$0$0({1}SC:U),I,0,0
S:G$RXSDR4$0$0({1}SC:U),I,0,0
S:G$BRCTL4$0$0({1}SC:U),I,0,0
S:G$TSCTL4$0$0({1}SC:U),I,0,0
S:G$EUBRGL4$0$0({1}SC:U),I,0,0
S:G$EUBRGH4$0$0({1}SC:U),I,0,0
S:G$UADMATCH4$0$0({1}SC:U),I,0,0
S:G$SLPEN4$0$0({1}SC:U),I,0,0
S:G$UPINSET4$0$0({1}SC:U),I,0,0
S:G$P3ASCTL$0$0({1}SC:U),I,0,0
S:G$P3ATRCTL$0$0({1}SC:U),I,0,0
S:G$PP3H$0$0({1}SC:U),I,0,0
S:G$PP3L$0$0({1}SC:U),I,0,0
S:G$PWM3CTL0$0$0({1}SC:U),I,0,0
S:G$PWM3CTL1$0$0({1}SC:U),I,0,0
S:G$PWM3H0$0$0({1}SC:U),I,0,0
S:G$PWM3H1$0$0({1}SC:U),I,0,0
S:G$PWM3L0$0$0({1}SC:U),I,0,0
S:G$PWM3L1$0$0({1}SC:U),I,0,0
S:G$T8CCRH$0$0({1}SC:U),I,0,0
S:G$T8CCRL$0$0({1}SC:U),I,0,0
S:G$T8CTL$0$0({1}SC:U),I,0,0
S:G$T8H$0$0({1}SC:U),I,0,0
S:G$T8L$0$0({1}SC:U),I,0,0
S:G$P4ASCTL$0$0({1}SC:U),I,0,0
S:G$P4ATRCTL$0$0({1}SC:U),I,0,0
S:G$PP4H$0$0({1}SC:U),I,0,0
S:G$PP4L$0$0({1}SC:U),I,0,0
S:G$PWM4CTL0$0$0({1}SC:U),I,0,0
S:G$PWM4CTL1$0$0({1}SC:U),I,0,0
S:G$PWM4H0$0$0({1}SC:U),I,0,0
S:G$PWM4H1$0$0({1}SC:U),I,0,0
S:G$PWM4L0$0$0({1}SC:U),I,0,0
S:G$PWM4L1$0$0({1}SC:U),I,0,0
S:G$T9CCRH$0$0({1}SC:U),I,0,0
S:G$T9CCRL$0$0({1}SC:U),I,0,0
S:G$T9CTL$0$0({1}SC:U),I,0,0
S:G$T9H$0$0({1}SC:U),I,0,0
S:G$T9L$0$0({1}SC:U),I,0,0
S:G$APFCTL2$0$0({1}SC:U),I,0,0
S:G$APFCTL3$0$0({1}SC:U),I,0,0
S:G$APFCTL4$0$0({1}SC:U),I,0,0
S:G$APFCTL5$0$0({1}SC:U),I,0,0
S:G$APFCTL6$0$0({1}SC:U),I,0,0
S:G$APFCTL7$0$0({1}SC:U),I,0,0
S:G$APFCTL8$0$0({1}SC:U),I,0,0
S:G$APFCTL9$0$0({1}SC:U),I,0,0
S:G$APFCTL10$0$0({1}SC:U),I,0,0
S:G$APFCTL11$0$0({1}SC:U),I,0,0
S:G$APFCTL12$0$0({1}SC:U),I,0,0
S:G$ADCOFFSET$0$0({1}SC:U),I,0,0
S:G$P7ATRCTL$0$0({1}SC:U),I,0,0
S:G$PP70H$0$0({1}SC:U),I,0,0
S:G$PP70L$0$0({1}SC:U),I,0,0
S:G$PP71H$0$0({1}SC:U),I,0,0
S:G$PP71L$0$0({1}SC:U),I,0,0
S:G$PWM7CTL0$0$0({1}SC:U),I,0,0
S:G$PWM7CTL2$0$0({1}SC:U),I,0,0
S:G$T5CTL1$0$0({1}SC:U),I,0,0
S:G$PLLCTL$0$0({1}SC:U),I,0,0
S:G$CANIE$0$0({1}SC:U),I,0,0
S:G$CANIF$0$0({1}SC:U),I,0,0
S:G$CANP$0$0({1}SC:U),I,0,0
S:G$EIE6$0$0({1}SC:U),I,0,0
S:G$EIF6$0$0({1}SC:U),I,0,0
S:G$IP6$0$0({1}SC:U),I,0,0
S:G$CANTXINF$0$0({1}SC:U),I,0,0
S:G$CANTXID0$0$0({1}SC:U),I,0,0
S:G$CANTXID1$0$0({1}SC:U),I,0,0
S:G$CANTXID2$0$0({1}SC:U),I,0,0
S:G$CANTXID3$0$0({1}SC:U),I,0,0
S:G$CANTXDT0$0$0({1}SC:U),I,0,0
S:G$CANTXDT1$0$0({1}SC:U),I,0,0
S:G$CANTXDT2$0$0({1}SC:U),I,0,0
S:G$CANTXDT3$0$0({1}SC:U),I,0,0
S:G$CANTXDT4$0$0({1}SC:U),I,0,0
S:G$CANTXDT5$0$0({1}SC:U),I,0,0
S:G$CANTXDT6$0$0({1}SC:U),I,0,0
S:G$CANTXDT7$0$0({1}SC:U),I,0,0
S:G$CANMOD$0$0({1}SC:U),I,0,0
S:G$CANCMR$0$0({1}SC:U),I,0,0
S:G$CANSTA$0$0({1}SC:U),I,0,0
S:G$CANBTR$0$0({1}SC:U),I,0,0
S:G$CANSEG$0$0({1}SC:U),I,0,0
S:G$CANALC$0$0({1}SC:U),I,0,0
S:G$CANECC$0$0({1}SC:U),I,0,0
S:G$CANEWL$0$0({1}SC:U),I,0,0
S:G$CANRXE$0$0({1}SC:U),I,0,0
S:G$CANTXE$0$0({1}SC:U),I,0,0
S:G$CANRMC$0$0({1}SC:U),I,0,0
S:G$CANACR0$0$0({1}SC:U),I,0,0
S:G$CANACR1$0$0({1}SC:U),I,0,0
S:G$CANACR2$0$0({1}SC:U),I,0,0
S:G$CANACR3$0$0({1}SC:U),I,0,0
S:G$CANMSK0$0$0({1}SC:U),I,0,0
S:G$CANMSK1$0$0({1}SC:U),I,0,0
S:G$CANMSK2$0$0({1}SC:U),I,0,0
S:G$CANMSK3$0$0({1}SC:U),I,0,0
S:G$T5CTL0$0$0({1}SC:U),I,0,0
S:G$T5H$0$0({1}SC:U),I,0,0
S:G$T5L$0$0({1}SC:U),I,0,0
S:G$T6CTL1$0$0({1}SC:U),I,0,0
S:G$T6CTL0$0$0({1}SC:U),I,0,0
S:G$T6H$0$0({1}SC:U),I,0,0
S:G$T6L$0$0({1}SC:U),I,0,0
S:G$PWM7L0$0$0({1}SC:U),I,0,0
S:G$PWM7H0$0$0({1}SC:U),I,0,0
S:G$PWM7L1$0$0({1}SC:U),I,0,0
S:G$PWM7H1$0$0({1}SC:U),I,0,0
S:G$PWM7L2$0$0({1}SC:U),I,0,0
S:G$PWM7H2$0$0({1}SC:U),I,0,0
S:G$T5CCR0H$0$0({1}SC:U),I,0,0
S:G$T5CCR0L$0$0({1}SC:U),I,0,0
S:G$T5CCR1H$0$0({1}SC:U),I,0,0
S:G$T5CCR1L$0$0({1}SC:U),I,0,0
S:G$T6CCR0H$0$0({1}SC:U),I,0,0
S:G$T6CCR0L$0$0({1}SC:U),I,0,0
S:G$PWM7L3$0$0({1}SC:U),I,0,0
S:G$PWM7H3$0$0({1}SC:U),I,0,0
S:G$PWM7PC$0$0({1}SC:U),I,0,0
S:G$PWM5H2$0$0({1}SC:U),I,0,0
S:G$PWM5H3$0$0({1}SC:U),I,0,0
S:G$PWM5L0$0$0({1}SC:U),I,0,0
S:G$PWM5L1$0$0({1}SC:U),I,0,0
S:G$PWM5L2$0$0({1}SC:U),I,0,0
S:G$PWM5L3$0$0({1}SC:U),I,0,0
S:G$PWM5OC$0$0({1}SC:U),I,0,0
S:G$PWM5PC$0$0({1}SC:U),I,0,0
S:G$T10CTL1$0$0({1}SC:U),I,0,0
S:G$T10CCR0H$0$0({1}SC:U),I,0,0
S:G$T10CCR0L$0$0({1}SC:U),I,0,0
S:G$T10CCR1H$0$0({1}SC:U),I,0,0
S:G$T10CCR1L$0$0({1}SC:U),I,0,0
S:G$T10CTL0$0$0({1}SC:U),I,0,0
S:G$T10H$0$0({1}SC:U),I,0,0
S:G$T10L$0$0({1}SC:U),I,0,0
S:G$EIF8$0$0({1}SC:U),I,0,0
S:G$EIE8$0$0({1}SC:U),I,0,0
S:G$IP8$0$0({1}SC:U),I,0,0
S:G$ADCCTL3$0$0({1}SC:U),I,0,0
S:G$P5ASCTL0$0$0({1}SC:U),I,0,0
S:G$P5ASCTL1$0$0({1}SC:U),I,0,0
S:G$P5STRCTL0$0$0({1}SC:U),I,0,0
S:G$P5STRCTL1$0$0({1}SC:U),I,0,0
S:G$PP5H$0$0({1}SC:U),I,0,0
S:G$PP5L$0$0({1}SC:U),I,0,0
S:G$PWM5CTL0$0$0({1}SC:U),I,0,0
S:G$PWM5CTL1$0$0({1}SC:U),I,0,0
S:G$PWM5CTL2$0$0({1}SC:U),I,0,0
S:G$PWM5FC$0$0({1}SC:U),I,0,0
S:G$PWM5H0$0$0({1}SC:U),I,0,0
S:G$PWM5H1$0$0({1}SC:U),I,0,0
S:G$spi_init$0$0({2}DF,SV:S),C,0,0
S:G$spi_read$0$0({2}DF,SI:S),C,0,0
S:G$SPI_Write_2Byte$0$0({2}DF,SV:S),C,0,0
S:G$IS31FL3265B_Init$0$0({2}DF,SV:S),C,0,0
S:G$Tail_One_Init$0$0({2}DF,SV:S),C,0,0
S:G$Tail_Two_Init$0$0({2}DF,SV:S),C,0,0
S:G$Rt_One_Init$0$0({2}DF,SV:S),C,0,0
S:G$Rt_Two_Init$0$0({2}DF,SV:S),C,0,0
S:G$Tail_One_Work$0$0({2}DF,SV:S),C,0,0
S:G$Tail_Two_Work$0$0({2}DF,SV:S),C,0,0
S:G$Rt_One_Work$0$0({2}DF,SV:S),C,0,0
S:G$Rt_Two_Work$0$0({2}DF,SV:S),C,0,0
S:G$Init_IO$0$0({2}DF,SV:S),C,0,0
S:G$LED_Water$0$0({2}DF,SV:S),C,0,0
S:G$LED_Stop_Open$0$0({2}DF,SV:S),C,0,0
S:G$RT_Check_Input$0$0({2}DF,SV:S),C,0,0
S:G$Tail_Stop_Check_Input$0$0({2}DF,SV:S),C,0,0
S:G$Mode_Act$0$0({2}DF,SV:S),C,0,0
S:G$RT_Mode_Act$0$0({2}DF,SV:S),C,0,0
S:G$delay_ms$0$0({2}DF,SV:S),C,0,0
S:G$delay_us$0$0({2}DF,SV:S),C,0,0
S:G$PWM_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer0_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer1_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer2_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer3_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer5_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer8_Init$0$0({2}DF,SV:S),C,0,0
S:G$Timer10_Init$0$0({2}DF,SV:S),C,0,0
S:G$breathtest$0$0({2}DF,SV:S),C,0,0
S:G$main$0$0({2}DF,SV:S),C,0,0
S:G$int_fun0$0$0({2}DF,SV:S),C,0,0
S:G$int_fun1$0$0({2}DF,SV:S),C,0,0
