```verilog
module top_module (
    input ring,
    input vibrate_mode,
    output ringer,
    output motor
);

    // The motor is on when vibrate_mode is 1 and ring is also on.
    assign motor = ring & vibrate_mode;

    // The ringer is on when vibrate_mode is 0 and ring is on.
    assign ringer = ring & ~vibrate_mode;

endmodule
```