// Seed: 125890133
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 = id_1 - id_2 - 1'd0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5
    , id_20,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output supply1 id_11,
    input uwire id_12,
    output wand id_13,
    output tri1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input uwire id_17,
    output supply1 id_18 id_21
);
  supply0 id_22 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  wire id_23;
endmodule
