#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 17 15:04:47 2017
# Process ID: 10896
# Current directory: C:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ila_0_synth_1
# Command line: vivado.exe -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: C:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ila_0_synth_1/ila_0.vds
# Journal file: C:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.runs/ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 397.035 ; gain = 187.348
INFO: [Synth 8-638] synthesizing module 'ila_0' [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_0/synth/ila_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (46#1) [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_0/synth/ila_0.vhd:89]
Finished RTL Elaboration : Time (s): cpu = 00:04:40 ; elapsed = 00:04:56 . Memory (MB): peak = 733.633 ; gain = 523.945
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:43 ; elapsed = 00:04:58 . Memory (MB): peak = 733.633 ; gain = 523.945
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 857.480 ; gain = 0.125
Finished Constraint Validation : Time (s): cpu = 00:05:57 ; elapsed = 00:06:12 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:57 ; elapsed = 00:06:12 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:04 ; elapsed = 00:06:19 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:22 ; elapsed = 00:06:41 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:32 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:56 ; elapsed = 00:08:20 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Timing Optimization : Time (s): cpu = 00:07:59 ; elapsed = 00:08:22 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Technology Mapping : Time (s): cpu = 00:08:07 ; elapsed = 00:08:31 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished IO Insertion : Time (s): cpu = 00:08:10 ; elapsed = 00:08:34 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Renaming Generated Instances : Time (s): cpu = 00:08:10 ; elapsed = 00:08:34 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:12 ; elapsed = 00:08:36 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Renaming Generated Ports : Time (s): cpu = 00:08:13 ; elapsed = 00:08:36 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Handling Custom Attributes : Time (s): cpu = 00:08:13 ; elapsed = 00:08:37 . Memory (MB): peak = 857.480 ; gain = 647.793
Finished Renaming Generated Nets : Time (s): cpu = 00:08:13 ; elapsed = 00:08:37 . Memory (MB): peak = 857.480 ; gain = 647.793

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    82|
|2     |CFGLUT5  |   232|
|3     |LUT1     |    38|
|4     |LUT2     |    65|
|5     |LUT3     |   128|
|6     |LUT4     |   327|
|7     |LUT5     |   141|
|8     |LUT6     |   885|
|9     |MUXF7    |    52|
|10    |MUXF8    |    16|
|11    |RAMB36E1 |     5|
|12    |SRL16E   |   184|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2752|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:08:14 ; elapsed = 00:08:37 . Memory (MB): peak = 857.480 ; gain = 647.793
synth_design: Time (s): cpu = 00:08:07 ; elapsed = 00:08:26 . Memory (MB): peak = 857.480 ; gain = 558.035
