Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4190ad53180c41d991613c4a0d732703 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot basic_gates_from_example_behav xil_defaultlib.basic_gates_from_example -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
