<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov  7 17:07:14 2018" VIVADOVERSION="2015.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="uub_proto2" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RD_SER_DATA1" SIGIS="undef"/>
    <PORT DIR="O" NAME="FAKE_RD_SER_DATA1" SIGIS="undef"/>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="FPGA_CK_N" SIGIS="clk" SIGNAME="External_Ports_FPGA_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="FPGA_CK_P" SIGIS="clk" SIGNAME="External_Ports_FPGA_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RADIO_CTS" SIGIS="undef" SIGNAME="External_Ports_RADIO_CTS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="RADIO_RTS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GPS_TX" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GPS_RX" SIGIS="undef" SIGNAME="External_Ports_GPS_RX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RADIO_RTS" SIGIS="undef" SIGNAME="External_Ports_RADIO_CTS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="RADIO_CTS"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC2_CK_P" SIGIS="clk" SIGNAME="External_Ports_ADC2_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_5" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC2_CK_N" SIGIS="clk" SIGNAME="External_Ports_ADC2_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_5" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC3_CK_P" SIGIS="clk" SIGNAME="External_Ports_ADC3_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_7" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC3_CK_N" SIGIS="clk" SIGNAME="External_Ports_ADC3_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_7" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC4_CK_P" SIGIS="clk" SIGNAME="External_Ports_ADC4_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_11" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC4_CK_N" SIGIS="clk" SIGNAME="External_Ports_ADC4_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_11" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc0_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_3" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc0_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_3" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc1_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_1" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc2_p" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_8" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc4_p" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc4_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_10" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc3_p" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_6" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc4_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc4_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_10" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc1_p" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_1" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc2_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_8" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="adc3_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_adc3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_6" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRIG_IN" SIGIS="undef" SIGNAME="External_Ports_TRIG_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="TRIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC0_CK_P" SIGIS="clk" SIGNAME="External_Ports_ADC0_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_4" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC1_CK_P" SIGIS="clk" SIGNAME="External_Ports_ADC1_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_2" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC1_CK_N" SIGIS="clk" SIGNAME="External_Ports_ADC1_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_2" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="120000000" DIR="I" NAME="ADC0_CK_N" SIGIS="clk" SIGNAME="External_Ports_ADC0_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_inputs_util_ds_buf_4" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="USB_IFAULT" SIGIS="undef" SIGNAME="External_Ports_USB_IFAULT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="USB_IFAULT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RADIO_RST_IN" SIGIS="undef" SIGNAME="External_Ports_RADIO_RST_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="RADIO_RST_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="hconf" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hconf">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="HCONF"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LED_ASY" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_LED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="LED"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="LED_FLG" SIGIS="undef" SIGNAME="External_Ports_LED_FLG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="LED_FLG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RADIO_RST_OUT" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_RADIO_RST_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="RADIO_RST_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GPS_PPS" SIGIS="undef" SIGNAME="External_Ports_GPS_PPS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="TRUE_PPS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TRIG_OUT" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_TRIG_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="TRIG_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="WATCHDOG" SIGIS="undef" SIGNAME="External_Ports_WATCHDOG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="WATCHDOG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ADC_PWD" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_ADC_PWD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="ADC_PWD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="P65" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_P65">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="P65"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ext0_ctl" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AMIGA_CLOCK_OUT" SIGIS="undef" SIGNAME="amiga_trigger_0_clock_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="amiga_trigger_0" PORT="clock_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AMIGA_LTS_OUT" SIGIS="undef" SIGNAME="amiga_trigger_0_lts_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="amiga_trigger_0" PORT="lts_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AMIGA_TX" SIGIS="undef" SIGNAME="axi_uartlite_1_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AMIGA_RX" SIGIS="undef" SIGNAME="External_Ports_AMIGA_RX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RD_SER_DATA0" SIGIS="undef" SIGNAME="External_Ports_RD_SER_DATA0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="SERIAL_DATA0_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ENABLE_RD_XFR" SIGIS="undef" SIGNAME="External_Ports_ENABLE_RD_XFR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="ENABLE_XFR_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FAKE_ENABLE_RD_XFR" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_ENABLE_FAKE_XFR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="ENABLE_FAKE_XFR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ENABLE_RD_XFR_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="RD_SER_DATA1_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="RD_SER_DATA0_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="RD_XFR_CLK_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="FAKE_RD_XFR_CLK_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="FAKE_ENABLE_RD_XFR_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="FAKE_RD_SER_DATA0_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="FAKE_RD_SER_DATA1_CTL" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FAKE_RD_SER_DATA0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_SERIAL_FAKE_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="SERIAL_FAKE_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="EXT0_DAT7" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="EXT0_DAT6" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="EXT0_DAT4" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="EXT0_DAT5" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="RD_XFR_CLK" SIGIS="clk" SIGNAME="External_Ports_RD_XFR_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="P63"/>
        <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="clkb"/>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="SERIAL_CLK_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="P63" SIGIS="undef" SIGNAME="External_Ports_RD_XFR_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="RD_XFR_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="P61" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DEBUG1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="DEBUG1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="P62" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_ENABLE_MEM_WRT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="ENABLE_MEM_WRT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FAKE_RD_XFR_CLK" SIGIS="undef" SIGNAME="fake_rd_block_clk_wiz_0_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fake_rd_block_clk_wiz_0" PORT="clk_out1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_DDR" NAME="DDR" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP PHYSICAL="DDR_cas_n"/>
        <PORTMAP PHYSICAL="DDR_cke"/>
        <PORTMAP PHYSICAL="DDR_ck_n"/>
        <PORTMAP PHYSICAL="DDR_ck_p"/>
        <PORTMAP PHYSICAL="DDR_cs_n"/>
        <PORTMAP PHYSICAL="DDR_reset_n"/>
        <PORTMAP PHYSICAL="DDR_odt"/>
        <PORTMAP PHYSICAL="DDR_ras_n"/>
        <PORTMAP PHYSICAL="DDR_we_n"/>
        <PORTMAP PHYSICAL="DDR_ba"/>
        <PORTMAP PHYSICAL="DDR_addr"/>
        <PORTMAP PHYSICAL="DDR_dm"/>
        <PORTMAP PHYSICAL="DDR_dq"/>
        <PORTMAP PHYSICAL="DDR_dqs_n"/>
        <PORTMAP PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/adc_inputs/ddr_synchronizer_24bit_0" HWVERSION="1.0" INSTANCE="adc_inputs_ddr_synchronizer_24bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr_synchronizer_24bit" VLNV="auger.org:auger:ddr_synchronizer_24bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_ddr_synchronizer_24bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="ASYNC_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_3_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_3" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="DDR_CLK" SIGIS="clk" SIGNAME="adc_inputs_util_ds_buf_4_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_4" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="SYNC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_0_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC0_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/ddr_synchronizer_24bit_1" HWVERSION="1.0" INSTANCE="adc_inputs_ddr_synchronizer_24bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr_synchronizer_24bit" VLNV="auger.org:auger:ddr_synchronizer_24bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_ddr_synchronizer_24bit_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="ASYNC_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_1_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_1" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="DDR_CLK" SIGIS="clk" SIGNAME="adc_inputs_util_ds_buf_2_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_2" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="SYNC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_1_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC1_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/ddr_synchronizer_24bit_2" HWVERSION="1.0" INSTANCE="adc_inputs_ddr_synchronizer_24bit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr_synchronizer_24bit" VLNV="auger.org:auger:ddr_synchronizer_24bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_ddr_synchronizer_24bit_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="ASYNC_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_8_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_8" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="DDR_CLK" SIGIS="clk" SIGNAME="adc_inputs_util_ds_buf_5_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_5" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="SYNC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_2_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC2_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/ddr_synchronizer_24bit_3" HWVERSION="1.0" INSTANCE="adc_inputs_ddr_synchronizer_24bit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr_synchronizer_24bit" VLNV="auger.org:auger:ddr_synchronizer_24bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_ddr_synchronizer_24bit_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="ASYNC_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_6_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_6" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="DDR_CLK" SIGIS="clk" SIGNAME="adc_inputs_util_ds_buf_7_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_7" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="SYNC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_3_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC3_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/ddr_synchronizer_24bit_4" HWVERSION="1.0" INSTANCE="adc_inputs_ddr_synchronizer_24bit_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr_synchronizer_24bit" VLNV="auger.org:auger:ddr_synchronizer_24bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_ddr_synchronizer_24bit_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="ASYNC_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_10_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_10" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="DDR_CLK" SIGIS="clk" SIGNAME="adc_inputs_util_ds_buf_11_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_util_ds_buf_11" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="SYNC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_4_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC4_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_1" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_1_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_1" PORT="ASYNC_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_10" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc4_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc4_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc4_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc4_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_10_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_4" PORT="ASYNC_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_11" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC4_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC4_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC4_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC4_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_11_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_4" PORT="DDR_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_2" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC1_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC1_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC1_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC1_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_2_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_1" PORT="DDR_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_3" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_3_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_0" PORT="ASYNC_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_4" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC0_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC0_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC0_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC0_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_4_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_0" PORT="DDR_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_5" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC2_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC2_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC2_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC2_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_5_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_2" PORT="DDR_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_6" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_6_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_3" PORT="ASYNC_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_7" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC3_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC3_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ADC3_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC3_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_7_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_3" PORT="DDR_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_inputs/util_ds_buf_8" HWVERSION="2.1" INSTANCE="adc_inputs_util_ds_buf_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_util_ds_buf_8_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_2" PORT="ASYNC_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/amiga_trigger_0" HWVERSION="1.0" INSTANCE="amiga_trigger_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="amiga_trigger" VLNV="user.org:user:amiga_trigger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DENOMINATOR" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_amiga_trigger_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clock_120M" SIGIS="data" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trigger" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_TRIG_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="TRIG_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="lts_in" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_EVT_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_EVT_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="clock_out" SIGIS="data" SIGNAME="amiga_trigger_0_clock_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AMIGA_CLOCK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lts_out" SIGIS="undef" SIGNAME="amiga_trigger_0_lts_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AMIGA_LTS_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_uartlite_0" HWVERSION="2.0" INSTANCE="axi_uartlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="50.0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_uartlite_0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x42C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x42C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_GPS_RX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPS_RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPS_TX"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx"/>
            <PORTMAP PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_uartlite_1" HWVERSION="2.0" INSTANCE="axi_uartlite_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="50.0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_uartlite_1_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x42C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x42C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_AMIGA_RX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AMIGA_RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uartlite_1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AMIGA_TX"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx"/>
            <PORTMAP PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clock_1pps_0" HWVERSION="1.0" INSTANCE="clock_1pps_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_1pps" VLNV="auger.org:dfnitz:clock_1pps:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_clock_1pps_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK120" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK1PPS" SIGIS="undef" SIGNAME="clock_1pps_0_CLK1PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="FAKE_PPS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/axi_bram_ctrl_0" HWVERSION="4.0" INSTANCE="fake_rd_block_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_0_4"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x52000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x52007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fake_rd_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/axi_bram_ctrl_1" HWVERSION="4.0" INSTANCE="fake_rd_block_axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_1_2"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x54000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x54007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fake_rd_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/blk_mem_gen_0" HWVERSION="8.2" INSTANCE="fake_rd_block_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_0_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="fake_rd_block_clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_xlconstant_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_7_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_xlconstant_7" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_FAKE_DATA_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="FAKE_DATA_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="FAKE_DATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fake_rd_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/blk_mem_gen_1" HWVERSION="8.2" INSTANCE="fake_rd_block_blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_1_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="External_Ports_RD_XFR_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_XFR_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_ENABLE_MEM_WRT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="ENABLE_MEM_WRT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_xlconstant_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DATA_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="DATA_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DATA_TO_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="DATA_TO_MEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fake_rd_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/clk_wiz_0" HWVERSION="5.1" INSTANCE="fake_rd_block_clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="uub_proto2_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="120.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________120.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1____30.000______0.000______50.0______305.524____251.823"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.00"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="30.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="27.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="8.333"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="27.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="83.33"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_clk_wiz_0_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="120.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="83.33"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.00"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="27"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="8.333"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="27"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="305.524"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="251.823"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="fake_rd_block_clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_RD_XFR_CLK"/>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="clkb"/>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="LOCAL_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/fake_rd_interface_0" HWVERSION="1.0" INSTANCE="fake_rd_block_fake_rd_interface_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fake_rd_interface" VLNV="auger.org:auger:fake_rd_interface:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_fake_rd_interface_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C60000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SERIAL_DATA0_IN" SIGIS="undef" SIGNAME="External_Ports_RD_SER_DATA0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_SER_DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SERIAL_CLK_IN" SIGIS="undef" SIGNAME="External_Ports_RD_XFR_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_XFR_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ENABLE_XFR_IN" SIGIS="undef" SIGNAME="External_Ports_ENABLE_RD_XFR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ENABLE_RD_XFR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="FAKE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LOCAL_CLK" SIGIS="undef" SIGNAME="fake_rd_block_clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ENABLE_FAKE_XFR" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_ENABLE_FAKE_XFR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_ENABLE_RD_XFR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SERIAL_FAKE_OUT" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_SERIAL_FAKE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_RD_SER_DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="FAKE_DATA_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_FAKE_DATA_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DATA_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA_TO_MEM" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DATA_TO_MEM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ENABLE_MEM_WRT" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_ENABLE_MEM_WRT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P62"/>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEBUG1" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_DEBUG1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P61"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEBUG2" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP PHYSICAL="s00_axi_awprot"/>
            <PORTMAP PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP PHYSICAL="s00_axi_awready"/>
            <PORTMAP PHYSICAL="s00_axi_wdata"/>
            <PORTMAP PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP PHYSICAL="s00_axi_wready"/>
            <PORTMAP PHYSICAL="s00_axi_bresp"/>
            <PORTMAP PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP PHYSICAL="s00_axi_bready"/>
            <PORTMAP PHYSICAL="s00_axi_araddr"/>
            <PORTMAP PHYSICAL="s00_axi_arprot"/>
            <PORTMAP PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP PHYSICAL="s00_axi_arready"/>
            <PORTMAP PHYSICAL="s00_axi_rdata"/>
            <PORTMAP PHYSICAL="s00_axi_rresp"/>
            <PORTMAP PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/xlconstant_5" HWVERSION="1.1" INSTANCE="fake_rd_block_xlconstant_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_5_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/xlconstant_6" HWVERSION="1.1" INSTANCE="fake_rd_block_xlconstant_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1111"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fake_rd_block/xlconstant_7" HWVERSION="1.1" INSTANCE="fake_rd_block_xlconstant_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_6_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_xlconstant_7_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/fir_compiler_0" HWVERSION="7.2" INSTANCE="filter_block_fir_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="uub_proto2_fir_compiler_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="uub_proto2_fir_compiler_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="11"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="21"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="4"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="11"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="11"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="1"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="11"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="17"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_fir_compiler_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="5,0,12,22,0,-61,-96,0,256,551,681,551,256,0,-96,-61,0,22,12,0,5"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="11"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Unsigned"/>
        <PARAMETER NAME="Data_Width" VALUE="12"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Convergent_Rounding_to_Even"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="11"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_block_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_1_dout &amp; filter_block_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_1" PORT="dout"/>
            <CONNECTION INSTANCE="filter_block_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP PHYSICAL="s_axis_data_tready"/>
            <PORTMAP PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/filter_block/fir_compiler_1" HWVERSION="7.2" INSTANCE="filter_block_fir_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="uub_proto2_fir_compiler_1_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="uub_proto2_fir_compiler_1_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="11"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="21"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="4"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="11"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="11"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="1"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="11"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="17"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_fir_compiler_1_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="5,0,12,22,0,-61,-96,0,256,551,681,551,256,0,-96,-61,0,22,12,0,5"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="11"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Unsigned"/>
        <PARAMETER NAME="Data_Width" VALUE="12"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Convergent_Rounding_to_Even"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="11"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_block_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_3_dout &amp; filter_block_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_3" PORT="dout"/>
            <CONNECTION INSTANCE="filter_block_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP PHYSICAL="s_axis_data_tready"/>
            <PORTMAP PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/filter_block/fir_compiler_2" HWVERSION="7.2" INSTANCE="filter_block_fir_compiler_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="uub_proto2_fir_compiler_2_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="uub_proto2_fir_compiler_2_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="11"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="21"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="4"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="11"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="12"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="11"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="1"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="25"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="11"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="17"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_fir_compiler_2_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="Vector"/>
        <PARAMETER NAME="CoefficientVector" VALUE="5,0,12,22,0,-61,-96,0,256,551,681,551,256,0,-96,-61,0,22,12,0,5"/>
        <PARAMETER NAME="Coefficient_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Input_Sample_Period"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.001"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="300.0"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="11"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Unsigned"/>
        <PARAMETER NAME="Data_Width" VALUE="12"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Convergent_Rounding_to_Even"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="11"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_block_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_5_dout &amp; filter_block_xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlconstant_5" PORT="dout"/>
            <CONNECTION INSTANCE="filter_block_xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP PHYSICAL="s_axis_data_tready"/>
            <PORTMAP PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_FPGA_CK_N"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="120000000"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlconstant_1" HWVERSION="1.1" INSTANCE="filter_block_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlconstant_2" HWVERSION="1.1" INSTANCE="filter_block_xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_0" PORT="s_axis_data_tvalid"/>
            <CONNECTION INSTANCE="filter_block_fir_compiler_2" PORT="s_axis_data_tvalid"/>
            <CONNECTION INSTANCE="filter_block_fir_compiler_1" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlconstant_3" HWVERSION="1.1" INSTANCE="filter_block_xlconstant_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_1" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlconstant_5" HWVERSION="1.1" INSTANCE="filter_block_xlconstant_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_2" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_2" HWVERSION="1.0" INSTANCE="filter_block_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_3" HWVERSION="1.0" INSTANCE="filter_block_xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="FILT_PMT0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_4" HWVERSION="1.0" INSTANCE="filter_block_xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC1_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_1" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_5" HWVERSION="1.0" INSTANCE="filter_block_xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="FILT_PMT1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_6" HWVERSION="1.0" INSTANCE="filter_block_xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC2_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_2" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/filter_block/xlslice_7" HWVERSION="1.0" INSTANCE="filter_block_xlslice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlslice_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_fir_compiler_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_fir_compiler_2" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="FILT_PMT2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/interface_uub_dfn3_0" HWVERSION="1.0" INSTANCE="interface_uub_dfn3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="interface_uub_dfn3" VLNV="auger.org:auger:interface_uub_dfn3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_interface_uub_dfn3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK120" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="HCONF" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hconf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hconf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="WATCHDOG" SIGIS="undef" SIGNAME="External_Ports_WATCHDOG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WATCHDOG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RADIO_RST_IN" SIGIS="undef" SIGNAME="External_Ports_RADIO_RST_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RADIO_RST_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="USB_IFAULT" SIGIS="undef" SIGNAME="External_Ports_USB_IFAULT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="USB_IFAULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RADIO_RST_OUT" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_RADIO_RST_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RADIO_RST_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ADC_PWD" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_ADC_PWD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ADC_PWD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="P65" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_P65">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P65"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP PHYSICAL="s00_axi_awprot"/>
            <PORTMAP PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP PHYSICAL="s00_axi_awready"/>
            <PORTMAP PHYSICAL="s00_axi_wdata"/>
            <PORTMAP PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP PHYSICAL="s00_axi_wready"/>
            <PORTMAP PHYSICAL="s00_axi_bresp"/>
            <PORTMAP PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP PHYSICAL="s00_axi_bready"/>
            <PORTMAP PHYSICAL="s00_axi_araddr"/>
            <PORTMAP PHYSICAL="s00_axi_arprot"/>
            <PORTMAP PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP PHYSICAL="s00_axi_arready"/>
            <PORTMAP PHYSICAL="s00_axi_rdata"/>
            <PORTMAP PHYSICAL="s00_axi_rresp"/>
            <PORTMAP PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/axi_bram_ctrl_0" HWVERSION="4.0" INSTANCE="test_control_block_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_0_2"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x4E000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4E001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="test_control_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/axi_bram_ctrl_1" HWVERSION="4.0" INSTANCE="test_control_block_axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_0_3"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x50000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x50001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="test_control_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/blk_mem_gen_0" HWVERSION="8.2" INSTANCE="test_control_block_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="test_control_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_EVENT_ADR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="EVENT_ADR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="EVENT_IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="test_control_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/blk_mem_gen_1" HWVERSION="8.2" INSTANCE="test_control_block_blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_1_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="test_control_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_EVENT_ADR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="EVENT_ADR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_xlconstant_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_blk_mem_gen_1_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="EVENT_IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="test_control_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/fake_signal_0" HWVERSION="1.0" INSTANCE="test_control_block_fake_signal_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fake_signal" VLNV="user.org:user:fake_signal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_fake_signal_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="USE_FAKE_SHWR" SIGIS="undef" SIGNAME="test_control_block_test_control_0_USE_FAKE_SHWR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="USE_FAKE_SHWR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="USE_FAKE_MUON" SIGIS="undef" SIGNAME="test_control_block_test_control_0_USE_FAKE_MUON">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="USE_FAKE_MUON"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="MODE" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_FAKE_MODE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="FAKE_MODE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC0_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_0_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_0" PORT="SYNC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC1_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_1_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_1" PORT="SYNC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC2_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_2_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_2" PORT="SYNC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC3_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_3_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_3" PORT="SYNC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC4_IN" RIGHT="0" SIGIS="undef" SIGNAME="adc_inputs_ddr_synchronizer_24bit_4_SYNC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_4" PORT="SYNC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="EVENT_IN0" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="EVENT_IN1" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_blk_mem_gen_1_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="120000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ADC0_OUT" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ADC0"/>
            <CONNECTION INSTANCE="filter_block_xlslice_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ADC1_OUT" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ADC1"/>
            <CONNECTION INSTANCE="filter_block_xlslice_4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ADC2_OUT" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ADC2"/>
            <CONNECTION INSTANCE="filter_block_xlslice_6" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ADC3_OUT" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC3_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ADC3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ADC4_OUT" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC4_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ADC4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="EVENT_ADR" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_EVENT_ADR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="addrb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/test_control_0" HWVERSION="1.0" INSTANCE="test_control_block_test_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="test_control" VLNV="user.org:user:test_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_test_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C40000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK120" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FAKE_PPS" SIGIS="undef" SIGNAME="clock_1pps_0_CLK1PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_1pps_0" PORT="CLK1PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRUE_PPS" SIGIS="undef" SIGNAME="External_Ports_GPS_PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPS_PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PPS" SIGIS="undef" SIGNAME="test_control_block_test_control_0_PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="pps"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="ONE_PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="USE_FAKE_SHWR" SIGIS="undef" SIGNAME="test_control_block_test_control_0_USE_FAKE_SHWR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="USE_FAKE_SHWR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="USE_FAKE_MUON" SIGIS="undef" SIGNAME="test_control_block_test_control_0_USE_FAKE_MUON">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="USE_FAKE_MUON"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="FAKE_MODE" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_FAKE_MODE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="MODE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP PHYSICAL="s00_axi_awprot"/>
            <PORTMAP PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP PHYSICAL="s00_axi_awready"/>
            <PORTMAP PHYSICAL="s00_axi_wdata"/>
            <PORTMAP PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP PHYSICAL="s00_axi_wready"/>
            <PORTMAP PHYSICAL="s00_axi_bresp"/>
            <PORTMAP PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP PHYSICAL="s00_axi_bready"/>
            <PORTMAP PHYSICAL="s00_axi_araddr"/>
            <PORTMAP PHYSICAL="s00_axi_arprot"/>
            <PORTMAP PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP PHYSICAL="s00_axi_arready"/>
            <PORTMAP PHYSICAL="s00_axi_rdata"/>
            <PORTMAP PHYSICAL="s00_axi_rresp"/>
            <PORTMAP PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/xlconstant_4" HWVERSION="1.1" INSTANCE="test_control_block_xlconstant_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="dinb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/xlconstant_5" HWVERSION="1.1" INSTANCE="test_control_block_xlconstant_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="enb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/test_control_block/xlconstant_6" HWVERSION="1.1" INSTANCE="test_control_block_xlconstant_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_xlconstant_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="web"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/time_tagging_0" HWVERSION="1.0" INSTANCE="time_tagging_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="time_tagging" VLNV="xilinx.com:user:time_tagging:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_time_tagging_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C30000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pps" SIGIS="undef" SIGNAME="test_control_block_test_control_0_PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_120m" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="evtclkf" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_TRIGGER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_TRIGGER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="evtclks" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_TRIGGER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_TRIGGER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dead" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_DEAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="DEAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="evtcnt" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_EVT_CTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_EVT_CTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="evtcntm" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_EVT_CTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_EVT_CTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="address_wsb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_BUF_WNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_BUF_WNUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="address_rsb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_BUF_RNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_BUF_RNUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="address_wmb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_BUF_WNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_BUF_WNUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="address_rmb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_BUF_RNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_BUF_RNUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="16"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP PHYSICAL="s00_axi_awprot"/>
            <PORTMAP PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP PHYSICAL="s00_axi_awready"/>
            <PORTMAP PHYSICAL="s00_axi_wdata"/>
            <PORTMAP PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP PHYSICAL="s00_axi_wready"/>
            <PORTMAP PHYSICAL="s00_axi_bresp"/>
            <PORTMAP PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP PHYSICAL="s00_axi_bready"/>
            <PORTMAP PHYSICAL="s00_axi_araddr"/>
            <PORTMAP PHYSICAL="s00_axi_arprot"/>
            <PORTMAP PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP PHYSICAL="s00_axi_arready"/>
            <PORTMAP PHYSICAL="s00_axi_rdata"/>
            <PORTMAP PHYSICAL="s00_axi_rresp"/>
            <PORTMAP PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/axi_bram_ctrl_0" HWVERSION="4.0" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_0_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/axi_bram_ctrl_1" HWVERSION="4.0" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_1_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x42000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4201FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/axi_crossbar_0" HWVERSION="2.1" INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000042000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x00000011"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000042000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/axi_crossbar_1" HWVERSION="2.1" INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x00000011"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/blk_mem_gen_0" HWVERSION="8.2" INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ENB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_ENB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_DATA0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/blk_mem_gen_6" HWVERSION="8.2" INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_6_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ENB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_ENB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_DATA1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_DATA1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/muon_memory_block/xlconstant_0" HWVERSION="1.1" INSTANCE="trigger_memory_block_muon_memory_block_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1111"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="web"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/sde_trigger_0" HWVERSION="1.2" INSTANCE="trigger_memory_block_sde_trigger_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sde_trigger" VLNV="auger.mtu.edu:user:sde_trigger:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_INTR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INTR_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_INTR_SENSITIVITY" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_INTR_ACTIVE_STATE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IRQ_SENSITIVITY" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE_STATE" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_sde_trigger_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_INTR_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_S_AXI_INTR_HIGHADDR" VALUE="0x43C1FFFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C2FFFF"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="ADC0" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC1" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC1_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC2" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC2_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC3" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC3_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC3_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ADC4" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_fake_signal_0_ADC4_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="ADC4_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="FILT_PMT0" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="FILT_PMT1" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="FILT_PMT2" RIGHT="0" SIGIS="undef" SIGNAME="filter_block_xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_block_xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLK120" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRIG_IN" SIGIS="undef" SIGNAME="External_Ports_TRIG_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRIG_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ONE_PPS" SIGIS="undef" SIGNAME="test_control_block_test_control_0_PPS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="PPS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LED_FLG" SIGIS="undef" SIGNAME="External_Ports_LED_FLG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_FLG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_DATA0" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_DATA1" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_DATA2" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_DATA3" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_DATA4" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SHWR_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="addrb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="addrb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="addrb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="addrb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SHWR_TRIGGER" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_TRIGGER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="evtclkf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SHWR_TRIG_FAST" SIGIS="undef"/>
        <PORT DIR="O" NAME="DEAD" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_DEAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="dead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="SHWR_BUF_WNUM" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_BUF_WNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="address_wsb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="SHWR_BUF_RNUM" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_BUF_RNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="address_rsb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="SHWR_EVT_CTR" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_EVT_CTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="evtcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SHWR_EVT_ID" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_EVT_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="amiga_trigger_0" PORT="lts_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="MUON_DATA0" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_DATA0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="MUON_DATA1" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_DATA1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="MUON_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="addrb"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MUON_ENB" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_ENB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="enb"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MUON_TRIGGER" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_TRIGGER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="evtclks"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="MUON_BUF_WNUM" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_BUF_WNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="address_wmb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="MUON_BUF_RNUM" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_BUF_RNUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="address_rmb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="MUON_EVT_CTR" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_EVT_CTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="evtcntm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TRIG_OUT" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_TRIG_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRIG_OUT"/>
            <CONNECTION INSTANCE="amiga_trigger_0" PORT="trigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="P6X" RIGHT="1" SIGIS="undef"/>
        <PORT DIR="O" NAME="LED" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_LED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_ASY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_intr_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_intr_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_intr_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_intr_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_intr_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_intr_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_intr_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_intr_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_intr_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_intr_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SHWR_IRQ" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s1_axi_intr_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s1_axi_intr_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s1_axi_intr_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s1_axi_intr_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s1_axi_intr_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s1_axi_intr_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s1_axi_intr_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s1_axi_intr_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s1_axi_intr_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s1_axi_intr_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s1_axi_intr_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s1_axi_intr_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s1_axi_intr_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s1_axi_intr_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s1_axi_intr_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1_axi_intr_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MUON_IRQ" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_MUON_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP PHYSICAL="s00_axi_awprot"/>
            <PORTMAP PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP PHYSICAL="s00_axi_awready"/>
            <PORTMAP PHYSICAL="s00_axi_wdata"/>
            <PORTMAP PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP PHYSICAL="s00_axi_wready"/>
            <PORTMAP PHYSICAL="s00_axi_bresp"/>
            <PORTMAP PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP PHYSICAL="s00_axi_bready"/>
            <PORTMAP PHYSICAL="s00_axi_araddr"/>
            <PORTMAP PHYSICAL="s00_axi_arprot"/>
            <PORTMAP PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP PHYSICAL="s00_axi_arready"/>
            <PORTMAP PHYSICAL="s00_axi_rdata"/>
            <PORTMAP PHYSICAL="s00_axi_rresp"/>
            <PORTMAP PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="S_AXI_INTR" TYPE="SLAVE">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_intr_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_intr_awprot"/>
            <PORTMAP PHYSICAL="s_axi_intr_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_intr_awready"/>
            <PORTMAP PHYSICAL="s_axi_intr_wdata"/>
            <PORTMAP PHYSICAL="s_axi_intr_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_intr_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_intr_wready"/>
            <PORTMAP PHYSICAL="s_axi_intr_bresp"/>
            <PORTMAP PHYSICAL="s_axi_intr_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_intr_bready"/>
            <PORTMAP PHYSICAL="s_axi_intr_araddr"/>
            <PORTMAP PHYSICAL="s_axi_intr_arprot"/>
            <PORTMAP PHYSICAL="s_axi_intr_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_intr_arready"/>
            <PORTMAP PHYSICAL="s_axi_intr_rdata"/>
            <PORTMAP PHYSICAL="s_axi_intr_rresp"/>
            <PORTMAP PHYSICAL="s_axi_intr_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_intr_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="S1_AXI_INTR" TYPE="SLAVE">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s1_axi_intr_awaddr"/>
            <PORTMAP PHYSICAL="s1_axi_intr_awprot"/>
            <PORTMAP PHYSICAL="s1_axi_intr_awvalid"/>
            <PORTMAP PHYSICAL="s1_axi_intr_awready"/>
            <PORTMAP PHYSICAL="s1_axi_intr_wdata"/>
            <PORTMAP PHYSICAL="s1_axi_intr_wstrb"/>
            <PORTMAP PHYSICAL="s1_axi_intr_wvalid"/>
            <PORTMAP PHYSICAL="s1_axi_intr_wready"/>
            <PORTMAP PHYSICAL="s1_axi_intr_bresp"/>
            <PORTMAP PHYSICAL="s1_axi_intr_bvalid"/>
            <PORTMAP PHYSICAL="s1_axi_intr_bready"/>
            <PORTMAP PHYSICAL="s1_axi_intr_araddr"/>
            <PORTMAP PHYSICAL="s1_axi_intr_arprot"/>
            <PORTMAP PHYSICAL="s1_axi_intr_arvalid"/>
            <PORTMAP PHYSICAL="s1_axi_intr_arready"/>
            <PORTMAP PHYSICAL="s1_axi_intr_rdata"/>
            <PORTMAP PHYSICAL="s1_axi_intr_rresp"/>
            <PORTMAP PHYSICAL="s1_axi_intr_rvalid"/>
            <PORTMAP PHYSICAL="s1_axi_intr_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_bram_ctrl_0" HWVERSION="4.0" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x44000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x44007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_bram_ctrl_1" HWVERSION="4.0" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_1_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x46000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x46007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_bram_ctrl_2" HWVERSION="4.0" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_2_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x48000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x48007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_bram_ctrl_3" HWVERSION="4.0" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_3_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x4A000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4A007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_bram_ctrl_4" HWVERSION="4.0" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_bram_ctrl_4_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x4C000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4C007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_crossbar_0" HWVERSION="2.1" INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000044000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000044000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_crossbar_1" HWVERSION="2.1" INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000046000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000046000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_crossbar_2" HWVERSION="2.1" INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000048000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000048000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_crossbar_3" HWVERSION="2.1" INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x000000004a000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x000000004A000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M03_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/axi_crossbar_4" HWVERSION="2.1" INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x000000004c000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x0000100000000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x0000000c00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000003"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x0000000800000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="8"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00001000"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00002000"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00003000"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00004000"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00005000"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00006000"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00007000"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00008000"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00009000"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000a000"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000b000"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000c000"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000d000"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000e000"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000f000"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x000000004C000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_crossbar_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_awid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awlock"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awregion"/>
            <PORTMAP PHYSICAL="m_axi_awqos"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_bid"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_arid"/>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arlock"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arregion"/>
            <PORTMAP PHYSICAL="m_axi_arqos"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_rid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="13"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/blk_mem_gen_1" HWVERSION="8.2" INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/blk_mem_gen_2" HWVERSION="8.2" INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_2_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_DATA1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/blk_mem_gen_3" HWVERSION="8.2" INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_3_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_DATA3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/blk_mem_gen_4" HWVERSION="8.2" INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_4_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_DATA2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/blk_mem_gen_5" HWVERSION="8.2" INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_blk_mem_gen_5_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_SHWR_DATA4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_DATA4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/xlconstant_0" HWVERSION="1.1" INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="enb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="enb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="enb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="enb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/trigger_memory_block/shower_memory_block/xlconstant_1" HWVERSION="1.1" INSTANCE="trigger_memory_block_shower_memory_block_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1111"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="web"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="web"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="web"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="web"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ds_buf_0" HWVERSION="2.1" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_util_ds_buf_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FPGA_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FPGA_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_1pps_0" PORT="CLK120"/>
            <CONNECTION INSTANCE="time_tagging_0" PORT="clk_120m"/>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="CLK120"/>
            <CONNECTION INSTANCE="amiga_trigger_0" PORT="clock_120M"/>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_0" PORT="CLK"/>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_1" PORT="CLK"/>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_2" PORT="CLK"/>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_3" PORT="CLK"/>
            <CONNECTION INSTANCE="adc_inputs_ddr_synchronizer_24bit_4" PORT="CLK"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="CLK120"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="clkb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="clkb"/>
            <CONNECTION INSTANCE="filter_block_fir_compiler_2" PORT="aclk"/>
            <CONNECTION INSTANCE="filter_block_fir_compiler_1" PORT="aclk"/>
            <CONNECTION INSTANCE="filter_block_fir_compiler_0" PORT="aclk"/>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="CLK120"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="clkb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="clkb"/>
            <CONNECTION INSTANCE="test_control_block_fake_signal_0" PORT="CLK"/>
            <CONNECTION INSTANCE="fake_rd_block_clk_wiz_0" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_XFR_CLK_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_SER_DATA0_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_SER_DATA1_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ENABLE_RD_XFR_CTL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="11111011"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext0_ctl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT0_DAT5"/>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT0_DAT4"/>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT0_DAT6"/>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT0_DAT7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_3" HWVERSION="1.1" INSTANCE="xlconstant_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_xlconstant_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_RD_SER_DATA1_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_RD_SER_DATA0_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_ENABLE_RD_XFR_CTL"/>
            <CONNECTION INSTANCE="External_Ports" PORT="FAKE_RD_XFR_CLK_CTL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/zync_block/axi_cdma_0" HWVERSION="4.1" INSTANCE="zync_block_axi_cdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_cdma" VLNV="xilinx.com:ip:axi_cdma:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_cdma;v=v4_1;d=pg034-axi-cdma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_LITE_IS_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MAX_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_INCLUDE_DRE" VALUE="0"/>
        <PARAMETER NAME="C_USE_DATAMOVER_LITE" VALUE="0"/>
        <PARAMETER NAME="C_READ_ADDR_PIPE_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_ADDR_PIPE_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_INCLUDE_SF" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="256"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_cdma_0_0"/>
        <PARAMETER NAME="C_ENABLE_KEYHOLE" VALUE="false"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7E200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7E20FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cdma_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="zync_block_axi_cdma_0_cdma_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_0_M_AXI_SG" DATAWIDTH="32" NAME="M_AXI_SG" TYPE="MASTER">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="zync_block_processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="zync_block_processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x44000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x44007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x44000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x44007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x46000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x46007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x46000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x46007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x48000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x48007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x48000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x48007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4A000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4A007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4A000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4A007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4C000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4C007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4C000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4C007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zync_block_processing_system7_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/zync_block/axi_cdma_1" HWVERSION="4.1" INSTANCE="zync_block_axi_cdma_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_cdma" VLNV="xilinx.com:ip:axi_cdma:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_cdma;v=v4_1;d=pg034-axi-cdma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_LITE_IS_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MAX_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_INCLUDE_DRE" VALUE="0"/>
        <PARAMETER NAME="C_USE_DATAMOVER_LITE" VALUE="0"/>
        <PARAMETER NAME="C_READ_ADDR_PIPE_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_ADDR_PIPE_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_INCLUDE_SF" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="256"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_cdma_1_0"/>
        <PARAMETER NAME="C_ENABLE_KEYHOLE" VALUE="false"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7E210000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7E21FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_aresetn" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cdma_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="zync_block_axi_cdma_1_cdma_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_1_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_araddr"/>
            <PORTMAP PHYSICAL="m_axi_arburst"/>
            <PORTMAP PHYSICAL="m_axi_arcache"/>
            <PORTMAP PHYSICAL="m_axi_arlen"/>
            <PORTMAP PHYSICAL="m_axi_arprot"/>
            <PORTMAP PHYSICAL="m_axi_arready"/>
            <PORTMAP PHYSICAL="m_axi_arsize"/>
            <PORTMAP PHYSICAL="m_axi_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_awburst"/>
            <PORTMAP PHYSICAL="m_axi_awcache"/>
            <PORTMAP PHYSICAL="m_axi_awlen"/>
            <PORTMAP PHYSICAL="m_axi_awprot"/>
            <PORTMAP PHYSICAL="m_axi_awready"/>
            <PORTMAP PHYSICAL="m_axi_awsize"/>
            <PORTMAP PHYSICAL="m_axi_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_bready"/>
            <PORTMAP PHYSICAL="m_axi_bresp"/>
            <PORTMAP PHYSICAL="m_axi_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_rdata"/>
            <PORTMAP PHYSICAL="m_axi_rlast"/>
            <PORTMAP PHYSICAL="m_axi_rready"/>
            <PORTMAP PHYSICAL="m_axi_rresp"/>
            <PORTMAP PHYSICAL="m_axi_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_wdata"/>
            <PORTMAP PHYSICAL="m_axi_wlast"/>
            <PORTMAP PHYSICAL="m_axi_wready"/>
            <PORTMAP PHYSICAL="m_axi_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_1_M_AXI_SG" DATAWIDTH="32" NAME="M_AXI_SG" TYPE="MASTER">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="zync_block_processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1"/>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="zync_block_processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x42000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4201FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x42000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4201FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zync_block_processing_system7_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/zync_block/axi_interconnect_0" HWVERSION="2.1" INSTANCE="zync_block_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="22"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="time_tagging_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="interface_uub_dfn3_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="test_control_block_test_control_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M08_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M08_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M08_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M08_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M09_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M09_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M09_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M09_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M10_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M10_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M10_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M10_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M11_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M11_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M11_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M11_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M11_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M11_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M11_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M12_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M12_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M12_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M12_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M12_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M12_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M12_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M12_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M13_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M13_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M13_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M13_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M13_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M13_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M13_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M13_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="trigger_memory_block_sde_trigger_0_s1_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_arready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_awready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_bready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_rready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_wready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M17_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M17_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M17_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M17_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_arready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M17_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M17_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M17_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M17_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_awready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M17_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_bready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_bvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M17_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M17_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_rlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_rready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_rvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_wlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_wready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_wvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M18_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M18_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M18_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M18_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_arlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_arready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_arvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M18_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M18_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M18_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M18_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awlock" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_awready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M18_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_bready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_bvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M18_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M18_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_rlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_rready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_rvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_wlast" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_wready" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_wvalid" SIGIS="undef" SIGNAME="test_control_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="M19_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M19_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M19_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M19_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_arready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="M19_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M19_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M19_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M19_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_awready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M19_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_bready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M19_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M19_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_rlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_rready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_wlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_wready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="M20_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M20_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M20_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M20_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_arlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_arready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="M20_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M20_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M20_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M20_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_awlock" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_awready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M20_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_bready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M20_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M20_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_rlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_rready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_wlast" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_wready" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_awvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_awready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_wvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_wready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_bvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_bready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_arvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_arready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M21_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_rvalid" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_rready" SIGIS="undef" SIGNAME="fake_rd_block_fake_rd_interface_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_awready"/>
            <PORTMAP PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_wready"/>
            <PORTMAP PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_bready"/>
            <PORTMAP PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_arready"/>
            <PORTMAP PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M07_AXI_awid"/>
            <PORTMAP PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_awready"/>
            <PORTMAP PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_wready"/>
            <PORTMAP PHYSICAL="M07_AXI_bid"/>
            <PORTMAP PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_bready"/>
            <PORTMAP PHYSICAL="M07_AXI_arid"/>
            <PORTMAP PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_arready"/>
            <PORTMAP PHYSICAL="M07_AXI_rid"/>
            <PORTMAP PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M08_AXI_awid"/>
            <PORTMAP PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_awready"/>
            <PORTMAP PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_wready"/>
            <PORTMAP PHYSICAL="M08_AXI_bid"/>
            <PORTMAP PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_bready"/>
            <PORTMAP PHYSICAL="M08_AXI_arid"/>
            <PORTMAP PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_arready"/>
            <PORTMAP PHYSICAL="M08_AXI_rid"/>
            <PORTMAP PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M09_AXI_awid"/>
            <PORTMAP PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_awready"/>
            <PORTMAP PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_wready"/>
            <PORTMAP PHYSICAL="M09_AXI_bid"/>
            <PORTMAP PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_bready"/>
            <PORTMAP PHYSICAL="M09_AXI_arid"/>
            <PORTMAP PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_arready"/>
            <PORTMAP PHYSICAL="M09_AXI_rid"/>
            <PORTMAP PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M10_AXI_awid"/>
            <PORTMAP PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_awready"/>
            <PORTMAP PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_wready"/>
            <PORTMAP PHYSICAL="M10_AXI_bid"/>
            <PORTMAP PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_bready"/>
            <PORTMAP PHYSICAL="M10_AXI_arid"/>
            <PORTMAP PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_arready"/>
            <PORTMAP PHYSICAL="M10_AXI_rid"/>
            <PORTMAP PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M11_AXI_awid"/>
            <PORTMAP PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP PHYSICAL="M11_AXI_awqos"/>
            <PORTMAP PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_awready"/>
            <PORTMAP PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_wready"/>
            <PORTMAP PHYSICAL="M11_AXI_bid"/>
            <PORTMAP PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_bready"/>
            <PORTMAP PHYSICAL="M11_AXI_arid"/>
            <PORTMAP PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP PHYSICAL="M11_AXI_arqos"/>
            <PORTMAP PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_arready"/>
            <PORTMAP PHYSICAL="M11_AXI_rid"/>
            <PORTMAP PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M12_AXI_awid"/>
            <PORTMAP PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M12_AXI_awlen"/>
            <PORTMAP PHYSICAL="M12_AXI_awsize"/>
            <PORTMAP PHYSICAL="M12_AXI_awburst"/>
            <PORTMAP PHYSICAL="M12_AXI_awlock"/>
            <PORTMAP PHYSICAL="M12_AXI_awcache"/>
            <PORTMAP PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP PHYSICAL="M12_AXI_awqos"/>
            <PORTMAP PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_awready"/>
            <PORTMAP PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M12_AXI_wlast"/>
            <PORTMAP PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_wready"/>
            <PORTMAP PHYSICAL="M12_AXI_bid"/>
            <PORTMAP PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_bready"/>
            <PORTMAP PHYSICAL="M12_AXI_arid"/>
            <PORTMAP PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP PHYSICAL="M12_AXI_arlen"/>
            <PORTMAP PHYSICAL="M12_AXI_arsize"/>
            <PORTMAP PHYSICAL="M12_AXI_arburst"/>
            <PORTMAP PHYSICAL="M12_AXI_arlock"/>
            <PORTMAP PHYSICAL="M12_AXI_arcache"/>
            <PORTMAP PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP PHYSICAL="M12_AXI_arqos"/>
            <PORTMAP PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_arready"/>
            <PORTMAP PHYSICAL="M12_AXI_rid"/>
            <PORTMAP PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP PHYSICAL="M12_AXI_rlast"/>
            <PORTMAP PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M13_AXI_awid"/>
            <PORTMAP PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M13_AXI_awlen"/>
            <PORTMAP PHYSICAL="M13_AXI_awsize"/>
            <PORTMAP PHYSICAL="M13_AXI_awburst"/>
            <PORTMAP PHYSICAL="M13_AXI_awlock"/>
            <PORTMAP PHYSICAL="M13_AXI_awcache"/>
            <PORTMAP PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP PHYSICAL="M13_AXI_awqos"/>
            <PORTMAP PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_awready"/>
            <PORTMAP PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M13_AXI_wlast"/>
            <PORTMAP PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_wready"/>
            <PORTMAP PHYSICAL="M13_AXI_bid"/>
            <PORTMAP PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_bready"/>
            <PORTMAP PHYSICAL="M13_AXI_arid"/>
            <PORTMAP PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP PHYSICAL="M13_AXI_arlen"/>
            <PORTMAP PHYSICAL="M13_AXI_arsize"/>
            <PORTMAP PHYSICAL="M13_AXI_arburst"/>
            <PORTMAP PHYSICAL="M13_AXI_arlock"/>
            <PORTMAP PHYSICAL="M13_AXI_arcache"/>
            <PORTMAP PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP PHYSICAL="M13_AXI_arqos"/>
            <PORTMAP PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_arready"/>
            <PORTMAP PHYSICAL="M13_AXI_rid"/>
            <PORTMAP PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP PHYSICAL="M13_AXI_rlast"/>
            <PORTMAP PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP PHYSICAL="M14_AXI_arready"/>
            <PORTMAP PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M14_AXI_awready"/>
            <PORTMAP PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_bready"/>
            <PORTMAP PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP PHYSICAL="M14_AXI_rready"/>
            <PORTMAP PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP PHYSICAL="M14_AXI_wready"/>
            <PORTMAP PHYSICAL="M14_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_awready"/>
            <PORTMAP PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_wready"/>
            <PORTMAP PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_bready"/>
            <PORTMAP PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_arready"/>
            <PORTMAP PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP PHYSICAL="M16_AXI_arready"/>
            <PORTMAP PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M16_AXI_awready"/>
            <PORTMAP PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M16_AXI_bready"/>
            <PORTMAP PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP PHYSICAL="M16_AXI_rready"/>
            <PORTMAP PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP PHYSICAL="M16_AXI_wready"/>
            <PORTMAP PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M16_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="M17_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M17_AXI_araddr"/>
            <PORTMAP PHYSICAL="M17_AXI_arburst"/>
            <PORTMAP PHYSICAL="M17_AXI_arcache"/>
            <PORTMAP PHYSICAL="M17_AXI_arid"/>
            <PORTMAP PHYSICAL="M17_AXI_arlen"/>
            <PORTMAP PHYSICAL="M17_AXI_arlock"/>
            <PORTMAP PHYSICAL="M17_AXI_arprot"/>
            <PORTMAP PHYSICAL="M17_AXI_arready"/>
            <PORTMAP PHYSICAL="M17_AXI_arsize"/>
            <PORTMAP PHYSICAL="M17_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M17_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M17_AXI_awburst"/>
            <PORTMAP PHYSICAL="M17_AXI_awcache"/>
            <PORTMAP PHYSICAL="M17_AXI_awid"/>
            <PORTMAP PHYSICAL="M17_AXI_awlen"/>
            <PORTMAP PHYSICAL="M17_AXI_awlock"/>
            <PORTMAP PHYSICAL="M17_AXI_awprot"/>
            <PORTMAP PHYSICAL="M17_AXI_awready"/>
            <PORTMAP PHYSICAL="M17_AXI_awsize"/>
            <PORTMAP PHYSICAL="M17_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M17_AXI_bid"/>
            <PORTMAP PHYSICAL="M17_AXI_bready"/>
            <PORTMAP PHYSICAL="M17_AXI_bresp"/>
            <PORTMAP PHYSICAL="M17_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M17_AXI_rdata"/>
            <PORTMAP PHYSICAL="M17_AXI_rid"/>
            <PORTMAP PHYSICAL="M17_AXI_rlast"/>
            <PORTMAP PHYSICAL="M17_AXI_rready"/>
            <PORTMAP PHYSICAL="M17_AXI_rresp"/>
            <PORTMAP PHYSICAL="M17_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M17_AXI_wdata"/>
            <PORTMAP PHYSICAL="M17_AXI_wlast"/>
            <PORTMAP PHYSICAL="M17_AXI_wready"/>
            <PORTMAP PHYSICAL="M17_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M17_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="M18_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M18_AXI_araddr"/>
            <PORTMAP PHYSICAL="M18_AXI_arburst"/>
            <PORTMAP PHYSICAL="M18_AXI_arcache"/>
            <PORTMAP PHYSICAL="M18_AXI_arid"/>
            <PORTMAP PHYSICAL="M18_AXI_arlen"/>
            <PORTMAP PHYSICAL="M18_AXI_arlock"/>
            <PORTMAP PHYSICAL="M18_AXI_arprot"/>
            <PORTMAP PHYSICAL="M18_AXI_arready"/>
            <PORTMAP PHYSICAL="M18_AXI_arsize"/>
            <PORTMAP PHYSICAL="M18_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M18_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M18_AXI_awburst"/>
            <PORTMAP PHYSICAL="M18_AXI_awcache"/>
            <PORTMAP PHYSICAL="M18_AXI_awid"/>
            <PORTMAP PHYSICAL="M18_AXI_awlen"/>
            <PORTMAP PHYSICAL="M18_AXI_awlock"/>
            <PORTMAP PHYSICAL="M18_AXI_awprot"/>
            <PORTMAP PHYSICAL="M18_AXI_awready"/>
            <PORTMAP PHYSICAL="M18_AXI_awsize"/>
            <PORTMAP PHYSICAL="M18_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M18_AXI_bid"/>
            <PORTMAP PHYSICAL="M18_AXI_bready"/>
            <PORTMAP PHYSICAL="M18_AXI_bresp"/>
            <PORTMAP PHYSICAL="M18_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M18_AXI_rdata"/>
            <PORTMAP PHYSICAL="M18_AXI_rid"/>
            <PORTMAP PHYSICAL="M18_AXI_rlast"/>
            <PORTMAP PHYSICAL="M18_AXI_rready"/>
            <PORTMAP PHYSICAL="M18_AXI_rresp"/>
            <PORTMAP PHYSICAL="M18_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M18_AXI_wdata"/>
            <PORTMAP PHYSICAL="M18_AXI_wlast"/>
            <PORTMAP PHYSICAL="M18_AXI_wready"/>
            <PORTMAP PHYSICAL="M18_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M18_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="M19_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M19_AXI_araddr"/>
            <PORTMAP PHYSICAL="M19_AXI_arburst"/>
            <PORTMAP PHYSICAL="M19_AXI_arcache"/>
            <PORTMAP PHYSICAL="M19_AXI_arid"/>
            <PORTMAP PHYSICAL="M19_AXI_arlen"/>
            <PORTMAP PHYSICAL="M19_AXI_arlock"/>
            <PORTMAP PHYSICAL="M19_AXI_arprot"/>
            <PORTMAP PHYSICAL="M19_AXI_arready"/>
            <PORTMAP PHYSICAL="M19_AXI_arsize"/>
            <PORTMAP PHYSICAL="M19_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M19_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M19_AXI_awburst"/>
            <PORTMAP PHYSICAL="M19_AXI_awcache"/>
            <PORTMAP PHYSICAL="M19_AXI_awid"/>
            <PORTMAP PHYSICAL="M19_AXI_awlen"/>
            <PORTMAP PHYSICAL="M19_AXI_awlock"/>
            <PORTMAP PHYSICAL="M19_AXI_awprot"/>
            <PORTMAP PHYSICAL="M19_AXI_awready"/>
            <PORTMAP PHYSICAL="M19_AXI_awsize"/>
            <PORTMAP PHYSICAL="M19_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M19_AXI_bid"/>
            <PORTMAP PHYSICAL="M19_AXI_bready"/>
            <PORTMAP PHYSICAL="M19_AXI_bresp"/>
            <PORTMAP PHYSICAL="M19_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M19_AXI_rdata"/>
            <PORTMAP PHYSICAL="M19_AXI_rid"/>
            <PORTMAP PHYSICAL="M19_AXI_rlast"/>
            <PORTMAP PHYSICAL="M19_AXI_rready"/>
            <PORTMAP PHYSICAL="M19_AXI_rresp"/>
            <PORTMAP PHYSICAL="M19_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M19_AXI_wdata"/>
            <PORTMAP PHYSICAL="M19_AXI_wlast"/>
            <PORTMAP PHYSICAL="M19_AXI_wready"/>
            <PORTMAP PHYSICAL="M19_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M19_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="M20_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M20_AXI_araddr"/>
            <PORTMAP PHYSICAL="M20_AXI_arburst"/>
            <PORTMAP PHYSICAL="M20_AXI_arcache"/>
            <PORTMAP PHYSICAL="M20_AXI_arid"/>
            <PORTMAP PHYSICAL="M20_AXI_arlen"/>
            <PORTMAP PHYSICAL="M20_AXI_arlock"/>
            <PORTMAP PHYSICAL="M20_AXI_arprot"/>
            <PORTMAP PHYSICAL="M20_AXI_arready"/>
            <PORTMAP PHYSICAL="M20_AXI_arsize"/>
            <PORTMAP PHYSICAL="M20_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M20_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M20_AXI_awburst"/>
            <PORTMAP PHYSICAL="M20_AXI_awcache"/>
            <PORTMAP PHYSICAL="M20_AXI_awid"/>
            <PORTMAP PHYSICAL="M20_AXI_awlen"/>
            <PORTMAP PHYSICAL="M20_AXI_awlock"/>
            <PORTMAP PHYSICAL="M20_AXI_awprot"/>
            <PORTMAP PHYSICAL="M20_AXI_awready"/>
            <PORTMAP PHYSICAL="M20_AXI_awsize"/>
            <PORTMAP PHYSICAL="M20_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M20_AXI_bid"/>
            <PORTMAP PHYSICAL="M20_AXI_bready"/>
            <PORTMAP PHYSICAL="M20_AXI_bresp"/>
            <PORTMAP PHYSICAL="M20_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M20_AXI_rdata"/>
            <PORTMAP PHYSICAL="M20_AXI_rid"/>
            <PORTMAP PHYSICAL="M20_AXI_rlast"/>
            <PORTMAP PHYSICAL="M20_AXI_rready"/>
            <PORTMAP PHYSICAL="M20_AXI_rresp"/>
            <PORTMAP PHYSICAL="M20_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M20_AXI_wdata"/>
            <PORTMAP PHYSICAL="M20_AXI_wlast"/>
            <PORTMAP PHYSICAL="M20_AXI_wready"/>
            <PORTMAP PHYSICAL="M20_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M20_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="M21_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M21_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M21_AXI_awprot"/>
            <PORTMAP PHYSICAL="M21_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M21_AXI_awready"/>
            <PORTMAP PHYSICAL="M21_AXI_wdata"/>
            <PORTMAP PHYSICAL="M21_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M21_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M21_AXI_wready"/>
            <PORTMAP PHYSICAL="M21_AXI_bresp"/>
            <PORTMAP PHYSICAL="M21_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M21_AXI_bready"/>
            <PORTMAP PHYSICAL="M21_AXI_araddr"/>
            <PORTMAP PHYSICAL="M21_AXI_arprot"/>
            <PORTMAP PHYSICAL="M21_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M21_AXI_arready"/>
            <PORTMAP PHYSICAL="M21_AXI_rdata"/>
            <PORTMAP PHYSICAL="M21_AXI_rresp"/>
            <PORTMAP PHYSICAL="M21_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M21_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/zync_block/axi_interconnect_1" HWVERSION="2.1" INSTANCE="zync_block_axi_interconnect_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="6"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_interconnect_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_0_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_shower_memory_block_axi_crossbar_4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_0_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_0_M_AXI_SG" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_awid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_bid"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_arid"/>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_rid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_awid"/>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_bid"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_arid"/>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_rid"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_awid"/>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_bid"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_arid"/>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_rid"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_awid"/>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_bid"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_arid"/>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_rid"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M05_AXI" DATAWIDTH="64" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_bid"/>
            <PORTMAP PHYSICAL="M05_AXI_rid"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
            <PORTMAP PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP PHYSICAL="M05_AXI_arid"/>
            <PORTMAP PHYSICAL="M05_AXI_awid"/>
            <PORTMAP PHYSICAL="M05_AXI_wid"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/zync_block/axi_interconnect_2" HWVERSION="2.1" INSTANCE="zync_block_axi_interconnect_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_axi_interconnect_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_cdma_1_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rid" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="trigger_memory_block_muon_memory_block_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_1_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_awid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_bid"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_arid"/>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_rid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_cdma_1_M_AXI_SG" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M02_AXI" DATAWIDTH="64" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bid"/>
            <PORTMAP PHYSICAL="M02_AXI_rid"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
            <PORTMAP PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP PHYSICAL="M02_AXI_arid"/>
            <PORTMAP PHYSICAL="M02_AXI_awid"/>
            <PORTMAP PHYSICAL="M02_AXI_wid"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/zync_block/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="zync_block_proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="zync_block_processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="zync_block_processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_0" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_blk_mem_gen_6" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_4" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_2" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_3" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_1" PORT="rstb"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_blk_mem_gen_5" PORT="rstb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_1" PORT="rstb"/>
            <CONNECTION INSTANCE="test_control_block_blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_ARESETN"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="amiga_trigger_0" PORT="resetn"/>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="aresetn"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="aresetn"/>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_aresetn"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/zync_block/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="zync_block_proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_proc_sys_reset_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="29761904" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="zync_block_processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="zync_block_processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="zync_block_proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_1" PORT="rstb"/>
            <CONNECTION INSTANCE="fake_rd_block_blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" FULLNAME="/zync_block/processing_system7_0" HWVERSION="5.5" INSTANCE="zync_block_processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="6"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="true"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="true"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="false"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="false"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg484"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="false"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="false"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="400"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="14"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="NA"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="9"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="63"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="42"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="50"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.24"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.24"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.24"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.243"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="68.4725"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="71.086"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="66.794"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="108.7385"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="64.1705"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="63.686"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="68.46"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="105.4895"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="61.0905"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="61.0905"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="61.0905"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="61.0905"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.007"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.010"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.006"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.048"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.063"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.062"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.065"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.083"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="333.5"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="30"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="333.333344"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="400.000000"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.062893"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="59.523808"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="96.153847"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="96.153847"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="208.333328"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="29.761904"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="55.555557"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="50000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="29761904"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="50000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="50000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="21"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="13"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="13"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="42"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="53"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="20"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="25"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1250.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1600.000"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="6"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="1"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="LPDDR 2"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="Custom"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="8 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="LPDDR2_800"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="MIO 0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFDFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="MIO 50"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="MIO 46 .. 47"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 8 .. 9"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="MIO 42"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="MIO 43"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="MIO 44"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="MIO 10 .. 15"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="MIO 13"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 51"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#I2C 0#I2C 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#UART 0#UART 0#I2C 1#I2C 1#ENET Reset#USB Reset#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#scl#sda#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#sclk#miso#ss[0]#ss[1]#ss[2]#mosi#rx#tx#scl#sda#reset#reset#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg484"/>
        <PARAMETER NAME="Component_Name" VALUE="uub_proto2_processing_system7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="UART0_DTRN" SIGIS="undef"/>
        <PORT DIR="O" NAME="UART0_RTSN" SIGIS="undef"/>
        <PORT DIR="I" NAME="UART0_CTSN" SIGIS="undef"/>
        <PORT DIR="I" NAME="UART0_DCDN" SIGIS="undef"/>
        <PORT DIR="I" NAME="UART0_DSRN" SIGIS="undef"/>
        <PORT DIR="I" NAME="UART0_RIN" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_ARREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_AWREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_BVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_WREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_HP0_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_ARVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_AWVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_BREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_RREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_WVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_ARREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_AWREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_BVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_RLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_RVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_WREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_BID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_RID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP1_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP1_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP1_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_HP1_ACLK" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_ARVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_AWVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_BREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_RREADY" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_WLAST" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_WVALID" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_WID" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="zync_block_axi_interconnect_2_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="IRQ_F2P" RIGHT="0" SENSITIVITY="NULL:NULL:LEVEL_HIGH:NULL:NULL:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_1_interrupt &amp; trigger_memory_block_sde_trigger_0_MUON_IRQ &amp; zync_block_axi_cdma_1_cdma_introut &amp; axi_uartlite_0_interrupt &amp; trigger_memory_block_sde_trigger_0_SHWR_IRQ &amp; zync_block_axi_cdma_0_cdma_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="MUON_IRQ"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="cdma_introut"/>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="interrupt"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="SHWR_IRQ"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="cdma_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="time_tagging_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="interface_uub_dfn3_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s_axi_intr_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_sde_trigger_0" PORT="s1_axi_intr_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_0" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_muon_memory_block_axi_crossbar_1" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_0" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_1" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_2" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_3" PORT="aclk"/>
            <CONNECTION INSTANCE="trigger_memory_block_shower_memory_block_axi_crossbar_4" PORT="aclk"/>
            <CONNECTION INSTANCE="test_control_block_test_control_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="test_control_block_axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fake_rd_block_axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fake_rd_block_fake_rd_interface_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_0" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="zync_block_axi_cdma_1" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="zync_block_processing_system7_0" PORT="S_AXI_HP1_ACLK"/>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_1" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_2" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M17_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M18_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M19_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M20_ACLK"/>
            <CONNECTION INSTANCE="zync_block_axi_interconnect_0" PORT="M21_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="29761904" DIR="O" NAME="FCLK_CLK1" SIGIS="clk" SIGNAME="zync_block_processing_system7_0_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_1" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="zync_block_processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_0" PORT="aux_reset_in"/>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_1" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="zync_block_proc_sys_reset_1" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTP_ETHERNET_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_RX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_TX"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_DDR" NAME="DDR" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="DDR_CAS_n"/>
            <PORTMAP PHYSICAL="DDR_CKE"/>
            <PORTMAP PHYSICAL="DDR_Clk_n"/>
            <PORTMAP PHYSICAL="DDR_Clk"/>
            <PORTMAP PHYSICAL="DDR_CS_n"/>
            <PORTMAP PHYSICAL="DDR_DRSTB"/>
            <PORTMAP PHYSICAL="DDR_ODT"/>
            <PORTMAP PHYSICAL="DDR_RAS_n"/>
            <PORTMAP PHYSICAL="DDR_WEB"/>
            <PORTMAP PHYSICAL="DDR_BankAddr"/>
            <PORTMAP PHYSICAL="DDR_Addr"/>
            <PORTMAP PHYSICAL="DDR_DM"/>
            <PORTMAP PHYSICAL="DDR_DQ"/>
            <PORTMAP PHYSICAL="DDR_DQS_n"/>
            <PORTMAP PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="MIO"/>
            <PORTMAP PHYSICAL="DDR_VRN"/>
            <PORTMAP PHYSICAL="DDR_VRP"/>
            <PORTMAP PHYSICAL="PS_SRSTB"/>
            <PORTMAP PHYSICAL="PS_CLK"/>
            <PORTMAP PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="UART0_DTRN"/>
            <PORTMAP PHYSICAL="UART0_RTSN"/>
            <PORTMAP PHYSICAL="UART0_CTSN"/>
            <PORTMAP PHYSICAL="UART0_DCDN"/>
            <PORTMAP PHYSICAL="UART0_DSRN"/>
            <PORTMAP PHYSICAL="UART0_RIN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP1_FIFO_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP1_RCOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WCOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RACOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WACOUNT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RDISSUECAP1_EN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_1_M05_AXI" DATAWIDTH="64" NAME="S_AXI_HP0" TYPE="SLAVE">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zync_block_axi_interconnect_2_M02_AXI" DATAWIDTH="64" NAME="S_AXI_HP1" TYPE="SLAVE">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uub_proto2_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RLAST"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WLAST"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARBURST"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARLOCK"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARSIZE"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWBURST"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWLOCK"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWSIZE"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARPROT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWPROT"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARCACHE"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARLEN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARQOS"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWCACHE"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWLEN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWQOS"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x42000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4201FFFF" INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x42C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x42C0FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x42C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x42C1FFFF" INSTANCE="axi_uartlite_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="interface_uub_dfn3_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S_AXI_INTR_reg" BASENAME="C_S_AXI_INTR_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_S_AXI_INTR_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="trigger_memory_block_sde_trigger_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_INTR"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="trigger_memory_block_sde_trigger_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="time_tagging_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C4FFFF" INSTANCE="test_control_block_test_control_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C5FFFF" INSTANCE="trigger_memory_block_sde_trigger_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S1_AXI_INTR"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C6FFFF" INSTANCE="fake_rd_block_fake_rd_interface_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x44000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x44007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x46000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x46007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x48000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x48007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4A000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4A007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4C000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4C007FFF" INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4E000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4E001FFF" INSTANCE="test_control_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x50000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x50001FFF" INSTANCE="test_control_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x52000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x52007FFF" INSTANCE="fake_rd_block_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x54000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x54007FFF" INSTANCE="fake_rd_block_axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x7E200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7E20FFFF" INSTANCE="zync_block_axi_cdma_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x7E210000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7E21FFFF" INSTANCE="zync_block_axi_cdma_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_muon_memory_block_axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="axi_uartlite_1"/>
        <PERIPHERAL INSTANCE="interface_uub_dfn3_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_sde_trigger_0"/>
        <PERIPHERAL INSTANCE="time_tagging_0"/>
        <PERIPHERAL INSTANCE="test_control_block_test_control_0"/>
        <PERIPHERAL INSTANCE="fake_rd_block_fake_rd_interface_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_3"/>
        <PERIPHERAL INSTANCE="trigger_memory_block_shower_memory_block_axi_bram_ctrl_4"/>
        <PERIPHERAL INSTANCE="test_control_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="test_control_block_axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="fake_rd_block_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="fake_rd_block_axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="zync_block_axi_cdma_0"/>
        <PERIPHERAL INSTANCE="zync_block_axi_cdma_1"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
