

================================================================
== Vivado HLS Report for 'ls_hw'
================================================================
* Date:           Mon Jul  3 14:34:58 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.655|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   96|  126|   96|  126|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_convert_hex_to_binar_fu_343  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|       8|    yes   |
        |- Loop 2  |    2|   32|         2|          1|          1| 1 ~ 31 |    yes   |
        |- Loop 3  |   32|   32|         2|          1|          1|      32|    yes   |
        |- Loop 4  |   17|   17|         4|          2|          1|       8|    yes   |
        |- Loop 5  |    8|    8|         2|          1|          1|       8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 9 10 }
  Pipeline-3 : II = 2, D = 4, States = { 12 13 14 15 }
  Pipeline-4 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %shift)" [Chacha/chacha.cpp:394]   --->   Operation 20 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%index1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %index1)" [Chacha/chacha.cpp:394]   --->   Operation 21 'read' 'index1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln400 = trunc i5 %index1_read to i4" [Chacha/chacha.cpp:400]   --->   Operation 22 'trunc' 'trunc_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln400_1 = zext i4 %trunc_ln400 to i8" [Chacha/chacha.cpp:400]   --->   Operation 23 'zext' 'zext_ln400_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln400, i3 0)" [Chacha/chacha.cpp:400]   --->   Operation 24 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln400_2 = zext i7 %tmp_4 to i8" [Chacha/chacha.cpp:400]   --->   Operation 25 'zext' 'zext_ln400_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln400 = add i8 %zext_ln400_2, %zext_ln400_1" [Chacha/chacha.cpp:400]   --->   Operation 26 'add' 'add_ln400' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:398]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_21 ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln398 = icmp eq i4 %i_0, -8" [Chacha/chacha.cpp:398]   --->   Operation 29 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [Chacha/chacha.cpp:398]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %2, label %hls_label_21" [Chacha/chacha.cpp:398]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln400_3 = zext i4 %i_0 to i8" [Chacha/chacha.cpp:400]   --->   Operation 33 'zext' 'zext_ln400_3' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln400_1 = add i8 %add_ln400, %zext_ln400_3" [Chacha/chacha.cpp:400]   --->   Operation 34 'add' 'add_ln400_1' <Predicate = (!icmp_ln398)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln400_4 = zext i8 %add_ln400_1 to i64" [Chacha/chacha.cpp:400]   --->   Operation 35 'zext' 'zext_ln400_4' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln400_4" [Chacha/chacha.cpp:400]   --->   Operation 36 'getelementptr' 'state_matrix_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:400]   --->   Operation 37 'load' 'state_matrix_load' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Chacha/chacha.cpp:398]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:399]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i4 %i_0 to i64" [Chacha/chacha.cpp:400]   --->   Operation 40 'zext' 'zext_ln400' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:400]   --->   Operation 41 'load' 'state_matrix_load' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln400" [Chacha/chacha.cpp:400]   --->   Operation 42 'getelementptr' 'arr1_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "store i8 %state_matrix_load, i8* %arr1_addr, align 1" [Chacha/chacha.cpp:400]   --->   Operation 43 'store' <Predicate = (!icmp_ln398)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)" [Chacha/chacha.cpp:401]   --->   Operation 44 'specregionend' 'empty_56' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:398]   --->   Operation 45 'br' <Predicate = (!icmp_ln398)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr2)" [Chacha/chacha.cpp:403]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i6 %shift_read to i5" [Chacha/chacha.cpp:405]   --->   Operation 47 'trunc' 'trunc_ln405' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.82>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr2)" [Chacha/chacha.cpp:403]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i5 %trunc_ln405 to i6" [Chacha/chacha.cpp:405]   --->   Operation 49 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.82ns)   --->   "%sub_ln412 = sub i6 -32, %zext_ln405" [Chacha/chacha.cpp:412]   --->   Operation 50 'sub' 'sub_ln412' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.76ns)   --->   "br label %3" [Chacha/chacha.cpp:408]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.14>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%count2_0_in = phi i6 [ %zext_ln405, %2 ], [ %count2, %hls_label_22_end ]"   --->   Operation 52 'phi' 'count2_0_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ -1, %2 ], [ %i_5, %hls_label_22_end ]"   --->   Operation 53 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln408 = icmp eq i5 %i1_0, 0" [Chacha/chacha.cpp:408]   --->   Operation 54 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 31, i64 16)"   --->   Operation 55 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln408, label %.loopexit, label %hls_label_22_begin" [Chacha/chacha.cpp:408]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i5 %i1_0 to i6" [Chacha/chacha.cpp:407]   --->   Operation 57 'zext' 'zext_ln407' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.82ns)   --->   "%count2 = add i6 %count2_0_in, -1" [Chacha/chacha.cpp:407]   --->   Operation 58 'add' 'count2' <Predicate = (!icmp_ln408)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln410 = sext i6 %count2 to i64" [Chacha/chacha.cpp:410]   --->   Operation 59 'sext' 'sext_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%arr2_addr = getelementptr [32 x i8]* %arr2, i64 0, i64 %sext_ln410" [Chacha/chacha.cpp:410]   --->   Operation 60 'getelementptr' 'arr2_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.32ns)   --->   "%arr2_load = load i8* %arr2_addr, align 1" [Chacha/chacha.cpp:410]   --->   Operation 61 'load' 'arr2_load' <Predicate = (!icmp_ln408)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_6 : Operation 62 [1/1] (1.42ns)   --->   "%icmp_ln412 = icmp eq i6 %zext_ln407, %sub_ln412" [Chacha/chacha.cpp:412]   --->   Operation 62 'icmp' 'icmp_ln412' <Predicate = (!icmp_ln408)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i1_0, -1" [Chacha/chacha.cpp:408]   --->   Operation 63 'add' 'i_5' <Predicate = (!icmp_ln408 & !icmp_ln412)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 4.64>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [Chacha/chacha.cpp:408]   --->   Operation 64 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:409]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (2.32ns)   --->   "%arr2_load = load i8* %arr2_addr, align 1" [Chacha/chacha.cpp:410]   --->   Operation 66 'load' 'arr2_load' <Predicate = (!icmp_ln408)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i5 %i1_0 to i64" [Chacha/chacha.cpp:410]   --->   Operation 67 'zext' 'zext_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%arr3_addr = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln410" [Chacha/chacha.cpp:410]   --->   Operation 68 'getelementptr' 'arr3_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %arr2_load, i8* %arr3_addr, align 1" [Chacha/chacha.cpp:410]   --->   Operation 69 'store' <Predicate = (!icmp_ln408)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln412, label %.loopexit, label %hls_label_22_end" [Chacha/chacha.cpp:412]   --->   Operation 70 'br' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)" [Chacha/chacha.cpp:415]   --->   Operation 71 'specregionend' 'empty_58' <Predicate = (!icmp_ln408 & !icmp_ln412)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [Chacha/chacha.cpp:408]   --->   Operation 72 'br' <Predicate = (!icmp_ln408 & !icmp_ln412)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%count_1 = alloca i32"   --->   Operation 73 'alloca' 'count_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.78ns)   --->   "%xor_ln420 = xor i5 %trunc_ln405, -1" [Chacha/chacha.cpp:420]   --->   Operation 74 'xor' 'xor_ln420' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i5 %xor_ln420 to i6" [Chacha/chacha.cpp:420]   --->   Operation 75 'zext' 'zext_ln420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.76ns)   --->   "store i32 31, i32* %count_1" [Chacha/chacha.cpp:418]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 77 [1/1] (1.76ns)   --->   "br label %4" [Chacha/chacha.cpp:418]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 4.32>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ 31, %.loopexit ], [ %i_9, %._crit_edge ]"   --->   Operation 78 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0, i32 5)" [Chacha/chacha.cpp:418]   --->   Operation 79 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 80 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.preheader.preheader, label %hls_label_23_begin" [Chacha/chacha.cpp:418]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [Chacha/chacha.cpp:418]   --->   Operation 82 'specregionbegin' 'tmp_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:419]   --->   Operation 83 'specpipeline' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.42ns)   --->   "%icmp_ln420 = icmp sgt i6 %i2_0, %zext_ln420" [Chacha/chacha.cpp:420]   --->   Operation 84 'icmp' 'icmp_ln420' <Predicate = (!tmp_11)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln420, label %._crit_edge, label %hls_label_23_end" [Chacha/chacha.cpp:420]   --->   Operation 85 'br' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%count_1_load = load i32* %count_1" [Chacha/chacha.cpp:424]   --->   Operation 86 'load' 'count_1_load' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln423 = sext i32 %count_1_load to i64" [Chacha/chacha.cpp:423]   --->   Operation 87 'sext' 'sext_ln423' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%arr2_addr_1 = getelementptr [32 x i8]* %arr2, i64 0, i64 %sext_ln423" [Chacha/chacha.cpp:423]   --->   Operation 88 'getelementptr' 'arr2_addr_1' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (2.32ns)   --->   "%arr2_load_1 = load i8* %arr2_addr_1, align 1" [Chacha/chacha.cpp:423]   --->   Operation 89 'load' 'arr2_load_1' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%count = add nsw i32 %count_1_load, -1" [Chacha/chacha.cpp:424]   --->   Operation 90 'add' 'count' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.76ns)   --->   "store i32 %count, i32* %count_1" [Chacha/chacha.cpp:425]   --->   Operation 91 'store' <Predicate = (!tmp_11 & !icmp_ln420)> <Delay = 1.76>
ST_9 : Operation 92 [1/1] (1.82ns)   --->   "%i_9 = add i6 %i2_0, -1" [Chacha/chacha.cpp:418]   --->   Operation 92 'add' 'i_9' <Predicate = (!tmp_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %4" [Chacha/chacha.cpp:418]   --->   Operation 93 'br' <Predicate = (!tmp_11)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.64>
ST_10 : Operation 94 [1/2] (2.32ns)   --->   "%arr2_load_1 = load i8* %arr2_addr_1, align 1" [Chacha/chacha.cpp:423]   --->   Operation 94 'load' 'arr2_load_1' <Predicate = (!icmp_ln420)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i6 %i2_0 to i64" [Chacha/chacha.cpp:423]   --->   Operation 95 'zext' 'zext_ln423' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%arr3_addr_1 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln423" [Chacha/chacha.cpp:423]   --->   Operation 96 'getelementptr' 'arr3_addr_1' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (2.32ns)   --->   "store i8 %arr2_load_1, i8* %arr3_addr_1, align 1" [Chacha/chacha.cpp:423]   --->   Operation 97 'store' <Predicate = (!icmp_ln420)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_1)" [Chacha/chacha.cpp:425]   --->   Operation 98 'specregionend' 'empty_60' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Chacha/chacha.cpp:425]   --->   Operation 99 'br' <Predicate = (!icmp_ln420)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.76>
ST_11 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_7, %hls_label_6 ], [ 0, %.preheader.preheader ]"   --->   Operation 101 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp eq i4 %i_0_i, -8" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 102 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 103 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.73ns)   --->   "%i_7 = add i4 %i_0_i, 1" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 104 'add' 'i_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %convert_binary_to_hex_hw.exit.preheader, label %hls_label_6" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i4 %i_0_i to i3" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 106 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln116, i2 0)" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 107 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %shl_ln to i64" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 108 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%arr3_addr_5 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln116" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 109 'getelementptr' 'arr3_addr_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (2.32ns)   --->   "%arr3_load = load i8* %arr3_addr_5, align 1" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 110 'load' 'arr3_load' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln117 = or i5 %shl_ln, 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 111 'or' 'or_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %or_ln117 to i64" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 112 'zext' 'zext_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%arr3_addr_6 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 113 'getelementptr' 'arr3_addr_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 114 [2/2] (2.32ns)   --->   "%arr3_load_5 = load i8* %arr3_addr_6, align 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 114 'load' 'arr3_load_5' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 13 <SV = 10> <Delay = 3.87>
ST_13 : Operation 115 [1/2] (2.32ns)   --->   "%arr3_load = load i8* %arr3_addr_5, align 1" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 115 'load' 'arr3_load' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln116 = icmp eq i8 %arr3_load, 48" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 116 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/2] (2.32ns)   --->   "%arr3_load_5 = load i8* %arr3_addr_6, align 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 117 'load' 'arr3_load_5' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln117 = icmp eq i8 %arr3_load_5, 48" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 118 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln118 = or i5 %shl_ln, 2" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 119 'or' 'or_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %or_ln118 to i64" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 120 'zext' 'zext_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%arr3_addr_7 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 121 'getelementptr' 'arr3_addr_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (2.32ns)   --->   "%arr3_load_6 = load i8* %arr3_addr_7, align 1" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 122 'load' 'arr3_load_6' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln119 = or i5 %shl_ln, 3" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 123 'or' 'or_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %or_ln119 to i64" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 124 'zext' 'zext_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%arr3_addr_8 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln119" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 125 'getelementptr' 'arr3_addr_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (2.32ns)   --->   "%arr3_load_7 = load i8* %arr3_addr_8, align 1" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 126 'load' 'arr3_load_7' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 14 <SV = 11> <Delay = 6.05>
ST_14 : Operation 127 [1/2] (2.32ns)   --->   "%arr3_load_6 = load i8* %arr3_addr_7, align 1" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 127 'load' 'arr3_load_6' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_14 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln118 = icmp eq i8 %arr3_load_6, 48" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 128 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/2] (2.32ns)   --->   "%arr3_load_7 = load i8* %arr3_addr_8, align 1" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 129 'load' 'arr3_load_7' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_14 : Operation 130 [1/1] (1.55ns)   --->   "%icmp_ln119 = icmp eq i8 %arr3_load_7, 48" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 130 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln119 = select i1 %icmp_ln119, i7 48, i7 49" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 131 'select' 'select_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_7)   --->   "%select_ln123 = select i1 %icmp_ln119, i7 50, i7 51" [Chacha/chacha.cpp:123->Chacha/chacha.cpp:427]   --->   Operation 132 'select' 'select_ln123' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln155 = select i1 %icmp_ln119, i7 -27, i7 -26" [Chacha/chacha.cpp:155->Chacha/chacha.cpp:427]   --->   Operation 133 'select' 'select_ln155' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln117 = and i1 %icmp_ln116, %icmp_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 134 'and' 'and_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118 = and i1 %and_ln117, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 135 'and' 'and_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118, i7 %select_ln119, i7 %select_ln155" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 136 'select' 'select_ln118' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.97ns)   --->   "%xor_ln118 = xor i1 %icmp_ln118, true" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 137 'xor' 'xor_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_7)   --->   "%and_ln118_7 = and i1 %and_ln117, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 138 'and' 'and_ln118_7' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_7 = select i1 %and_ln118_7, i7 %select_ln123, i7 %select_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 139 'select' 'select_ln118_7' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 12> <Delay = 8.65>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 140 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:115->Chacha/chacha.cpp:427]   --->   Operation 141 'specpipeline' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i4 %i_0_i to i64" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 142 'zext' 'zext_ln119_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%arr1_addr_3 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln119_2" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:427]   --->   Operation 143 'getelementptr' 'arr1_addr_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_8)   --->   "%select_ln129 = select i1 %icmp_ln119, i7 52, i7 53" [Chacha/chacha.cpp:129->Chacha/chacha.cpp:427]   --->   Operation 144 'select' 'select_ln129' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_9)   --->   "%select_ln133 = select i1 %icmp_ln119, i7 54, i7 55" [Chacha/chacha.cpp:133->Chacha/chacha.cpp:427]   --->   Operation 145 'select' 'select_ln133' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_10)   --->   "%select_ln141 = select i1 %icmp_ln119, i7 56, i7 57" [Chacha/chacha.cpp:141->Chacha/chacha.cpp:427]   --->   Operation 146 'select' 'select_ln141' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_11)   --->   "%select_ln145 = select i1 %icmp_ln119, i7 -31, i7 -30" [Chacha/chacha.cpp:145->Chacha/chacha.cpp:427]   --->   Operation 147 'select' 'select_ln145' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_12)   --->   "%select_ln151 = select i1 %icmp_ln119, i7 -29, i7 -28" [Chacha/chacha.cpp:151->Chacha/chacha.cpp:427]   --->   Operation 148 'select' 'select_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln117_3)   --->   "%xor_ln117 = xor i1 %icmp_ln117, true" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 149 'xor' 'xor_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117_3 = and i1 %icmp_ln116, %xor_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 150 'and' 'and_ln117_3' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_8)   --->   "%and_ln118_8 = and i1 %and_ln117_3, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 151 'and' 'and_ln118_8' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_8 = select i1 %and_ln118_8, i7 %select_ln129, i7 %select_ln118_7" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 152 'select' 'select_ln118_8' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_9)   --->   "%and_ln118_9 = and i1 %and_ln117_3, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 153 'and' 'and_ln118_9' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_9 = select i1 %and_ln118_9, i7 %select_ln133, i7 %select_ln118_8" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 154 'select' 'select_ln118_9' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln117_4)   --->   "%xor_ln116 = xor i1 %icmp_ln116, true" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:427]   --->   Operation 155 'xor' 'xor_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117_4 = and i1 %icmp_ln117, %xor_ln116" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 156 'and' 'and_ln117_4' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_10)   --->   "%and_ln118_10 = and i1 %and_ln117_4, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 157 'and' 'and_ln118_10' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_10 = select i1 %and_ln118_10, i7 %select_ln141, i7 %select_ln118_9" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 158 'select' 'select_ln118_10' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_11)   --->   "%and_ln118_11 = and i1 %and_ln117_4, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 159 'and' 'and_ln118_11' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118_11 = select i1 %and_ln118_11, i7 %select_ln145, i7 %select_ln118_10" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 160 'select' 'select_ln118_11' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_12)   --->   "%or_ln117_2 = or i1 %icmp_ln116, %icmp_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 161 'or' 'or_ln117_2' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_12)   --->   "%xor_ln117_2 = xor i1 %or_ln117_2, true" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:427]   --->   Operation 162 'xor' 'xor_ln117_2' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_12)   --->   "%and_ln118_12 = and i1 %icmp_ln118, %xor_ln117_2" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 163 'and' 'and_ln118_12' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118_12 = select i1 %and_ln118_12, i7 %select_ln151, i7 %select_ln118_11" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 164 'select' 'select_ln118_12' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i7 %select_ln118_12 to i8" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:427]   --->   Operation 165 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (2.32ns)   --->   "store i8 %zext_ln118_2, i8* %arr1_addr_3, align 1" [Chacha/chacha.cpp:155->Chacha/chacha.cpp:427]   --->   Operation 166 'store' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)" [Chacha/chacha.cpp:160->Chacha/chacha.cpp:427]   --->   Operation 167 'specregionend' 'empty_62' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:427]   --->   Operation 168 'br' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 1.76>
ST_16 : Operation 169 [1/1] (1.76ns)   --->   "br label %convert_binary_to_hex_hw.exit" [Chacha/chacha.cpp:429]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 11> <Delay = 2.32>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_10, %hls_label_24 ], [ 0, %convert_binary_to_hex_hw.exit.preheader ]"   --->   Operation 170 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (1.30ns)   --->   "%icmp_ln429 = icmp eq i4 %i3_0, -8" [Chacha/chacha.cpp:429]   --->   Operation 171 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 172 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (1.73ns)   --->   "%i_10 = add i4 %i3_0, 1" [Chacha/chacha.cpp:429]   --->   Operation 173 'add' 'i_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln429, label %5, label %hls_label_24" [Chacha/chacha.cpp:429]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i4 %i3_0 to i64" [Chacha/chacha.cpp:431]   --->   Operation 175 'zext' 'zext_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln431_1 = zext i4 %i3_0 to i8" [Chacha/chacha.cpp:431]   --->   Operation 176 'zext' 'zext_ln431_1' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (1.91ns)   --->   "%add_ln431 = add i8 %add_ln400, %zext_ln431_1" [Chacha/chacha.cpp:431]   --->   Operation 177 'add' 'add_ln431' <Predicate = (!icmp_ln429)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%arr1_addr_2 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln431" [Chacha/chacha.cpp:431]   --->   Operation 178 'getelementptr' 'arr1_addr_2' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_17 : Operation 179 [2/2] (2.32ns)   --->   "%arr1_load = load i8* %arr1_addr_2, align 1" [Chacha/chacha.cpp:431]   --->   Operation 179 'load' 'arr1_load' <Predicate = (!icmp_ln429)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 18 <SV = 12> <Delay = 5.57>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [Chacha/chacha.cpp:429]   --->   Operation 180 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:430]   --->   Operation 181 'specpipeline' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln431_2 = zext i8 %add_ln431 to i64" [Chacha/chacha.cpp:431]   --->   Operation 182 'zext' 'zext_ln431_2' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%state_matrix_addr_4 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln431_2" [Chacha/chacha.cpp:431]   --->   Operation 183 'getelementptr' 'state_matrix_addr_4' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_18 : Operation 184 [1/2] (2.32ns)   --->   "%arr1_load = load i8* %arr1_addr_2, align 1" [Chacha/chacha.cpp:431]   --->   Operation 184 'load' 'arr1_load' <Predicate = (!icmp_ln429)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_18 : Operation 185 [1/1] (3.25ns)   --->   "store i8 %arr1_load, i8* %state_matrix_addr_4, align 1" [Chacha/chacha.cpp:431]   --->   Operation 185 'store' <Predicate = (!icmp_ln429)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_2)" [Chacha/chacha.cpp:432]   --->   Operation 186 'specregionend' 'empty_64' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "br label %convert_binary_to_hex_hw.exit" [Chacha/chacha.cpp:429]   --->   Operation 187 'br' <Predicate = (!icmp_ln429)> <Delay = 0.00>

State 19 <SV = 12> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:434]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ index1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ arr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ arr3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_read          (read             ) [ 00111000000000000000]
index1_read         (read             ) [ 00000000000000000000]
trunc_ln400         (trunc            ) [ 00000000000000000000]
zext_ln400_1        (zext             ) [ 00000000000000000000]
tmp_4               (bitconcatenate   ) [ 00000000000000000000]
zext_ln400_2        (zext             ) [ 00000000000000000000]
add_ln400           (add              ) [ 00111111111111111110]
br_ln398            (br               ) [ 01110000000000000000]
i_0                 (phi              ) [ 00110000000000000000]
icmp_ln398          (icmp             ) [ 00110000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
i                   (add              ) [ 01110000000000000000]
br_ln398            (br               ) [ 00000000000000000000]
zext_ln400_3        (zext             ) [ 00000000000000000000]
add_ln400_1         (add              ) [ 00000000000000000000]
zext_ln400_4        (zext             ) [ 00000000000000000000]
state_matrix_addr   (getelementptr    ) [ 00110000000000000000]
tmp                 (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln399  (specpipeline     ) [ 00000000000000000000]
zext_ln400          (zext             ) [ 00000000000000000000]
state_matrix_load   (load             ) [ 00000000000000000000]
arr1_addr           (getelementptr    ) [ 00000000000000000000]
store_ln400         (store            ) [ 00000000000000000000]
empty_56            (specregionend    ) [ 00000000000000000000]
br_ln398            (br               ) [ 01110000000000000000]
trunc_ln405         (trunc            ) [ 00000111100000000000]
call_ln403          (call             ) [ 00000000000000000000]
zext_ln405          (zext             ) [ 00000111000000000000]
sub_ln412           (sub              ) [ 00000011000000000000]
br_ln408            (br               ) [ 00000111000000000000]
count2_0_in         (phi              ) [ 00000010000000000000]
i1_0                (phi              ) [ 00000011000000000000]
icmp_ln408          (icmp             ) [ 00000011000000000000]
empty_57            (speclooptripcount) [ 00000000000000000000]
br_ln408            (br               ) [ 00000000000000000000]
zext_ln407          (zext             ) [ 00000000000000000000]
count2              (add              ) [ 00000111000000000000]
sext_ln410          (sext             ) [ 00000000000000000000]
arr2_addr           (getelementptr    ) [ 00000011000000000000]
icmp_ln412          (icmp             ) [ 00000011000000000000]
i_5                 (add              ) [ 00000111000000000000]
tmp_s               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln409  (specpipeline     ) [ 00000000000000000000]
arr2_load           (load             ) [ 00000000000000000000]
zext_ln410          (zext             ) [ 00000000000000000000]
arr3_addr           (getelementptr    ) [ 00000000000000000000]
store_ln410         (store            ) [ 00000000000000000000]
br_ln412            (br               ) [ 00000000000000000000]
empty_58            (specregionend    ) [ 00000000000000000000]
br_ln408            (br               ) [ 00000111000000000000]
count_1             (alloca           ) [ 00000000111000000000]
xor_ln420           (xor              ) [ 00000000000000000000]
zext_ln420          (zext             ) [ 00000000011000000000]
store_ln418         (store            ) [ 00000000000000000000]
br_ln418            (br               ) [ 00000000111000000000]
i2_0                (phi              ) [ 00000000011000000000]
tmp_11              (bitselect        ) [ 00000000011000000000]
empty_59            (speclooptripcount) [ 00000000000000000000]
br_ln418            (br               ) [ 00000000000000000000]
tmp_1               (specregionbegin  ) [ 00000000011000000000]
specpipeline_ln419  (specpipeline     ) [ 00000000000000000000]
icmp_ln420          (icmp             ) [ 00000000011000000000]
br_ln420            (br               ) [ 00000000000000000000]
count_1_load        (load             ) [ 00000000000000000000]
sext_ln423          (sext             ) [ 00000000000000000000]
arr2_addr_1         (getelementptr    ) [ 00000000011000000000]
count               (add              ) [ 00000000000000000000]
store_ln425         (store            ) [ 00000000000000000000]
i_9                 (add              ) [ 00000000111000000000]
br_ln418            (br               ) [ 00000000111000000000]
arr2_load_1         (load             ) [ 00000000000000000000]
zext_ln423          (zext             ) [ 00000000000000000000]
arr3_addr_1         (getelementptr    ) [ 00000000000000000000]
store_ln423         (store            ) [ 00000000000000000000]
empty_60            (specregionend    ) [ 00000000000000000000]
br_ln425            (br               ) [ 00000000000000000000]
br_ln114            (br               ) [ 00000000000111110000]
i_0_i               (phi              ) [ 00000000000011110000]
icmp_ln114          (icmp             ) [ 00000000000011110000]
empty_61            (speclooptripcount) [ 00000000000000000000]
i_7                 (add              ) [ 00000000000111110000]
br_ln114            (br               ) [ 00000000000000000000]
trunc_ln116         (trunc            ) [ 00000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000000001000000]
zext_ln116          (zext             ) [ 00000000000000000000]
arr3_addr_5         (getelementptr    ) [ 00000000000001000000]
or_ln117            (or               ) [ 00000000000000000000]
zext_ln117          (zext             ) [ 00000000000000000000]
arr3_addr_6         (getelementptr    ) [ 00000000000001000000]
arr3_load           (load             ) [ 00000000000000000000]
icmp_ln116          (icmp             ) [ 00000000000011110000]
arr3_load_5         (load             ) [ 00000000000000000000]
icmp_ln117          (icmp             ) [ 00000000000011110000]
or_ln118            (or               ) [ 00000000000000000000]
zext_ln118          (zext             ) [ 00000000000000000000]
arr3_addr_7         (getelementptr    ) [ 00000000000010100000]
or_ln119            (or               ) [ 00000000000000000000]
zext_ln119          (zext             ) [ 00000000000000000000]
arr3_addr_8         (getelementptr    ) [ 00000000000010100000]
arr3_load_6         (load             ) [ 00000000000000000000]
icmp_ln118          (icmp             ) [ 00000000000001010000]
arr3_load_7         (load             ) [ 00000000000000000000]
icmp_ln119          (icmp             ) [ 00000000000001010000]
select_ln119        (select           ) [ 00000000000000000000]
select_ln123        (select           ) [ 00000000000000000000]
select_ln155        (select           ) [ 00000000000000000000]
and_ln117           (and              ) [ 00000000000000000000]
and_ln118           (and              ) [ 00000000000000000000]
select_ln118        (select           ) [ 00000000000000000000]
xor_ln118           (xor              ) [ 00000000000001010000]
and_ln118_7         (and              ) [ 00000000000000000000]
select_ln118_7      (select           ) [ 00000000000001010000]
tmp_i               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln115  (specpipeline     ) [ 00000000000000000000]
zext_ln119_2        (zext             ) [ 00000000000000000000]
arr1_addr_3         (getelementptr    ) [ 00000000000000000000]
select_ln129        (select           ) [ 00000000000000000000]
select_ln133        (select           ) [ 00000000000000000000]
select_ln141        (select           ) [ 00000000000000000000]
select_ln145        (select           ) [ 00000000000000000000]
select_ln151        (select           ) [ 00000000000000000000]
xor_ln117           (xor              ) [ 00000000000000000000]
and_ln117_3         (and              ) [ 00000000000000000000]
and_ln118_8         (and              ) [ 00000000000000000000]
select_ln118_8      (select           ) [ 00000000000000000000]
and_ln118_9         (and              ) [ 00000000000000000000]
select_ln118_9      (select           ) [ 00000000000000000000]
xor_ln116           (xor              ) [ 00000000000000000000]
and_ln117_4         (and              ) [ 00000000000000000000]
and_ln118_10        (and              ) [ 00000000000000000000]
select_ln118_10     (select           ) [ 00000000000000000000]
and_ln118_11        (and              ) [ 00000000000000000000]
select_ln118_11     (select           ) [ 00000000000000000000]
or_ln117_2          (or               ) [ 00000000000000000000]
xor_ln117_2         (xor              ) [ 00000000000000000000]
and_ln118_12        (and              ) [ 00000000000000000000]
select_ln118_12     (select           ) [ 00000000000000000000]
zext_ln118_2        (zext             ) [ 00000000000000000000]
store_ln155         (store            ) [ 00000000000000000000]
empty_62            (specregionend    ) [ 00000000000000000000]
br_ln114            (br               ) [ 00000000000111110000]
br_ln429            (br               ) [ 00000000000000001110]
i3_0                (phi              ) [ 00000000000000000100]
icmp_ln429          (icmp             ) [ 00000000000000000110]
empty_63            (speclooptripcount) [ 00000000000000000000]
i_10                (add              ) [ 00000000000000001110]
br_ln429            (br               ) [ 00000000000000000000]
zext_ln431          (zext             ) [ 00000000000000000000]
zext_ln431_1        (zext             ) [ 00000000000000000000]
add_ln431           (add              ) [ 00000000000000000110]
arr1_addr_2         (getelementptr    ) [ 00000000000000000110]
tmp_2               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln430  (specpipeline     ) [ 00000000000000000000]
zext_ln431_2        (zext             ) [ 00000000000000000000]
state_matrix_addr_4 (getelementptr    ) [ 00000000000000000000]
arr1_load           (load             ) [ 00000000000000000000]
store_ln431         (store            ) [ 00000000000000000000]
empty_64            (specregionend    ) [ 00000000000000000000]
br_ln429            (br               ) [ 00000000000000001110]
ret_ln434           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="index1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_hex_to_binar"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="count_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_1/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shift_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="index1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_matrix_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_matrix_load/2 store_ln431/18 "/>
</bind>
</comp>

<comp id="157" class="1004" name="arr1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln400/3 store_ln155/15 arr1_load/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="arr2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr2_addr/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr2_load/6 arr2_load_1/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arr3_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
<pin id="232" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln410/7 store_ln423/10 arr3_load/12 arr3_load_5/12 arr3_load_6/13 arr3_load_7/13 "/>
</bind>
</comp>

<comp id="198" class="1004" name="arr2_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr2_addr_1/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="arr3_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_1/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="arr3_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_5/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="arr3_addr_6_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_6/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="arr3_addr_7_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_7/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="arr3_addr_8_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_8/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="arr1_addr_3_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr_3/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="arr1_addr_2_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr_2/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="state_matrix_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr_4/18 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="count2_0_in_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="289" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="count2_0_in (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="count2_0_in_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count2_0_in/6 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i1_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i1_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i2_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i2_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/9 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_0_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_0_i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i3_0_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i3_0_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/17 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_convert_hex_to_binar_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln403/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/13 icmp_ln119/14 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/13 icmp_ln118/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln400_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln400/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln400_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln400_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln400_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln398_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln400_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln400_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln400_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400_4/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln400_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln405_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="2"/>
<pin id="422" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln405/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln405_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln412_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln412/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln408_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln407_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln407/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="count2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count2/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln410_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln410/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln412_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln412/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln410_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln420_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="4"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln420/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln420_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln418_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_11_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="0" index="2" bw="4" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln420_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln420/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="count_1_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_1_load/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln423_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln423/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="count_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln425_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_9_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln423_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln114_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="i_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln116_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln116_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln117_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln117_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln118_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/13 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln118_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln119_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln119_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln119_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/14 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln123_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln155_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="and_ln117_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/14 "/>
</bind>
</comp>

<comp id="614" class="1004" name="and_ln118_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln118_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="7" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln118_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln118_7_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_7/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln118_7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_7/14 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln119_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="3"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/15 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln129_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln133_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln133/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln141_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="7" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln145_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln151_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151/15 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln117_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln117_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="2"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_3/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln118_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="1"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_8/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln118_8_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="7" slack="1"/>
<pin id="707" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_8/15 "/>
</bind>
</comp>

<comp id="710" class="1004" name="and_ln118_9_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_9/15 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln118_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="7" slack="0"/>
<pin id="718" dir="0" index="2" bw="7" slack="0"/>
<pin id="719" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_9/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln116_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/15 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln117_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="2"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_4/15 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln118_10_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="1"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_10/15 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln118_10_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="7" slack="0"/>
<pin id="741" dir="0" index="2" bw="7" slack="0"/>
<pin id="742" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_10/15 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln118_11_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="1"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_11/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln118_11_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_11/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln117_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="2"/>
<pin id="761" dir="0" index="1" bw="1" slack="2"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_2/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln117_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117_2/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln118_12_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_12/15 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln118_12_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="0"/>
<pin id="778" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_12/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln118_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/15 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln429_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="0" index="1" bw="4" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln429/17 "/>
</bind>
</comp>

<comp id="793" class="1004" name="i_10_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/17 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln431_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln431/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln431_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln431_1/17 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln431_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="11"/>
<pin id="810" dir="0" index="1" bw="4" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln431/17 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln431_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln431_2/18 "/>
</bind>
</comp>

<comp id="817" class="1005" name="shift_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="2"/>
<pin id="819" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln400_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln400 "/>
</bind>
</comp>

<comp id="828" class="1005" name="icmp_ln398_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln398 "/>
</bind>
</comp>

<comp id="832" class="1005" name="i_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="837" class="1005" name="state_matrix_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln405_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln405 "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln405_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="1"/>
<pin id="850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln405 "/>
</bind>
</comp>

<comp id="853" class="1005" name="sub_ln412_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="1"/>
<pin id="855" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln412 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln408_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln408 "/>
</bind>
</comp>

<comp id="862" class="1005" name="count2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="0"/>
<pin id="864" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="count2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="arr2_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="1"/>
<pin id="869" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr2_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="icmp_ln412_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln412 "/>
</bind>
</comp>

<comp id="876" class="1005" name="i_5_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="881" class="1005" name="count_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln420_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="1"/>
<pin id="890" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln420 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_11_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln420_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln420 "/>
</bind>
</comp>

<comp id="901" class="1005" name="arr2_addr_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr2_addr_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_9_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln114_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="915" class="1005" name="i_7_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="920" class="1005" name="shl_ln_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="1"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="926" class="1005" name="arr3_addr_5_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="arr3_addr_6_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="1"/>
<pin id="933" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_6 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln116_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="944" class="1005" name="icmp_ln117_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="952" class="1005" name="arr3_addr_7_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="1"/>
<pin id="954" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_7 "/>
</bind>
</comp>

<comp id="957" class="1005" name="arr3_addr_8_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="1"/>
<pin id="959" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_8 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln118_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="969" class="1005" name="icmp_ln119_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="978" class="1005" name="xor_ln118_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln118 "/>
</bind>
</comp>

<comp id="984" class="1005" name="select_ln118_7_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="1"/>
<pin id="986" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_7 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln429_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln429 "/>
</bind>
</comp>

<comp id="993" class="1005" name="i_10_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="0"/>
<pin id="995" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln431_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="1"/>
<pin id="1000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln431 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="arr1_addr_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="1"/>
<pin id="1005" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr1_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="151" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="164" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="191" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="191" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="138" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="367" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="279" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="279" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="279" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="418"><net_src comp="275" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="300" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="300" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="290" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="457"><net_src comp="438" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="300" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="296" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="66" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="312" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="312" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="508"><net_src comp="496" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="312" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="308" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="530"><net_src comp="324" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="22" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="324" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="324" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="559"><net_src comp="542" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="82" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="591"><net_src comp="351" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="90" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="92" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="351" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="94" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="96" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="351" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="100" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="357" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="586" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="602" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="357" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="610" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="594" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="620" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="320" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="658"><net_src comp="106" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="108" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="110" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="112" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="114" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="116" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="120" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="122" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="687"><net_src comp="124" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="102" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="653" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="693" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="660" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="703" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="102" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="667" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="715" pin="3"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="728" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="674" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="738" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="102" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="681" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="751" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="791"><net_src comp="336" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="22" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="336" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="28" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="336" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="807"><net_src comp="336" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="813" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="820"><net_src comp="132" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="825"><net_src comp="383" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="831"><net_src comp="389" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="395" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="840"><net_src comp="144" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="845"><net_src comp="420" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="851"><net_src comp="423" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="856"><net_src comp="426" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="861"><net_src comp="432" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="442" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="870"><net_src comp="171" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="875"><net_src comp="453" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="458" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="884"><net_src comp="128" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="891"><net_src comp="474" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="896"><net_src comp="483" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="491" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="198" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="909"><net_src comp="515" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="914"><net_src comp="526" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="532" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="923"><net_src comp="542" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="929"><net_src comp="214" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="934"><net_src comp="222" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="939"><net_src comp="351" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="947"><net_src comp="357" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="955"><net_src comp="234" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="960"><net_src comp="242" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="965"><net_src comp="357" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="968"><net_src comp="962" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="972"><net_src comp="351" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="976"><net_src comp="969" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="981"><net_src comp="628" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="987"><net_src comp="640" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="992"><net_src comp="787" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="793" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1001"><net_src comp="808" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1006"><net_src comp="258" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix | {18 }
	Port: arr1 | {3 15 }
	Port: arr2 | {4 5 }
	Port: arr3 | {7 10 }
 - Input state : 
	Port: ls_hw : state_matrix | {2 3 }
	Port: ls_hw : index1 | {1 }
	Port: ls_hw : shift | {1 }
	Port: ls_hw : arr1 | {4 5 17 18 }
	Port: ls_hw : arr2 | {6 7 9 10 }
	Port: ls_hw : arr3 | {12 13 14 }
  - Chain level:
	State 1
		zext_ln400_1 : 1
		tmp_4 : 1
		zext_ln400_2 : 2
		add_ln400 : 3
	State 2
		icmp_ln398 : 1
		i : 1
		br_ln398 : 2
		zext_ln400_3 : 1
		add_ln400_1 : 2
		zext_ln400_4 : 3
		state_matrix_addr : 4
		state_matrix_load : 5
	State 3
		arr1_addr : 1
		store_ln400 : 2
		empty_56 : 1
	State 4
	State 5
		sub_ln412 : 1
	State 6
		icmp_ln408 : 1
		br_ln408 : 2
		zext_ln407 : 1
		count2 : 1
		sext_ln410 : 2
		arr2_addr : 3
		arr2_load : 4
		icmp_ln412 : 2
		i_5 : 1
	State 7
		arr3_addr : 1
		store_ln410 : 2
		empty_58 : 1
	State 8
		store_ln418 : 1
	State 9
		tmp_11 : 1
		br_ln418 : 2
		icmp_ln420 : 1
		br_ln420 : 2
		sext_ln423 : 1
		arr2_addr_1 : 2
		arr2_load_1 : 3
		count : 1
		store_ln425 : 2
		i_9 : 1
	State 10
		arr3_addr_1 : 1
		store_ln423 : 2
	State 11
	State 12
		icmp_ln114 : 1
		i_7 : 1
		br_ln114 : 2
		trunc_ln116 : 1
		shl_ln : 2
		zext_ln116 : 3
		arr3_addr_5 : 4
		arr3_load : 5
		or_ln117 : 3
		zext_ln117 : 3
		arr3_addr_6 : 4
		arr3_load_5 : 5
	State 13
		icmp_ln116 : 1
		icmp_ln117 : 1
		arr3_addr_7 : 1
		arr3_load_6 : 2
		arr3_addr_8 : 1
		arr3_load_7 : 2
	State 14
		icmp_ln118 : 1
		icmp_ln119 : 1
		select_ln119 : 2
		select_ln123 : 2
		select_ln155 : 2
		and_ln118 : 2
		select_ln118 : 3
		xor_ln118 : 2
		and_ln118_7 : 2
		select_ln118_7 : 4
	State 15
		arr1_addr_3 : 1
		select_ln118_9 : 1
		select_ln118_10 : 2
		select_ln118_11 : 3
		select_ln118_12 : 4
		zext_ln118_2 : 5
		store_ln155 : 6
		empty_62 : 1
	State 16
	State 17
		icmp_ln429 : 1
		i_10 : 1
		br_ln429 : 2
		zext_ln431 : 1
		zext_ln431_1 : 1
		add_ln431 : 2
		arr1_addr_2 : 2
		arr1_load : 3
	State 18
		state_matrix_addr_4 : 1
		store_ln431 : 2
		empty_64 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_convert_hex_to_binar_fu_343 |  12.546 |   108   |   506   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln400_fu_383        |    0    |    0    |    15   |
|          |             i_fu_395            |    0    |    0    |    13   |
|          |        add_ln400_1_fu_405       |    0    |    0    |    15   |
|          |          count2_fu_442          |    0    |    0    |    15   |
|    add   |            i_5_fu_458           |    0    |    0    |    15   |
|          |           count_fu_504          |    0    |    0    |    39   |
|          |            i_9_fu_515           |    0    |    0    |    15   |
|          |            i_7_fu_532           |    0    |    0    |    13   |
|          |           i_10_fu_793           |    0    |    0    |    13   |
|          |         add_ln431_fu_808        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln119_fu_586       |    0    |    0    |    7    |
|          |       select_ln123_fu_594       |    0    |    0    |    7    |
|          |       select_ln155_fu_602       |    0    |    0    |    6    |
|          |       select_ln118_fu_620       |    0    |    0    |    7    |
|          |      select_ln118_7_fu_640      |    0    |    0    |    7    |
|          |       select_ln129_fu_653       |    0    |    0    |    7    |
|          |       select_ln133_fu_660       |    0    |    0    |    7    |
|  select  |       select_ln141_fu_667       |    0    |    0    |    7    |
|          |       select_ln145_fu_674       |    0    |    0    |    6    |
|          |       select_ln151_fu_681       |    0    |    0    |    6    |
|          |      select_ln118_8_fu_703      |    0    |    0    |    7    |
|          |      select_ln118_9_fu_715      |    0    |    0    |    7    |
|          |      select_ln118_10_fu_738     |    0    |    0    |    7    |
|          |      select_ln118_11_fu_751     |    0    |    0    |    7    |
|          |      select_ln118_12_fu_774     |    0    |    0    |    7    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_351           |    0    |    0    |    11   |
|          |            grp_fu_357           |    0    |    0    |    11   |
|          |        icmp_ln398_fu_389        |    0    |    0    |    9    |
|   icmp   |        icmp_ln408_fu_432        |    0    |    0    |    11   |
|          |        icmp_ln412_fu_453        |    0    |    0    |    11   |
|          |        icmp_ln420_fu_491        |    0    |    0    |    11   |
|          |        icmp_ln114_fu_526        |    0    |    0    |    9    |
|          |        icmp_ln429_fu_787        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |         and_ln117_fu_610        |    0    |    0    |    2    |
|          |         and_ln118_fu_614        |    0    |    0    |    2    |
|          |        and_ln118_7_fu_634       |    0    |    0    |    2    |
|          |        and_ln117_3_fu_693       |    0    |    0    |    2    |
|    and   |        and_ln118_8_fu_698       |    0    |    0    |    2    |
|          |        and_ln118_9_fu_710       |    0    |    0    |    2    |
|          |        and_ln117_4_fu_728       |    0    |    0    |    2    |
|          |       and_ln118_10_fu_733       |    0    |    0    |    2    |
|          |       and_ln118_11_fu_746       |    0    |    0    |    2    |
|          |       and_ln118_12_fu_769       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    sub   |         sub_ln412_fu_426        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |         xor_ln420_fu_469        |    0    |    0    |    5    |
|          |         xor_ln118_fu_628        |    0    |    0    |    2    |
|    xor   |         xor_ln117_fu_688        |    0    |    0    |    2    |
|          |         xor_ln116_fu_723        |    0    |    0    |    2    |
|          |        xor_ln117_2_fu_763       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         or_ln117_fu_555         |    0    |    0    |    0    |
|    or    |         or_ln118_fu_566         |    0    |    0    |    0    |
|          |         or_ln119_fu_576         |    0    |    0    |    0    |
|          |        or_ln117_2_fu_759        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |      shift_read_read_fu_132     |    0    |    0    |    0    |
|          |     index1_read_read_fu_138     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln400_fu_363       |    0    |    0    |    0    |
|   trunc  |        trunc_ln405_fu_420       |    0    |    0    |    0    |
|          |        trunc_ln116_fu_538       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln400_1_fu_367       |    0    |    0    |    0    |
|          |       zext_ln400_2_fu_379       |    0    |    0    |    0    |
|          |       zext_ln400_3_fu_401       |    0    |    0    |    0    |
|          |       zext_ln400_4_fu_410       |    0    |    0    |    0    |
|          |        zext_ln400_fu_415        |    0    |    0    |    0    |
|          |        zext_ln405_fu_423        |    0    |    0    |    0    |
|          |        zext_ln407_fu_438        |    0    |    0    |    0    |
|          |        zext_ln410_fu_464        |    0    |    0    |    0    |
|          |        zext_ln420_fu_474        |    0    |    0    |    0    |
|   zext   |        zext_ln423_fu_521        |    0    |    0    |    0    |
|          |        zext_ln116_fu_550        |    0    |    0    |    0    |
|          |        zext_ln117_fu_561        |    0    |    0    |    0    |
|          |        zext_ln118_fu_571        |    0    |    0    |    0    |
|          |        zext_ln119_fu_581        |    0    |    0    |    0    |
|          |       zext_ln119_2_fu_648       |    0    |    0    |    0    |
|          |       zext_ln118_2_fu_782       |    0    |    0    |    0    |
|          |        zext_ln431_fu_799        |    0    |    0    |    0    |
|          |       zext_ln431_1_fu_804       |    0    |    0    |    0    |
|          |       zext_ln431_2_fu_813       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_4_fu_371          |    0    |    0    |    0    |
|          |          shl_ln_fu_542          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln410_fu_448        |    0    |    0    |    0    |
|          |        sext_ln423_fu_499        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_11_fu_483          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  12.546 |   108   |   908   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln400_reg_822    |    8   |
|    add_ln431_reg_998    |    8   |
|   arr1_addr_2_reg_1003  |    3   |
|   arr2_addr_1_reg_901   |    5   |
|    arr2_addr_reg_867    |    5   |
|   arr3_addr_5_reg_926   |    5   |
|   arr3_addr_6_reg_931   |    5   |
|   arr3_addr_7_reg_952   |    5   |
|   arr3_addr_8_reg_957   |    5   |
|   count2_0_in_reg_287   |    6   |
|      count2_reg_862     |    6   |
|     count_1_reg_881     |   32   |
|       i1_0_reg_296      |    5   |
|       i2_0_reg_308      |    6   |
|       i3_0_reg_332      |    4   |
|      i_0_i_reg_320      |    4   |
|       i_0_reg_275       |    4   |
|       i_10_reg_993      |    4   |
|       i_5_reg_876       |    5   |
|       i_7_reg_915       |    4   |
|       i_9_reg_906       |    6   |
|        i_reg_832        |    4   |
|    icmp_ln114_reg_911   |    1   |
|    icmp_ln116_reg_936   |    1   |
|    icmp_ln117_reg_944   |    1   |
|    icmp_ln118_reg_962   |    1   |
|    icmp_ln119_reg_969   |    1   |
|    icmp_ln398_reg_828   |    1   |
|    icmp_ln408_reg_858   |    1   |
|    icmp_ln412_reg_872   |    1   |
|    icmp_ln420_reg_897   |    1   |
|    icmp_ln429_reg_989   |    1   |
|  select_ln118_7_reg_984 |    7   |
|    shift_read_reg_817   |    6   |
|      shl_ln_reg_920     |    5   |
|state_matrix_addr_reg_837|    8   |
|    sub_ln412_reg_853    |    6   |
|      tmp_11_reg_893     |    1   |
|   trunc_ln405_reg_842   |    5   |
|    xor_ln118_reg_978    |    1   |
|    zext_ln405_reg_848   |    6   |
|    zext_ln420_reg_888   |    6   |
+-------------------------+--------+
|          Total          |   200  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_164 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_164 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_178 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_191 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_191 |  p2  |   4  |   0  |    0   ||    21   |
|    i_0_reg_275    |  p0  |   2  |   4  |    8   ||    9    |
|    i1_0_reg_296   |  p0  |   2  |   5  |   10   ||    9    |
|    i2_0_reg_308   |  p0  |   2  |   6  |   12   ||    9    |
|   i_0_i_reg_320   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  || 18.1932 ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |   108  |   908  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   18   |    -   |   156  |
|  Register |    -   |   200  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |   308  |  1064  |
+-----------+--------+--------+--------+
