{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677473366142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677473366142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 10:19:26 2023 " "Processing started: Mon Feb 27 10:19:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677473366142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677473366142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677473366142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677473366474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 clkduty.v(10) " "Verilog HDL Declaration information at clkduty.v(10): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677473366505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkduty.v 4 4 " "Found 4 design units, including 4 entities, in source file clkduty.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkduty " "Found entity 1: clkduty" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473366515 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_GEN " "Found entity 2: PWM_GEN" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473366515 ""} { "Info" "ISGN_ENTITY_NAME" "3 DUTYCYCLE " "Found entity 3: DUTYCYCLE" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473366515 ""} { "Info" "ISGN_ENTITY_NAME" "4 DISPLAY " "Found entity 4: DISPLAY" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473366515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473366515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473366516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473366516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clkduty " "Elaborating entity \"clkduty\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677473366697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_GEN PWM_GEN:p1 " "Elaborating entity \"PWM_GEN\" for hierarchy \"PWM_GEN:p1\"" {  } { { "clkduty.v" "p1" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473366712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clkduty.v(46) " "Verilog HDL assignment warning at clkduty.v(46): truncated value with size 32 to match size of target (1)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677473366712 "|clkduty|PWM_GEN:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUTYCYCLE DUTYCYCLE:dc1 " "Elaborating entity \"DUTYCYCLE\" for hierarchy \"DUTYCYCLE:dc1\"" {  } { { "clkduty.v" "dc1" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473366721 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "duty clkduty.v(57) " "Verilog HDL Always Construct warning at clkduty.v(57): inferring latch(es) for variable \"duty\", which holds its previous value in one or more paths through the always construct" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677473366721 "|clkduty|DUTYCYCLE:dc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[0\] clkduty.v(57) " "Inferred latch for \"duty\[0\]\" at clkduty.v(57)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677473366721 "|clkduty|DUTYCYCLE:dc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY DISPLAY:d1 " "Elaborating entity \"DISPLAY\" for hierarchy \"DISPLAY:d1\"" {  } { { "clkduty.v" "d1" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473366730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clkduty.v(92) " "Verilog HDL assignment warning at clkduty.v(92): truncated value with size 32 to match size of target (8)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677473366730 "|clkduty|DISPLAY:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clkduty.v(93) " "Verilog HDL assignment warning at clkduty.v(93): truncated value with size 32 to match size of target (8)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677473366730 "|clkduty|DISPLAY:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clkduty.v(94) " "Verilog HDL assignment warning at clkduty.v(94): truncated value with size 32 to match size of target (8)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677473366730 "|clkduty|DISPLAY:d1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DISPLAY:d1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DISPLAY:d1\|Mod2\"" {  } { { "clkduty.v" "Mod2" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DISPLAY:d1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DISPLAY:d1\|Mod1\"" {  } { { "clkduty.v" "Mod1" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DISPLAY:d1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DISPLAY:d1\|Mod0\"" {  } { { "clkduty.v" "Mod0" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DISPLAY:d1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DISPLAY:d1\|Div0\"" {  } { { "clkduty.v" "Div0" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367032 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677473367032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISPLAY:d1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"DISPLAY:d1\|lpm_divide:Mod2\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISPLAY:d1\|lpm_divide:Mod2 " "Instantiated megafunction \"DISPLAY:d1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367204 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677473367204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISPLAY:d1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DISPLAY:d1\|lpm_divide:Mod1\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISPLAY:d1\|lpm_divide:Mod1 " "Instantiated megafunction \"DISPLAY:d1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367577 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677473367577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISPLAY:d1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DISPLAY:d1\|lpm_divide:Mod0\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISPLAY:d1\|lpm_divide:Mod0 " "Instantiated megafunction \"DISPLAY:d1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367753 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677473367753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_45f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_45f " "Found entity 1: alt_u_div_45f" {  } { { "db/alt_u_div_45f.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/alt_u_div_45f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISPLAY:d1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DISPLAY:d1\|lpm_divide:Div0\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473367901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISPLAY:d1\|lpm_divide:Div0 " "Instantiated megafunction \"DISPLAY:d1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677473367901 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677473367901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473367961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473367961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473368002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473368002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677473368032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677473368032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUTYCYCLE:dc1\|duty\[0\] " "Latch DUTYCYCLE:dc1\|duty\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inc " "Ports D and ENA on the latch are fed by the same signal inc" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677473368254 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677473368254 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[7\] DUTYCYCLE:dc1\|duty\[7\]~_emulated DUTYCYCLE:dc1\|duty\[7\]~1 " "Register \"DUTYCYCLE:dc1\|duty\[7\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[7\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[7\]~1\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[6\] DUTYCYCLE:dc1\|duty\[6\]~_emulated DUTYCYCLE:dc1\|duty\[6\]~6 " "Register \"DUTYCYCLE:dc1\|duty\[6\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[6\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[6\]~6\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[5\] DUTYCYCLE:dc1\|duty\[5\]~_emulated DUTYCYCLE:dc1\|duty\[5\]~11 " "Register \"DUTYCYCLE:dc1\|duty\[5\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[5\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[5\]~11\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[4\] DUTYCYCLE:dc1\|duty\[4\]~_emulated DUTYCYCLE:dc1\|duty\[4\]~16 " "Register \"DUTYCYCLE:dc1\|duty\[4\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[4\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[4\]~16\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[3\] DUTYCYCLE:dc1\|duty\[3\]~_emulated DUTYCYCLE:dc1\|duty\[3\]~21 " "Register \"DUTYCYCLE:dc1\|duty\[3\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[3\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[3\]~21\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[2\] DUTYCYCLE:dc1\|duty\[2\]~_emulated DUTYCYCLE:dc1\|duty\[2\]~26 " "Register \"DUTYCYCLE:dc1\|duty\[2\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[2\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[2\]~26\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DUTYCYCLE:dc1\|duty\[1\] DUTYCYCLE:dc1\|duty\[1\]~_emulated DUTYCYCLE:dc1\|duty\[1\]~31 " "Register \"DUTYCYCLE:dc1\|duty\[1\]\" is converted into an equivalent circuit using register \"DUTYCYCLE:dc1\|duty\[1\]~_emulated\" and latch \"DUTYCYCLE:dc1\|duty\[1\]~31\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677473368254 "|clkduty|DUTYCYCLE:dc1|duty[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1677473368254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[6\] VCC " "Pin \"D2\[6\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[5\] VCC " "Pin \"D2\[5\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[4\] VCC " "Pin \"D2\[4\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[3\] VCC " "Pin \"D2\[3\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[0\] VCC " "Pin \"D2\[0\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[6\] VCC " "Pin \"D3\[6\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[5\] VCC " "Pin \"D3\[5\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[4\] VCC " "Pin \"D3\[4\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[3\] VCC " "Pin \"D3\[3\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[2\] VCC " "Pin \"D3\[2\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[1\] VCC " "Pin \"D3\[1\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[0\] VCC " "Pin \"D3\[0\]\" is stuck at VCC" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677473368390 "|clkduty|D3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677473368390 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DISPLAY:d1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"DISPLAY:d1\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_8_result_int\[1\]~14" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473368667 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1677473368667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/GitHub/PWM-Generator-FPGA/Quartus Files/output_files/PWM.map.smsg " "Generated suppressed messages file M:/GitHub/PWM-Generator-FPGA/Quartus Files/output_files/PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677473368728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677473368890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473368890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677473369065 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677473369065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677473369065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677473369065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677473369085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 10:19:29 2023 " "Processing ended: Mon Feb 27 10:19:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677473369085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677473369085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677473369085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677473369085 ""}
