#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 20 21:03:48 2024
# Process ID: 9588
# Current directory: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53204 D:\ComputerScience\hitcs\hitcs\CPU_design\lab5\lab5\lab5.xpr
# Log file: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/vivado.log
# Journal file: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/ma_river_core/ma_river_core.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/CPU_design/lab5/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/imports/new/cpu.v:99]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.945 ; gain = 84.188
run 10 ms
-------------------
   HIT CDP Lab5    
Simple CPU Design
-------------------
CORRECT! You have done well!
-------------------
$finish called at time : 56985 ns : File "D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" Line 87
run 10 ms
$finish called at time : 56995 ns : File "D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" Line 87
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_ans.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/cpu_checker.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_checker.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_code.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim/decoder_ans.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/imports/new/cpu.v:99]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1195.207 ; gain = 0.000
run 10 ms
-------------------
   HIT CDP Lab5    
Simple CPU Design
-------------------
CORRECT! You have done well!
-------------------
$finish called at time : 56985 ns : File "D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/cpu_checker.v" Line 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 21:29:51 2024...
