Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: IFU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IFU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IFU"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : IFU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "IFU.v" in library work
Compiling verilog include file "Reg_PC.v"
WARNING:HDLCompilers:301 - "Reg_PC.v" line 37 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "Reg_PC.v" line 41 Too many digits specified in hex constant
Compiling verilog include file "InstructionMemory.v"
Module <Reg_PC> compiled
WARNING:HDLCompilers:301 - "InstructionMemory.v" line 28 Too many digits specified in hex constant
Module <InstructionMemory> compiled
Module <IFU> compiled
No errors in compilation
Analysis of file <"IFU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <IFU> in library <work>.

Analyzing hierarchy for module <Reg_PC> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IFU>.
Module <IFU> is correct for synthesis.
 
Analyzing module <Reg_PC> in library <work>.
Module <Reg_PC> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 35: reading initialization file "code.txt".
Module <InstructionMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Reg_PC>.
    Related source file is "Reg_PC.v".
    Found 32-bit adder for signal <PC_plus_4>.
    Found 32-bit adder for signal <PC_plus_8>.
    Found 32-bit register for signal <now_PC>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Reg_PC> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 4096x32-bit ROM for signal <$COND_2>.
    Found 32-bit subtractor for signal <Instruction$sub0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <IFU>.
    Related source file is "IFU.v".
Unit <IFU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4096x32-bit ROM                                       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4096x32-bit ROM                                       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IFU> ...

Optimizing unit <Reg_PC> ...
  implementation constraint: INIT=r	 : now_PC_7
  implementation constraint: INIT=r	 : now_PC_8
  implementation constraint: INIT=r	 : now_PC_10
  implementation constraint: INIT=r	 : now_PC_11
  implementation constraint: INIT=s	 : now_PC_12
  implementation constraint: INIT=s	 : now_PC_13
  implementation constraint: INIT=r	 : now_PC_14
  implementation constraint: INIT=r	 : now_PC_15
  implementation constraint: INIT=r	 : now_PC_16
  implementation constraint: INIT=r	 : now_PC_17
  implementation constraint: INIT=r	 : now_PC_18
  implementation constraint: INIT=r	 : now_PC_19
  implementation constraint: INIT=r	 : now_PC_21
  implementation constraint: INIT=r	 : now_PC_22
  implementation constraint: INIT=r	 : now_PC_23
  implementation constraint: INIT=r	 : now_PC_24
  implementation constraint: INIT=r	 : now_PC_25
  implementation constraint: INIT=r	 : now_PC_26
  implementation constraint: INIT=r	 : now_PC_27
  implementation constraint: INIT=r	 : now_PC_28
  implementation constraint: INIT=r	 : now_PC_29
  implementation constraint: INIT=r	 : now_PC_30
  implementation constraint: INIT=r	 : now_PC_0
  implementation constraint: INIT=r	 : now_PC_1
  implementation constraint: INIT=r	 : now_PC_2
  implementation constraint: INIT=r	 : now_PC_3
  implementation constraint: INIT=r	 : now_PC_4
  implementation constraint: INIT=r	 : now_PC_5
  implementation constraint: INIT=r	 : now_PC_6
  implementation constraint: INIT=r	 : now_PC_9
  implementation constraint: INIT=r	 : now_PC_20
  implementation constraint: INIT=r	 : now_PC_31

Optimizing unit <InstructionMemory> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IFU.ngr
Top Level Output File Name         : IFU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 200

Cell Usage :
# BELS                             : 1253
#      AND2                        : 430
#      AND3                        : 31
#      AND4                        : 77
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 408
#      OR2                         : 211
#      OR3                         : 5
#      OR4                         : 3
#      OR5                         : 5
#      OR6                         : 4
#      OR7                         : 3
#      OR8                         : 16
#      XOR2                        : 58
# FlipFlops/Latches                : 32
#      FD                          : 32
# IO Buffers                       : 200
#      IBUF                        : 104
#      OBUF                        : 96
=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.62 secs
 
--> 

Total memory usage is 4672624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

