# D1
D1  
---  
[![D1.png][15744]][15745]  
Manufacturer|  Allwinner  
Process|  22nm[[1]][15746]  
CPU|  [XuanTie C906 RISC-V][15747]  
[[2]][15748]  
Extensions|  RV64IMAFDCVU  
Memory|  DDR2 / DDR3  
Up to 2 GB  
[[2]][15748]  
VPU|  **Decoding** : 4K @ 30 FPS  
H265 / H264 / MPEG / JPEG / VC1 / MJPEG  
**Encoding** : 1080p @ 60 FPS  
JPEG / MJPEG  
[[2]][15748]  
Connectivity  
Video|  Out: HDMI / MIPI / LVDS / LCD / CVBS  
In: CSI / CVBS  
[[2]][15748]  
Audio|  DAC / ADC / CODEC / I2S-PCM / DMIC   
[[2]][15748]  
Network|  10/100/1000M EMAC[[1]][15746]  
Storage|  SDIO 3.0, eMMC 5.0, SPI NOR/NAND Flash[[1]][15746]  
USB|  USB2.0: 1x OTG + 1x Host[[1]][15746]  
Other|  [Tensilica HiFi4 DSP][15749][[1]][15746]   
G2D[[1]][15746]   
Display Engine[[2]][15748]  
SDIO, 2x SPI, 6x UART, 4x I2C, PWM, IR, LRADC, GPADC, TPADC  
LFBGA, 337 pins[[1]][15746]  
Release Date|  April 2021[[2]][15748]  
This page is still under construction.
Allwinner D1 (sun20iw1p1[[3]][15750], also know as **D1-H**) is the first SoC of Allwinner which is based on a RISC-V core. D1 features single RV64GCV[[4]][15751] core [XuanTie C906][15747] from [T-Head Semiconductor][15752] (subsidiary of [Alibaba][15753]) and an additional 600 MHz [Tensilica HiFi4 DSP][15749]. 
On August 2020, Allwinner announced a cooperation with T-Head (PingTou) to jointly produce a RISC-V SoC[[5]][15754] then CNX Software told about an upcoming RISC-V SoC and a SBC from Allwinner on November 2020[[6]][15755]. 
## Contents
  * [1 Overview][15756]
  * [2 Documentation][15757]
  * [3 Allwinner SDK][15758]
  * [4 Devices][15759]
  * [5 External Links][15760]
  * [6 References][15761]

# Overview
# Documentation
The D1 is now called **D1-H** (H stand for HDMI, by opposition to [D1s][15762] that doesn't have HDMI output). 
  * [D1 Datasheet v0.1][15763] [D1-H Datasheet v1.0][15764]
  * [D1 User Manual v0.1][15765] [D1-H User Manual v1.0][15766]
  * [Xuantie C906 R1S0 RISC-V core User Manual (玄铁C906_R1S0用户手册) (chinese)][15767]
    * [OpenC906 User Manual (English)][15768]
  * [Specification of the DE2.0 Display Engine used in the D1][15769]
  * [Xuantie C906 core RTL][15770]
    * [CLINT implementation][15771]
    * [PLIC gateway implementation][15772]

# Allwinner SDK
We have [mirrored the Allwinner SDK on our server][15773]. Follow our [D1 SDK Howto][15774]. 
# Devices
► [D1 Boards][15775]
# External Links
  * [Official Allwinner D1 Documentation Site][15776]
  * [STAGING - cores list - cores - RISC-V International][15777]
  * [Aweome_RISCV-AllwinnerD1][15778] tools and documentation about D1 on Github

# References
<references> [[1]][15746] [[2]][15748] [[3]][15750] [[4]][15751] [[5]][15754] [[6]][15755]
  1. ↑ [1.0][15779] [1.1][15780] [1.2][15781] [1.3][15782] [1.4][15783] [1.5][15784] [1.6][15785] [1.7][15786] [A first look at Allwinner D1 Linux RISC-V SBC and Processor - CNX Software][15787]
  2. ↑ [2.0][15788] [2.1][15789] [2.2][15790] [2.3][15791] [2.4][15792] [2.5][15793] [2.6][15794] [2.7][15795] [全志科技发布首颗RISC-V应用处理器 (Allwinner Technology released the first RISC-V application processor)][15796]
  3. ↑ [3.0][15797] [3.1][15798] [#linux-sunxi on 2021-04-16 — irc logs at whitequark.org][15799]
  4. ↑ [4.0][15800] [4.1][15801] [RISC-V ISA base and extensions][15802]
  5. ↑ [5.0][15803] [5.1][15804] [全志携手阿里平头哥，为RISC-V生态注入新动力！ (Allwinner joins hands with Ali Pingtou to inject new impetus into the RISC-V ecosystem!)][15805]
  6. ↑ [6.0][15806] [6.1][15807] [XuanTie C906 based Allwinner RISC-V processor to power $12+ Linux SBC’s][15808]
