// Seed: 3809777029
module module_0 (
    input  uwire id_0
    , id_7,
    input  tri1  id_1,
    output tri   id_2,
    output tri   id_3,
    output wor   id_4,
    input  tri0  id_5
);
  assign id_3 = id_7;
  tri id_8 = -1;
  assign id_3 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    output tri0 id_0,
    input supply0 id_1,
    output supply1 _id_2
);
  logic [id_2 : -1] id_4;
  reg id_5;
  localparam id_6 = 1;
  always @(posedge -1) id_5 <= 1'h0;
  wire id_7;
  always @(posedge id_5) id_5 = id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
