sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/Xilinx Project/FPGA_SENSOR/fpga_test.vf,-w,E:/Xilinx Project/FPGA_SENSOR/fpga_test.sch
