# Scripting-and-Automation
An Automatic Library Evaluation Framework that automates the synthesis flow of the Xilinx Vivado Tool. The script takes Verilog Files as Input and Synthesizes all of them. The area, power, and delay report is generated for all the designs and combined in the form of a CSV file.
