// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in = load, sel = address[0..2], a = p0, b = p1, c = p2, d = p3, e = p4, f = p5, g = p6, h = p7);
    RAM512(in = in, load = p0, address = address[3..11], out = a);
    RAM512(in = in, load = p1, address = address[3..11], out = b);
    RAM512(in = in, load = p2, address = address[3..11], out = c);
    RAM512(in = in, load = p3, address = address[3..11], out = d);
    RAM512(in = in, load = p4, address = address[3..11], out = e);
    RAM512(in = in, load = p5, address = address[3..11], out = f);
    RAM512(in = in, load = p6, address = address[3..11], out = g);
    RAM512(in = in, load = p7, address = address[3..11], out = h);
    Mux8Way16(a = a, b = b, c = c, d = d, e = e, f = f, g = g, h = h, sel = address[0..2], out = out);
}