0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/and4gate.sv,1731328974,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/andgate.sv,,and4gate,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/andgate.sv,1731327432,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/tb_and4gate.sv,,andgate,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/tb_and4gate.sv,1731341725,systemVerilog,,,,tb_and4gate,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/tb_andgate.sv,1731324501,systemVerilog,,,,tb_andgate,,,,,,,,
