ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 17, 2022 at 15:20:14 CST
ncverilog
	testfixture.v
	DT_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
	+define+TB2
file: testfixture.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
	module worklib.sti_ROM:v
		errors: 0, warnings: 0
	module worklib.res_RAM:v
		errors: 0, warnings: 0
file: DT_syn.v
	module worklib.DT_DW01_inc_0_DW01_inc_1:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_1_DW01_inc_2:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_2_DW01_inc_3:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_3_DW01_inc_4:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_inc_4_DW01_inc_5:v
		errors: 0, warnings: 0
	module worklib.DT_DW01_dec_0_DW01_dec_1:v
		errors: 0, warnings: 0
	module worklib.DT:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \state_reg[2]  ( .D(n227), .CK(clk), .RN(reset), .Q(state[2]) );
                      |
ncelab: *W,CUVWSP (./DT_syn.v,237|22): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \state_reg[0]  ( .D(nx_state[0]), .CK(clk), .RN(n321), .Q(state[0])
                      |
ncelab: *W,CUVWSP (./DT_syn.v,238|22): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX2 \sti_addr_reg[0]  ( .D(n218), .CK(clk), .RN(n322), .Q(sti_addr[0]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,266|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[9]  ( .D(n210), .CK(clk), .RN(n321), .Q(sti_addr[9]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,267|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[6]  ( .D(n213), .CK(clk), .RN(reset), .Q(sti_addr[6])
                         |
ncelab: *W,CUVWSP (./DT_syn.v,268|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[5]  ( .D(n214), .CK(clk), .RN(n321), .Q(sti_addr[5]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,270|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[4]  ( .D(n215), .CK(clk), .RN(n322), .Q(sti_addr[4]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,271|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[3]  ( .D(n216), .CK(clk), .RN(n321), .Q(sti_addr[3]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,272|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[2]  ( .D(n217), .CK(clk), .RN(n322), .Q(sti_addr[2]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,273|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[1]  ( .D(n219), .CK(clk), .RN(n322), .Q(sti_addr[1]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,274|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[7]  ( .D(n212), .CK(clk), .RN(n322), .Q(sti_addr[7]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,275|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

  DFFRX2 \sti_addr_reg[8]  ( .D(n211), .CK(clk), .RN(n321), .Q(sti_addr[8]) );
                         |
ncelab: *W,CUVWSP (./DT_syn.v,276|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18376): QN

	Reading SDF file from location "DT_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     DT_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_dut
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 1733  Annotated = 100.00% -- No. of Tchecks = 300  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        1733	        1733	      100.00
		      $width	         150	         150	      100.00
		  $setuphold	         150	         150	      100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DT:v <0x33c71b89>
			streams:   0, words:     0
		worklib.res_RAM:v <0x2c8edf42>
			streams:   5, words:  1820
		worklib.sti_ROM:v <0x2befbe2a>
			streams:   3, words:  1400
		worklib.testfixture:v <0x01ad75d0>
			streams:  10, words: 13892
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  542     102
		UDPs:                      65       2
		Primitives:              1003       8
		Timing outputs:           606      23
		Registers:                 69      24
		Scalar wires:             663       -
		Expanded wires:            24       2
		Always blocks:              4       4
		Initial blocks:            11      11
		Pseudo assignments:         1       1
		Timing checks:            450      68
		Interconnect:            1400       -
		Delayed tcheck signals:   150      54
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

 Output pixel: 0 ~           0 are correct!

 Output pixel: 0 ~        1000 are correct!

 Output pixel: 0 ~        2000 are correct!

 Output pixel: 0 ~        3000 are correct!

 Output pixel: 0 ~        4000 are correct!

 Output pixel: 0 ~        5000 are correct!

 Output pixel: 0 ~        6000 are correct!

 Output pixel: 0 ~        7000 are correct!

 Output pixel: 0 ~        8000 are correct!

 Output pixel: 0 ~        9000 are correct!

 Output pixel: 0 ~       10000 are correct!

 Output pixel: 0 ~       11000 are correct!

 Output pixel: 0 ~       12000 are correct!

 Output pixel: 0 ~       13000 are correct!

 Output pixel: 0 ~       14000 are correct!

 Output pixel: 0 ~       15000 are correct!

 Output pixel: 0 ~       16000 are correct!

-------------------------------------------------------------

Congratulations!!! All data have been generated successfully!

---------- The test result is ..... PASS --------------------

                                                     

-----------------------------------------------------

Simulation complete via $finish(1) at time 1096510111 PS + 0
./testfixture.v:174       #(`CYCLE/3); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 17, 2022 at 15:20:17 CST  (total: 00:00:03)
