{"vcs1":{"timestamp_begin":1739365182.632169355, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739365182.985189615, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739365183.304942884, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739365182.402740602}
{"VCS_COMP_START_TIME": 1739365182.402740602}
{"VCS_COMP_END_TIME": 1739365183.521439086}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150348}}
