// SPDX-License-Identifier: MediaTekProprietary AND BSD-3-Clause
#ifndef __sleep_def_h__
#define __sleep_def_h__

/*
 * Auto generated by DE, please DO NOT modify this file directly.
 */

/* --- SPM Flag Define --- */
#define SPM_FLAG_DIS_CPU_PDN                  (1U << 0)
#define SPM_FLAG_DIS_INFRA_PDN                (1U << 1)
#define SPM_FLAG_DIS_DDRPHY_PDN               (1U << 2)
#define SPM_FLAG_DIS_VCORE_DVS                (1U << 3)
#define SPM_FLAG_DIS_VCORE_DFS                (1U << 4)
#define SPM_FLAG_DIS_COMMON_SCENARIO          (1U << 5)
#define SPM_FLAG_DIS_BUS_CLOCK_OFF            (1U << 6)
#define SPM_FLAG_DIS_ATF_ABORT                (1U << 7)
#define SPM_FLAG_KEEP_CSYSPWRUPACK_HIGH       (1U << 8)
#define SPM_FLAG_DIS_VPROC_VSRAM_DVS          (1U << 9)
#define SPM_FLAG_RUN_COMMON_SCENARIO          (1U << 10)
#define SPM_FLAG_EN_MET_DEBUG_USAGE           (1U << 11)
#define SPM_FLAG_SODI_CG_MODE                 (1U << 12)
#define SPM_FLAG_SODI_NO_EVENT                (1U << 13)
#define SPM_FLAG_ENABLE_SODI3                 (1U << 14)
#define SPM_FLAG_DIS_VCORE_VSRAM_PDN          (1U << 15)
#define SPM_FLAG_DIS_SYSRAM_SLEEP             (1U << 16)
#define SPM_FLAG_LPDDR4     				  (1U << 17)
#define SPM_FLAG_LPDDR3         			  (1U << 18)
#define SPM_FLAG_SUSPEND_OPTION               (1U << 19)
#define SPM_FLAG_DEEPIDLE_OPTION              (1U << 20)
#define SPM_FLAG_SODI_OPTION                  (1U << 21)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT22    (1U << 22)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT23    (1U << 23)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT24    (1U << 24)
#define SPM_FLAG_PSRAM   					  (1U << 25)
#define SPM_FLAG_FAKE_26M_FUNC                (1U << 26)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT27    (1U << 27)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT28    (1U << 28)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT29    (1U << 29)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT30    (1U << 30)
#define SPM_FLAG_SPM_FLAG_DONT_TOUCH_BIT31    (1U << 31)
/* --- SPM Flag1 Define --- */
#define SPM_FLAG1_RESERVED_BIT0               (1U << 0)
#define SPM_FLAG1_ENABLE_CPU_DORMANT          (1U << 1)
#define SPM_FLAG1_ENABLE_CPU_SLEEP_VOLT       (1U << 2)
#define SPM_FLAG1_ENABLE_CPU_SRAM_SLP_VOLT    (1U << 3) /*new flag for 8512*/
#define SPM_FLAG1_DISABLE_ULPOSC_OFF          (1U << 4)
#define SPM_FLAG1_RESERVED_BIT5               (1U << 5)
#define SPM_FLAG1_DISABLE_MCDSR               (1U << 6)
#define SPM_FLAG1_DISABLE_NO_RESUME           (1U << 7)
#define SPM_FLAG1_DIS_ARMPLL_OFF         	  (1U << 8)
#define SPM_FLAG1_DIS_AXI_BUS_TO_26M          (1U << 9)
#define SPM_FLAG1_RESERVED_BIT10              (1U << 10)
#define SPM_FLAG1_RESERVED_BIT11              (1U << 11)
#define SPM_FLAG1_DIS_EMI_TOGGLE_WORKAROUND   (1U << 12)
#define SPM_FLAG1_DIS_DRAM_ENTER_SELF         (1U << 13)
#define SPM_FLAG1_DIS_DRAM_DLL_OFF            (1U << 14)
#define SPM_FLAG1_DIS_PHYPLL_OFF              (1U << 15)
#define SPM_FLAG1_DIS_MPLL_OFF          	  (1U << 16)
#define SPM_FLAG1_DIS_SYSPLL_OFF              (1U << 17)
#define SPM_FLAG1_DIS_TOP_26M_CLK_OFF         (1U << 18)
#define SPM_FLAG1_DIS_PCM_26M_SWITCH   		  (1U << 19)
#define SPM_FLAG1_DIS_CKSQ_OFF         		  (1U << 20)
#define SPM_FLAG1_DIS_SRCVOLTEN_OFF           (1U << 21)
#define SPM_FLAG1_DIS_CHB_CG_FREE_EN          (1U << 22)
#define SPM_FLAG1_RESERVED_BIT15              (1U << 23)
#define SPM_FLAG1_DIS_SW_MR4              	  (1U << 24)
#define SPM_FLAG1_RESERVED_BIT16      		  (1U << 25)
#define SPM_FLAG1_RESERVED_BIT17          	  (1U << 26)
#define SPM_FLAG1_DIS_SCP_VOLT_REQ            (1U << 27)
/* --- SPM Flag2 Define --- */
#define SPM_FLAG2_VCORE_GPIO_DVFS			  (1U << 0)
#define SPM_FLAG2_ENABLE_SUSPEND_PIN          (1U << 1) /*no use*/
#define SPM_FLAG2_PSRAM             		  (1U << 2) /*no use*/
#define SPM_FLAG2_PSRAM_HALF_SLP              (1U << 4)
#define SPM_FLAG2_DIS_VCORE_CTRL			  (1U << 6)
#define SPM_FLAG2_DIS_VCORE_SRAM_CTRL		  (1U << 7)
#define SPM_FLAG2_VCORE_GPIO_DVS			  (1U << 8)
#define SPM_FLAG2_VCORE_PWM_DVS				  (1U << 9)
#define SPM_FLAG2_CLKSRC_XTAL				  (1U << 18)
#define SPM_FLAG2_BYPASS_CPU_VPROC_CTRL		  (1U << 11)
#define SPM_FLAG2_BYPASS_CPU_VSRAM_CTRL		  (1U << 12)
#define SPM_FLAG2_CORE0_FORCE_ON			  (1U << 16)
#define SPM_FLAG2_CORE1_FORCE_ON			  (1U << 17)
#define SPM_FLAG2_MP0_PDN				  (1U << 24)
#define SPM_FLAG2_BYPASS_DVFS				  (1U << 29)
#define SPM_FLAG2_BYPASS_MCDI				  (1U << 30)
#define SPM_FLAG2_PCM_ALL_IN_ONE			  (1U << 31)

/* --- SPM DEBUG Define --- */
#define SPM_DBG_DEBUG_IDX_26M_WAKE			(1U << 0)
#define SPM_DBG_DEBUG_IDX_26M_SLEEP			(1U << 1)
#define SPM_DBG_DEBUG_IDX_INFRA_WAKE		(1U << 2)
#define SPM_DBG_DEBUG_IDX_INFRA_SLEEP		(1U << 3)
#define SPM_DBG_DEBUG_IDX_APSRC_WAKE		(1U << 4)
#define SPM_DBG_DEBUG_IDX_APSRC_SLEEP		(1U << 5)
#define SPM_DBG_DEBUG_IDX_VRF18_WAKE		(1U << 6)
#define SPM_DBG_DEBUG_IDX_VRF18_SLEEP		(1U << 7)
#define SPM_DBG_DEBUG_IDX_DDREN_WAKE		(1U << 8)
#define SPM_DBG_DEBUG_IDX_DDREN_SLEEP		(1U << 9)
#define SPM_DBG_RESERVED_BIT10				(1U << 10)
#define SPM_DBG_RESERVED_BIT11				(1U << 11)
#define SPM_DBG_DEBUG_IDX_CPU_PDN			(1U << 12)
#define SPM_DBG_RESERVED_BIT14				(1U << 14)
#define SPM_DBG_RESERVED_BIT15				(1U << 15)
#define SPM_DBG_DEBUG_IDX_VCORE_DVFS_START	(1U << 16)
#define SPM_DBG_RESERVED_BIT17				(1U << 17)
#define SPM_DBG_RESERVED_BIT18				(1U << 18)
#define SPM_DBG_RESERVED_BIT19				(1U << 19)
#define SPM_DBG_RESERVED_BIT20				(1U << 20)
#define SPM_DBG_RESERVED_BIT21				(1U << 21)
#define SPM_DBG_RESERVED_BIT22				(1U << 22)
#define SPM_DBG_RESERVED_BIT23				(1U << 23)
#define SPM_DBG_PHYPLL_DFS_SHUFFLE			(1U << 24)
#define SPM_DBG_CLRPLL_DFS_SHUFFLE			(1U << 25)
#define SPM_DBG_REST_LEVEL_VCORE_DVFS_FLAG	(1U << 26)
#define SPM_DBG_RESERVED_BIT27				(1U << 27)
#define SPM_DBG_RESERVED_BIT28				(1U << 28)
#define SPM_DBG_VCORE_DVFS_FLAG				(1U << 29)
#define SPM_DBG_DEEPIDLE_FLAG				(1U << 30)
#define SPM_DBG_SUSPEND_FLAG				(1U << 31)
/* --- SPM DEBUG1 Define --- */
#define SPM_DBG1_DRAM_SREF_ACK_TO             (1U << 0)
#define SPM_DBG1_PWRAP_SLEEP_ACK_TO           (1U << 1)
#define SPM_DBG1_PWRAP_SPI_ACK_TO             (1U << 2)
#define SPM_DBG1_DRAM_GATE_ERR_DDREN_WAKEUP   (1U << 3)
#define SPM_DBG1_DRAM_GATE_ERR_LEAVE_LP_SCN   (1U << 4)
#define SPM_DBG1_RESERVED_BIT5                (1U << 5)
#define SPM_DBG1_RESERVED_BIT6                (1U << 6)
#define SPM_DBG1_RESERVED_BIT7                (1U << 7)
#define SPM_DBG1_RESERVED_BIT8                (1U << 8)
#define SPM_DBG1_RESERVED_BIT9                (1U << 9)
#define SPM_DBG1_RESERVED_BIT10               (1U << 10)
#define SPM_DBG1_RESERVED_BIT11               (1U << 11)
#define SPM_DBG1_RESERVED_BIT12               (1U << 12)
#define SPM_DBG1_RESERVED_BIT13               (1U << 13)
#define SPM_DBG1_RESERVED_BIT14               (1U << 14)
#define SPM_DBG1_RESERVED_BIT15               (1U << 15)
#define SPM_DBG1_RESERVED_BIT16               (1U << 16)
#define SPM_DBG1_RESERVED_BIT17               (1U << 17)
#define SPM_DBG1_RESERVED_BIT18               (1U << 18)
#define SPM_DBG1_RESERVED_BIT19               (1U << 19)
#define SPM_DBG1_RESERVED_BIT20               (1U << 20)
#define SPM_DBG1_RESERVED_BIT21               (1U << 21)
#define SPM_DBG1_RESERVED_BIT22               (1U << 22)
#define SPM_DBG1_RESERVED_BIT23               (1U << 23)
#define SPM_DBG1_RESERVED_BIT24               (1U << 24)
#define SPM_DBG1_RESERVED_BIT25               (1U << 25)
#define SPM_DBG1_RESERVED_BIT26               (1U << 26)
#define SPM_DBG1_RESERVED_BIT27               (1U << 27)
#define SPM_DBG1_RESERVED_BIT28               (1U << 28)
#define SPM_DBG1_RESERVED_BIT29               (1U << 29)
#define SPM_DBG1_RESERVED_BIT30               (1U << 30)
#define SPM_DBG1_RESERVED_BIT31               (1U << 31)

/*
 * Macro and Inline
 */
#define is_cpu_pdn(flags)		(!((flags) & SPM_FLAG_DIS_CPU_PDN))
#define is_infra_pdn(flags)		(!((flags) & SPM_FLAG_DIS_INFRA_PDN))
#define is_ddrphy_pdn(flags)		(!((flags) & SPM_FLAG_DIS_DDRPHY_PDN))

#endif /* __sleep_def_h__ */
