<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/harness.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="inputNumList" LoopLoc="../src/harness.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="load(int&amp;, int*, std::array&lt;short, 128ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 37ul&gt;, 0&gt;*, hls::stream&lt;int, 0&gt;&amp;)" Length="variable" Direction="read" AccessID="inputNumList1seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="../src/harness.cpp:56:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="../src/harness.cpp:65:30" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.std::array&lt;short, 128&gt;&quot; = type { [128 x i16] }" resolution="214-378" BundleName="gmem0" VarName="inFeatureList" ParentFunc="load(int&amp;, int*, std::array&lt;short, 128ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 37ul&gt;, 0&gt;*, hls::stream&lt;int, 0&gt;&amp;)" OrigID="VITIS_LOOP_66_3.load.12" OrigAccess-DebugLoc="../src/harness.cpp:65:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/harness.cpp:101:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem1" VarName="outputNumList" LoopLoc="../src/harness.cpp:101:23" LoopName="VITIS_LOOP_101_1" ParentFunc="store(int&amp;, int*, std::array&lt;short, 32ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16ul&gt;, 0&gt;*, hls::stream&lt;bool, 0&gt;*)" Length="variable" Direction="read" AccessID="outputNumList2seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="../src/harness.cpp:103:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/harness.cpp:107:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem1" VarName="outFeatureList" LoopLoc="../src/harness.cpp:107:23" LoopName="VITIS_LOOP_107_2" ParentFunc="store(int&amp;, int*, std::array&lt;short, 32ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16ul&gt;, 0&gt;*, hls::stream&lt;bool, 0&gt;*)" Length="variable" Direction="write" AccessID="outFeatureList3seq" OrigID="for.inc36.1.store.69" OrigAccess-DebugLoc="../src/harness.cpp:123:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="../src/harness.cpp:54:22" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0" VarName="inputNumList" LoopLoc="../src/harness.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="load(int&amp;, int*, std::array&lt;short, 128ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 37ul&gt;, 0&gt;*, hls::stream&lt;int, 0&gt;&amp;)" OrigID="inputNumList1seq" OrigAccess-DebugLoc="../src/harness.cpp:54:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/harness.cpp:107:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem1" VarName="outFeatureList" LoopLoc="../src/harness.cpp:107:23" LoopName="VITIS_LOOP_107_2" ParentFunc="store(int&amp;, int*, std::array&lt;short, 32ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16ul&gt;, 0&gt;*, hls::stream&lt;bool, 0&gt;*)" OrigID="outFeatureList3seq" OrigAccess-DebugLoc="../src/harness.cpp:107:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="../src/harness.cpp:101:23" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem1" VarName="outputNumList" LoopLoc="../src/harness.cpp:101:23" LoopName="VITIS_LOOP_101_1" ParentFunc="store(int&amp;, int*, std::array&lt;short, 32ul&gt;*, hls::stream&lt;std::array&lt;ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16ul&gt;, 0&gt;*, hls::stream&lt;bool, 0&gt;*)" OrigID="outputNumList2seq" OrigAccess-DebugLoc="../src/harness.cpp:101:23" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/harness.cpp:65:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 1024 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="variable" Width="1024" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/harness.cpp:107:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_107_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="../src/harness.cpp:107:23" LoopName="VITIS_LOOP_107_2" Length="variable" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

