{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710800953387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710800953388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 17:29:13 2024 " "Processing started: Mon Mar 18 17:29:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710800953388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800953388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CommutationFPGA -c CommutationFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CommutationFPGA -c CommutationFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800953388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710800953660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "commutation_dev.v(63) " "Verilog HDL information at commutation_dev.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800966649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "commutation_dev.v(82) " "Verilog HDL information at commutation_dev.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800966649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commutation_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file commutation_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 commutation_dev " "Found entity 1: commutation_dev" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800966651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800966651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_commutation.v 1 1 " "Found 1 design units, including 1 entities, in source file top_commutation.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_commutation " "Found entity 1: top_commutation" {  } { { "top_commutation.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/top_commutation.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800966652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800966652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(73) " "Verilog HDL information at StateMachine.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800966653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(93) " "Verilog HDL information at StateMachine.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800966654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StateMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file StateMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800966654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800966654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "commutation_dev " "Elaborating entity \"commutation_dev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710800966714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_commutation top_commutation:uut " "Elaborating entity \"top_commutation\" for hierarchy \"top_commutation:uut\"" {  } { { "commutation_dev.v" "uut" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800966718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM top_commutation:uut\|FSM:PhaseA " "Elaborating entity \"FSM\" for hierarchy \"top_commutation:uut\|FSM:PhaseA\"" {  } { { "top_commutation.v" "PhaseA" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/top_commutation.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800966719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(83) " "Verilog HDL assignment warning at StateMachine.v(83): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710800966721 "|commutation_dev|top_commutation:uut|FSM:PhaseA"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "StateMachine.v(83) " "Verilog HDL warning at StateMachine.v(83): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 83 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1710800966721 "|commutation_dev|top_commutation:uut|FSM:PhaseA"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710800967438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710800967884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710800968036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800968036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710800968181 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710800968181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710800968181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710800968181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710800968191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 17:29:28 2024 " "Processing ended: Mon Mar 18 17:29:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710800968191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710800968191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710800968191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800968191 ""}
