0.6
2018.2
Jun 14 2018
20:07:38
/media/sf_SharedWork/Lab1/counter/counter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/media/sf_SharedWork/Lab1/counter/counter.srcs/sim_1/new/counter_tb.v,1708777646,verilog,,,,counter_tb,,,,,,,,
/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/adder.v,1708777983,verilog,,/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/counter.v,,adder,,,,,,,,
/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/counter.v,1708779859,verilog,,/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/full_adder.v,,counter,,,,,,,,
/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/full_adder.v,1708634775,verilog,,/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
/media/sf_SharedWork/Lab1/counter/counter.srcs/sources_1/new/half_adder.v,1708632959,verilog,,/media/sf_SharedWork/Lab1/counter/counter.srcs/sim_1/new/counter_tb.v,,half_adder,,,,,,,,
