TimeQuest Timing Analyzer report for DDS_RIKEN
Fri Apr 10 13:41:06 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_system'
 14. Slow 1200mV 85C Model Setup: 'clk_dds'
 15. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 16. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clk_system'
 19. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 20. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 21. Slow 1200mV 85C Model Hold: 'clk_dds'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'clk_dds'
 42. Slow 1200mV 0C Model Setup: 'clk_system'
 43. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 44. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 45. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clk_system'
 47. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 48. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 49. Slow 1200mV 0C Model Hold: 'clk_dds'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'clk_dds'
 68. Fast 1200mV 0C Model Setup: 'clk_system'
 69. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 70. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 71. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'clk_system'
 74. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 75. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 76. Fast 1200mV 0C Model Hold: 'clk_dds'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Signal Integrity Metrics (Slow 1200mv 0c Model)
 99. Signal Integrity Metrics (Slow 1200mv 85c Model)
100. Signal Integrity Metrics (Fast 1200mv 0c Model)
101. Setup Transfers
102. Hold Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; DDS_RIKEN                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_dds                                         ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                         ;
; clk_system                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                      ;
; dds_ram_wrclock                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                 ;
; dds_step_to_next_freq_sampled                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                   ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 50.91 MHz  ; 50.91 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 234.58 MHz ; 234.58 MHz      ; clk_system                                      ;      ;
; 376.51 MHz ; 376.51 MHz      ; dds_step_to_next_freq_sampled                   ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.194 ; -3597.332     ;
; clk_system                                      ; -3.263 ; -104.388      ;
; clk_dds                                         ; -3.232 ; -173.782      ;
; dds_ram_wrclock                                 ; -2.420 ; -372.653      ;
; dds_step_to_next_freq_sampled                   ; -1.656 ; -13.466       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.283 ; -0.283        ;
; clk_system                                      ; 0.448  ; 0.000         ;
; dds_ram_wrclock                                 ; 0.464  ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.466  ; 0.000         ;
; clk_dds                                         ; 0.624  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -3.201 ; -614.592      ;
; clk_system                                      ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                   ; -1.487 ; -17.844       ;
; clk_dds                                         ; 3.642  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.658 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -6.194 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.127     ; 11.018     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.979     ;
; -6.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.139     ; 10.958     ;
; -6.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.139     ; 10.958     ;
; -6.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.139     ; 10.958     ;
; -6.137 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.129     ; 10.959     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.928     ;
; -6.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.934     ;
; -6.105 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.129     ; 10.927     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[24]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[25]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[31]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[37]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[41]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[42]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.920     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[56] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[58] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[59] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[61] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[63] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[62] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; ramping_flag           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.138     ; 10.900     ;
; -6.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[40]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.901     ;
; -6.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[52]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.901     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.114     ; 10.912     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.895     ;
; -6.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.114     ; 10.911     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.132     ; 10.888     ;
; -6.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.114     ; 10.903     ;
; -6.063 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.874     ;
; -6.063 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.874     ;
; -6.063 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.140     ; 10.874     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[15] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[38] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[40] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[42] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[43] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[46] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[47] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.128     ; 10.885     ;
; -6.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.867     ;
; -6.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.867     ;
; -6.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.867     ;
; -6.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.130     ; 10.875     ;
; -6.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.118     ; 10.884     ;
; -6.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.118     ; 10.883     ;
; -6.048 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.131     ; 10.868     ;
; -6.042 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.118     ; 10.875     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 10.844     ;
; -6.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.121     ; 10.862     ;
; -6.031 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.121     ; 10.861     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 10.837     ;
; -6.024 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.123     ; 10.852     ;
; -6.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.121     ; 10.853     ;
; -6.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.123     ; 10.851     ;
; -6.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.123     ; 10.843     ;
; -6.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[24]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.129     ; 10.836     ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                                      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -3.263 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 4.186      ;
; -3.052 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 3.975      ;
; -2.946 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 3.869      ;
; -2.899 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 3.822      ;
; -2.659 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 3.582      ;
; -2.495 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.120      ; 5.536      ;
; -2.462 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 2.105      ; 5.488      ;
; -2.414 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.842      ;
; -2.355 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.284      ;
; -2.316 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.744      ;
; -2.300 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.728      ;
; -2.268 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.696      ;
; -2.266 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.694      ;
; -2.238 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.666      ;
; -2.209 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.138      ;
; -2.171 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.599      ;
; -2.170 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.598      ;
; -2.157 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.319     ; 2.839      ;
; -2.155 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.583      ;
; -2.154 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.582      ;
; -2.135 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.064      ;
; -2.135 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 3.064      ;
; -2.122 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.550      ;
; -2.121 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 3.065      ;
; -2.121 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.549      ;
; -2.120 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.548      ;
; -2.092 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.520      ;
; -2.090 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.518      ;
; -2.055 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.984      ;
; -2.055 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.984      ;
; -2.047 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.976      ;
; -2.041 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.041 ; ram_process_count[0] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.041 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.041 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.041 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.041 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.985      ;
; -2.026 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.454      ;
; -2.025 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.453      ;
; -2.024 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.452      ;
; -2.009 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.437      ;
; -2.009 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.437      ;
; -2.008 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.436      ;
; -1.976 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.404      ;
; -1.975 ; write_ram_address[5] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.403      ;
; -1.974 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.402      ;
; -1.946 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.374      ;
; -1.945 ; write_ram_address[5] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.373      ;
; -1.944 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.372      ;
; -1.910 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.319     ; 2.592      ;
; -1.888 ; write_ram_address[6] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.316      ;
; -1.880 ; write_ram_address[4] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.308      ;
; -1.879 ; write_ram_address[2] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.307      ;
; -1.878 ; write_ram_address[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.306      ;
; -1.863 ; write_ram_address[4] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.291      ;
; -1.863 ; write_ram_address[2] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.291      ;
; -1.862 ; write_ram_address[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.290      ;
; -1.861 ; write_ram_address[6] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.289      ;
; -1.829 ; write_ram_address[5] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.257      ;
; -1.828 ; write_ram_address[3] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.256      ;
; -1.816 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.756      ;
; -1.816 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.745      ;
; -1.816 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.745      ;
; -1.812 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.072     ; 2.741      ;
; -1.805 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.319     ; 2.487      ;
; -1.802 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.802 ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.802 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.802 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.802 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.802 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.057     ; 2.746      ;
; -1.800 ; write_ram_address[1] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.228      ;
; -1.799 ; write_ram_address[5] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.227      ;
; -1.798 ; write_ram_address[3] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.226      ;
; -1.793 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 2.716      ;
; -1.793 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.078     ; 2.716      ;
; -1.742 ; write_ram_address[6] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.170      ;
; -1.734 ; write_ram_address[4] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.162      ;
; -1.733 ; write_ram_address[2] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.573     ; 2.161      ;
; -1.728 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.668      ;
; -1.728 ; ram_process_count[0] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.668      ;
; -1.728 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.061     ; 2.668      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.232 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.359      ;
; -3.157 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.284      ;
; -3.132 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.098      ; 4.268      ;
; -3.124 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 4.256      ;
; -3.116 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.100      ; 4.254      ;
; -3.096 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.223      ;
; -3.096 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.223      ;
; -3.094 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 4.228      ;
; -3.082 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 4.219      ;
; -3.071 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.098      ; 4.207      ;
; -3.040 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.167      ;
; -3.017 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 4.141      ;
; -3.001 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 4.133      ;
; -2.999 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 4.133      ;
; -2.997 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.092      ; 4.127      ;
; -2.980 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.100      ; 4.118      ;
; -2.963 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.098      ; 4.099      ;
; -2.958 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 4.092      ;
; -2.946 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 4.083      ;
; -2.918 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 4.040      ;
; -2.909 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.076      ; 4.023      ;
; -2.904 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 4.031      ;
; -2.890 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.079      ; 4.007      ;
; -2.888 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.082      ; 4.008      ;
; -2.883 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.090      ; 4.011      ;
; -2.878 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 4.001      ;
; -2.873 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.080      ; 3.991      ;
; -2.844 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.968      ;
; -2.843 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 3.980      ;
; -2.841 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.087      ; 3.966      ;
; -2.839 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.965      ;
; -2.839 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.972      ;
; -2.825 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.947      ;
; -2.824 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.092      ; 3.954      ;
; -2.822 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.090      ; 3.950      ;
; -2.812 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 3.949      ;
; -2.788 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 3.922      ;
; -2.786 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.076      ; 3.900      ;
; -2.780 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.087      ; 3.905      ;
; -2.778 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 3.910      ;
; -2.778 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.911      ;
; -2.774 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.081      ; 3.893      ;
; -2.772 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.905      ;
; -2.771 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.904      ;
; -2.761 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 3.893      ;
; -2.754 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.876      ;
; -2.754 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.079      ; 3.871      ;
; -2.752 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.082      ; 3.872      ;
; -2.750 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.093      ; 3.881      ;
; -2.749 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 3.883      ;
; -2.743 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.865      ;
; -2.727 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.854      ;
; -2.726 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.093      ; 3.857      ;
; -2.718 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.840      ;
; -2.716 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.839      ;
; -2.715 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.841      ;
; -2.714 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.097      ; 3.849      ;
; -2.713 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.092      ; 3.843      ;
; -2.713 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.081      ; 3.832      ;
; -2.710 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.097      ; 3.845      ;
; -2.705 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.093      ; 3.836      ;
; -2.703 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.091      ; 3.832      ;
; -2.703 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.087      ; 3.828      ;
; -2.703 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.097      ; 3.838      ;
; -2.703 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.829      ;
; -2.700 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.823      ;
; -2.693 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.815      ;
; -2.689 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.813      ;
; -2.689 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.093      ; 3.820      ;
; -2.684 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.811      ;
; -2.682 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.809      ;
; -2.681 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.807      ;
; -2.678 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.801      ;
; -2.677 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.804      ;
; -2.676 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 3.810      ;
; -2.673 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.080      ; 3.791      ;
; -2.667 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.789      ;
; -2.665 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.093      ; 3.796      ;
; -2.663 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 3.797      ;
; -2.655 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 3.787      ;
; -2.654 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.778      ;
; -2.649 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.782      ;
; -2.641 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.098      ; 3.777      ;
; -2.638 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.094      ; 3.770      ;
; -2.625 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 3.747      ;
; -2.622 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.748      ;
; -2.622 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 3.759      ;
; -2.619 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.743      ;
; -2.611 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.735      ;
; -2.610 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.087      ; 3.735      ;
; -2.609 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.092      ; 3.739      ;
; -2.602 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 3.736      ;
; -2.596 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.086      ; 3.720      ;
; -2.592 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 3.718      ;
; -2.591 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.718      ;
; -2.587 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.097      ; 3.722      ;
; -2.584 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.087      ; 3.709      ;
; -2.580 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.703      ;
; -2.575 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.089      ; 3.702      ;
; -2.571 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.704      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.495      ; 4.463      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.457      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.457      ;
; -2.413 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.495      ; 4.456      ;
; -2.413 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.450      ;
; -2.413 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.450      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.435      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.487      ; 4.429      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.487      ; 4.429      ;
; -2.365 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.491      ; 4.404      ;
; -2.365 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.485      ; 4.398      ;
; -2.365 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.485      ; 4.398      ;
; -2.354 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.391      ;
; -2.354 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.385      ;
; -2.354 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.385      ;
; -2.279 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.477      ; 4.304      ;
; -2.279 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.298      ;
; -2.279 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.298      ;
; -2.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.298      ;
; -2.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.292      ;
; -2.261 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.292      ;
; -2.258 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.499      ; 4.305      ;
; -2.258 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.299      ;
; -2.258 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.299      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.494      ; 4.297      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.488      ; 4.291      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.488      ; 4.291      ;
; -2.231 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.495      ; 4.274      ;
; -2.231 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.268      ;
; -2.231 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.268      ;
; -2.219 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.249      ;
; -2.219 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.249      ;
; -2.218 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.488      ; 4.254      ;
; -2.200 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.485      ; 4.233      ;
; -2.200 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.485      ; 4.233      ;
; -2.199 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.491      ; 4.238      ;
; -2.194 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.477      ; 4.219      ;
; -2.194 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.213      ;
; -2.194 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.213      ;
; -2.188 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.219      ;
; -2.188 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.219      ;
; -2.187 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.490      ; 4.225      ;
; -2.187 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.219      ;
; -2.187 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.219      ;
; -2.187 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.224      ;
; -2.179 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.495      ; 4.222      ;
; -2.179 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.216      ;
; -2.179 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.216      ;
; -2.177 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.473      ; 4.198      ;
; -2.177 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.473      ; 4.198      ;
; -2.176 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.479      ; 4.203      ;
; -2.160 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.192      ;
; -2.160 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.478      ; 4.186      ;
; -2.160 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.478      ; 4.186      ;
; -2.153 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.194      ;
; -2.153 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.487      ; 4.188      ;
; -2.153 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.487      ; 4.188      ;
; -2.146 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.496      ; 4.190      ;
; -2.146 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.490      ; 4.184      ;
; -2.146 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.490      ; 4.184      ;
; -2.145 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.490      ; 4.183      ;
; -2.145 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.177      ;
; -2.145 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.177      ;
; -2.136 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.489      ; 4.173      ;
; -2.136 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.167      ;
; -2.136 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.167      ;
; -2.135 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.498      ; 4.181      ;
; -2.135 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.492      ; 4.175      ;
; -2.135 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.492      ; 4.175      ;
; -2.130 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.492      ; 4.170      ;
; -2.130 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.486      ; 4.164      ;
; -2.130 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.486      ; 4.164      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.484      ; 4.150      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.478      ; 4.144      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.478      ; 4.144      ;
; -2.116 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.487      ; 4.151      ;
; -2.116 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.481      ; 4.145      ;
; -2.116 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.481      ; 4.145      ;
; -2.111 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.500      ; 4.159      ;
; -2.111 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.494      ; 4.153      ;
; -2.111 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.494      ; 4.153      ;
; -2.100 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.479      ; 4.127      ;
; -2.100 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.473      ; 4.121      ;
; -2.100 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.473      ; 4.121      ;
; -2.099 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.488      ; 4.135      ;
; -2.099 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.129      ;
; -2.099 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.129      ;
; -2.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.477      ; 4.122      ;
; -2.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.116      ;
; -2.097 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.471      ; 4.116      ;
; -2.089 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.483      ; 4.120      ;
; -2.089 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.477      ; 4.114      ;
; -2.089 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.477      ; 4.114      ;
; -2.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.118      ;
; -2.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.482      ; 4.118      ;
; -2.087 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.499      ; 4.134      ;
; -2.087 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.128      ;
; -2.087 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.493      ; 4.128      ;
; -2.087 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.488      ; 4.123      ;
; -2.082 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.475      ; 4.105      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.656 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.577      ;
; -1.560 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.481      ;
; -1.543 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.464      ;
; -1.541 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.462      ;
; -1.513 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.434      ;
; -1.510 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.431      ;
; -1.482 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.403      ;
; -1.480 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.401      ;
; -1.414 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.335      ;
; -1.397 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.318      ;
; -1.395 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.395 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.367 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.288      ;
; -1.367 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.288      ;
; -1.364 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.285      ;
; -1.340 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.261      ;
; -1.336 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.257      ;
; -1.334 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.255      ;
; -1.306 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.227      ;
; -1.268 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.189      ;
; -1.251 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.172      ;
; -1.249 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.249 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.242 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.163      ;
; -1.225 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.146      ;
; -1.221 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.142      ;
; -1.221 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.142      ;
; -1.218 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.139      ;
; -1.194 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.194 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.190 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.111      ;
; -1.188 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.109      ;
; -1.164 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.085      ;
; -1.160 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.081      ;
; -1.122 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.043      ;
; -1.105 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.026      ;
; -1.103 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.096 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.096 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.094 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.015      ;
; -1.079 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.000      ;
; -1.079 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.000      ;
; -1.075 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.996      ;
; -1.075 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.996      ;
; -1.072 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.993      ;
; -1.048 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.048 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.044 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.965      ;
; -1.042 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.963      ;
; -1.018 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.018 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.014 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.935      ;
; -0.976 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.897      ;
; -0.959 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.880      ;
; -0.958 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.957 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.950 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.950 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.933 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.854      ;
; -0.933 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.854      ;
; -0.930 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.929 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.850      ;
; -0.929 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.850      ;
; -0.395 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.316      ;
; -0.391 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.312      ;
; -0.374 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.295      ;
; -0.373 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.373 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.373 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.365 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.365 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.349 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.349 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.346 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.267      ;
; -0.175 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.096      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.283 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 0.764      ;
; 0.199  ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.474      ; 0.746      ;
; 0.436  ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.453  ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465  ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467  ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467  ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.505  ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.511  ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511  ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.513  ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.537  ; \process_7:count[0]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.538  ; \process_7:count[0]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.541  ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.559  ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.699  ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.990      ;
; 0.711  ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.032      ;
; 0.715  ; old_freq[8]                       ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.006      ;
; 0.716  ; old_amp[2]                        ; amp_adder_input[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.037      ;
; 0.718  ; old_amp[5]                        ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.039      ;
; 0.720  ; old_amp[7]                        ; amp_adder_input[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.603      ; 1.535      ;
; 0.724  ; old_freq[23]                      ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725  ; old_freq[29]                      ; adder_input[29]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726  ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.728  ; old_freq[21]                      ; adder_input[21]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.733  ; adder_input[3]                    ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.518      ;
; 0.737  ; old_freq[40]                      ; main_frequency_var[40]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.739  ; old_freq[34]                      ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739  ; old_freq[40]                      ; adder_input[40]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740  ; main_frequency[24]                ; comparer_dataa[24]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.061      ;
; 0.742  ; sub_count[3]                      ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.054      ;
; 0.742  ; adder_input[4]                    ; comparer_dataa2[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.527      ;
; 0.743  ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743  ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.744  ; old_amp[4]                        ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.065      ;
; 0.744  ; old_freq[14]                      ; main_frequency_var[14]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745  ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; old_freq[14]                      ; adder_input[14]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746  ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.746  ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.067      ;
; 0.747  ; old_amp[3]                        ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.068      ;
; 0.751  ; adder_input[0]                    ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.536      ;
; 0.755  ; main_amplitude_var[9]             ; main_amplitude[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.544      ;
; 0.757  ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.078      ;
; 0.763  ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764  ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; \process_5:sub_count[0]           ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[9]                      ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; adder_input[32]                   ; comparer_dataa2[32]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.550      ;
; 0.765  ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.550      ;
; 0.765  ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766  ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; \process_5:sub_count[0]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.079      ;
; 0.767  ; sub_count[8]                      ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[10]                     ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[12]                     ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; \process_7:count[2]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767  ; adder_input[40]                   ; comparer_dataa2[40]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.596      ; 1.575      ;
; 0.767  ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768  ; adder_input[2]                    ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.553      ;
; 0.768  ; \process_5:main_frequency_var[57] ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.769  ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.770  ; main_frequency_var[20]            ; main_frequency[20]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 1.571      ;
; 0.779  ; adder_input[46]                   ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.596      ; 1.587      ;
; 0.780  ; \process_7:count[1]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.784  ; \process_7:count[1]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                       ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.448 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.098      ; 0.758      ;
; 0.455 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.758      ;
; 0.509 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.801      ;
; 0.672 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.709      ; 3.874      ;
; 0.693 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 0.983      ;
; 0.743 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.054      ;
; 0.744 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.055      ;
; 0.744 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.055      ;
; 0.746 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.057      ;
; 0.746 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.057      ;
; 0.747 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.058      ;
; 0.759 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.049      ;
; 0.763 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.080      ;
; 0.777 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.086      ; 1.075      ;
; 0.778 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.068      ;
; 0.807 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.097      ;
; 0.825 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.115      ;
; 0.878 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.169      ;
; 0.928 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.709      ; 3.630      ;
; 0.939 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.083      ; 1.234      ;
; 0.948 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.104      ; 1.264      ;
; 0.970 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.083      ; 1.265      ;
; 0.972 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.083      ; 1.267      ;
; 1.000 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system      ; clk_system  ; 0.000        ; 0.083      ; 1.295      ;
; 1.010 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.300      ;
; 1.014 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.304      ;
; 1.053 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.343      ;
; 1.064 ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.086      ; 1.362      ;
; 1.067 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.357      ;
; 1.082 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.372      ;
; 1.091 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.381      ;
; 1.098 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.409      ;
; 1.098 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.409      ;
; 1.099 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.410      ;
; 1.107 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.418      ;
; 1.107 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.418      ;
; 1.108 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.419      ;
; 1.116 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.427      ;
; 1.116 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.427      ;
; 1.117 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.428      ;
; 1.118 ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.411      ;
; 1.128 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.420      ;
; 1.137 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.429      ;
; 1.184 ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.474      ;
; 1.185 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.395     ; 1.002      ;
; 1.224 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.514      ;
; 1.229 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.540      ;
; 1.229 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.540      ;
; 1.231 ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.521      ;
; 1.232 ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.522      ;
; 1.238 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.549      ;
; 1.238 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.549      ;
; 1.246 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.061      ; 1.519      ;
; 1.247 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.558      ;
; 1.247 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.558      ;
; 1.249 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.540      ;
; 1.250 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.540      ;
; 1.256 ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.567      ;
; 1.256 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.567      ;
; 1.258 ; write_ram_address[11] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; write_ram_address[9]  ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.551      ;
; 1.268 ; write_ram_address[10] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.560      ;
; 1.268 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.560      ;
; 1.277 ; write_ram_address[10] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; write_ram_address[8]  ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.569      ;
; 1.284 ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.605      ;
; 1.304 ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.625      ;
; 1.305 ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.595      ;
; 1.322 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.643      ;
; 1.323 ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.109      ; 1.644      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.464 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.779      ; 2.017      ;
; 0.468 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.802      ; 2.044      ;
; 0.474 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.807      ; 2.055      ;
; 0.493 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.790      ; 2.057      ;
; 0.494 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.812      ; 2.080      ;
; 0.531 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.782      ; 2.087      ;
; 0.538 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.776      ; 2.088      ;
; 0.539 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.777      ; 2.090      ;
; 0.558 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.795      ; 2.127      ;
; 0.559 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.786      ; 2.119      ;
; 0.560 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.125      ;
; 0.563 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.785      ; 2.122      ;
; 0.566 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.775      ; 2.115      ;
; 0.571 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.802      ; 2.147      ;
; 0.578 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.784      ; 2.136      ;
; 0.589 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.788      ; 2.151      ;
; 0.590 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.781      ; 2.145      ;
; 0.592 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.798      ; 2.164      ;
; 0.597 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.803      ; 2.174      ;
; 0.604 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.172      ;
; 0.612 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.789      ; 2.175      ;
; 0.614 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.808      ; 2.196      ;
; 0.621 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.798      ; 2.193      ;
; 0.623 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.795      ; 2.192      ;
; 0.623 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.803      ; 2.200      ;
; 0.631 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.789      ; 2.194      ;
; 0.632 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.806      ; 2.212      ;
; 0.633 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.201      ;
; 0.633 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.787      ; 2.194      ;
; 0.634 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.803      ; 2.211      ;
; 0.635 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.812      ; 2.221      ;
; 0.635 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.792      ; 2.201      ;
; 0.637 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.804      ; 2.215      ;
; 0.639 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.795      ; 2.208      ;
; 0.641 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.812      ; 2.227      ;
; 0.644 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.212      ;
; 0.646 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.802      ; 2.222      ;
; 0.654 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.793      ; 2.221      ;
; 0.658 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.793      ; 2.225      ;
; 0.659 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.227      ;
; 0.664 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.786      ; 2.224      ;
; 0.665 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.785      ; 2.224      ;
; 0.665 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.785      ; 2.224      ;
; 0.667 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.780      ; 2.221      ;
; 0.674 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.796      ; 2.244      ;
; 0.676 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.788      ; 2.238      ;
; 0.676 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.784      ; 2.234      ;
; 0.677 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.789      ; 2.240      ;
; 0.677 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.784      ; 2.235      ;
; 0.677 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.788      ; 2.239      ;
; 0.677 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.786      ; 2.237      ;
; 0.680 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.802      ; 2.256      ;
; 0.681 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.246      ;
; 0.683 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.797      ; 2.254      ;
; 0.686 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.806      ; 2.266      ;
; 0.687 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.786      ; 2.247      ;
; 0.688 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.786      ; 2.248      ;
; 0.690 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.781      ; 2.245      ;
; 0.692 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.257      ;
; 0.695 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.797      ; 2.266      ;
; 0.696 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.814      ; 2.284      ;
; 0.697 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.808      ; 2.279      ;
; 0.698 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.266      ;
; 0.698 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.263      ;
; 0.701 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.811      ; 2.286      ;
; 0.703 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.781      ; 2.258      ;
; 0.704 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.793      ; 2.271      ;
; 0.705 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.793      ; 2.272      ;
; 0.705 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.797      ; 2.276      ;
; 0.707 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.781      ; 2.262      ;
; 0.710 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.803      ; 2.287      ;
; 0.710 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.797      ; 2.281      ;
; 0.713 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.798      ; 2.285      ;
; 0.717 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.785      ; 2.276      ;
; 0.719 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.792      ; 2.285      ;
; 0.720 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.792      ; 2.286      ;
; 0.720 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.805      ; 2.299      ;
; 0.721 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.787      ; 2.282      ;
; 0.721 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.289      ;
; 0.722 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.789      ; 2.285      ;
; 0.722 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.810      ; 2.306      ;
; 0.728 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.788      ; 2.290      ;
; 0.732 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.811      ; 2.317      ;
; 0.736 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.795      ; 2.305      ;
; 0.743 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.311      ;
; 0.747 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.795      ; 2.316      ;
; 0.748 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.793      ; 2.315      ;
; 0.749 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.794      ; 2.317      ;
; 0.752 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.782      ; 2.308      ;
; 0.759 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.790      ; 2.323      ;
; 0.761 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.804      ; 2.339      ;
; 0.767 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.797      ; 2.338      ;
; 0.770 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.806      ; 2.350      ;
; 0.773 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.782      ; 2.329      ;
; 0.774 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.803      ; 2.351      ;
; 0.775 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.340      ;
; 0.777 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.791      ; 2.342      ;
; 0.777 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.806      ; 2.357      ;
; 0.778 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.781      ; 2.333      ;
; 0.779 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.790      ; 2.343      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.724 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.016      ;
; 0.763 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.788 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.080      ;
; 0.797 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.089      ;
; 0.810 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.102      ;
; 1.118 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.142 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.434      ;
; 1.151 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.443      ;
; 1.153 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.445      ;
; 1.162 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.454      ;
; 1.249 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.268 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.273 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.282 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.574      ;
; 1.293 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.585      ;
; 1.302 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.594      ;
; 1.389 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.682      ;
; 1.398 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.399 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.691      ;
; 1.405 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.697      ;
; 1.406 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.408 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.700      ;
; 1.413 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.705      ;
; 1.414 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.706      ;
; 1.415 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.417 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.709      ;
; 1.422 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.714      ;
; 1.433 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.725      ;
; 1.442 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.734      ;
; 1.529 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.545 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.837      ;
; 1.546 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.553 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.845      ;
; 1.554 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.846      ;
; 1.555 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.562 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.854      ;
; 1.573 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.865      ;
; 1.582 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.874      ;
; 1.685 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.977      ;
; 1.693 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.985      ;
; 1.694 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.986      ;
; 1.702 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.994      ;
; 1.713 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.005      ;
; 1.722 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.014      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                           ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.624 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.222      ;
; 0.845 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.455      ;
; 0.911 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.521      ;
; 0.938 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.532      ;
; 0.944 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.542      ;
; 0.960 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.558      ;
; 0.970 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.570      ;
; 0.974 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.575      ;
; 0.980 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.581      ;
; 0.983 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.581      ;
; 0.985 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.586      ;
; 0.986 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.588      ;
; 0.987 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.582      ;
; 0.987 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.581      ;
; 0.992 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.594      ;
; 0.996 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.591      ;
; 0.996 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.596      ;
; 0.996 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.594      ;
; 0.997 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.598      ;
; 1.002 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.602      ;
; 1.004 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.605      ;
; 1.004 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.598      ;
; 1.004 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.606      ;
; 1.006 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.601      ;
; 1.007 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.605      ;
; 1.009 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.607      ;
; 1.010 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.610      ;
; 1.010 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.612      ;
; 1.011 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.605      ;
; 1.014 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.609      ;
; 1.022 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.616      ;
; 1.033 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.628      ;
; 1.048 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.650      ;
; 1.056 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.658      ;
; 1.075 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.677      ;
; 1.131 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.741      ;
; 1.184 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.323      ; 1.791      ;
; 1.191 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.793      ;
; 1.211 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.328      ; 1.823      ;
; 1.213 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.811      ;
; 1.227 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.837      ;
; 1.229 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.824      ;
; 1.229 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.323      ; 1.836      ;
; 1.237 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.831      ;
; 1.247 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.845      ;
; 1.251 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.324      ; 1.859      ;
; 1.261 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.861      ;
; 1.266 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.869      ;
; 1.269 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.867      ;
; 1.273 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.873      ;
; 1.282 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.320      ; 1.886      ;
; 1.287 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.881      ;
; 1.288 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.883      ;
; 1.297 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.895      ;
; 1.298 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.901      ;
; 1.298 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.899      ;
; 1.304 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.904      ;
; 1.305 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.903      ;
; 1.309 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.911      ;
; 1.310 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.317      ; 1.911      ;
; 1.313 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.911      ;
; 1.314 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.324      ; 1.922      ;
; 1.314 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.912      ;
; 1.320 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.920      ;
; 1.322 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.922      ;
; 1.323 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.923      ;
; 1.325 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.311      ; 1.920      ;
; 1.329 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.322      ; 1.935      ;
; 1.332 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.942      ;
; 1.333 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.936      ;
; 1.335 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.933      ;
; 1.336 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.946      ;
; 1.337 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.940      ;
; 1.340 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.320      ; 1.944      ;
; 1.341 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.939      ;
; 1.352 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 1.952      ;
; 1.355 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.325      ; 1.964      ;
; 1.359 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.314      ; 1.957      ;
; 1.360 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.963      ;
; 1.362 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 1.965      ;
; 1.362 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.972      ;
; 1.365 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.975      ;
; 1.368 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.310      ; 1.962      ;
; 1.370 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.972      ;
; 1.375 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 1.985      ;
; 1.378 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.318      ; 1.980      ;
; 1.389 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.320      ; 1.993      ;
; 1.392 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.002      ;
; 1.399 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.009      ;
; 1.407 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.017      ;
; 1.415 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.025      ;
; 1.420 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.322      ; 2.026      ;
; 1.420 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.030      ;
; 1.423 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.316      ; 2.023      ;
; 1.427 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.319      ; 2.030      ;
; 1.437 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.328      ; 2.049      ;
; 1.443 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.053      ;
; 1.444 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.327      ; 2.055      ;
; 1.444 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.326      ; 2.054      ;
; 1.446 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.320      ; 2.050      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[4]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[5]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[6]  ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.390  ; 0.578        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.766 ; 3.954        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.766 ; 3.954        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.766 ; 3.954        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[12] ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[13] ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_input[28]         ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_input[36]         ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[62]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[63]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[44]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[45]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[47]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[62]      ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[63]      ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[3]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[40]      ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[4]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[5]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[6]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[7]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[6]       ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[0]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[11]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[16]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[17]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[1]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[2]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[35]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[36]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[47]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[4]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[54]            ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[5]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[6]             ;
; 15.662 ; 15.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[7]             ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_input[18]         ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[12]      ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[33]      ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[50]      ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[51]      ;
; 15.663 ; 15.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[55]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[32]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[36]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[37]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[39]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[45]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[53]      ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[16]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[26]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[32]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[33]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[36]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[37]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[39]  ;
; 15.664 ; 15.884       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[45]  ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[16]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[17]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[18]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[20]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[22]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[23]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[28]     ;
; 15.665 ; 15.885       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[45]     ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[30]      ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[31]      ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[30]            ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[56]            ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[57]            ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[58]            ;
; 15.666 ; 15.886       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[62]            ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[27]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[29]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[31]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[33]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[35]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[38]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[39]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[40]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[42]          ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[2]  ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[3]  ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[4]  ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[5]  ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[16]      ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[17]      ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[32]      ;
; 15.667 ; 15.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[33]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[38]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[39]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[41]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[42]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[43]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[44]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[45]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[46]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[47]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[49]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[50]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[56]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[57]      ;
; 15.668 ; 15.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[60]      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 3.133 ; 3.447 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 3.133 ; 3.447 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.773 ; 7.169 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 6.394 ; 6.757 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 6.773 ; 7.169 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 6.225 ; 6.562 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 6.508 ; 6.840 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.692 ; 7.102 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 2.064 ; 2.342 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 2.424 ; 2.727 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 2.238 ; 2.532 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 2.256 ; 2.552 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.390 ; 2.670 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 1.888 ; 2.126 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 1.512 ; 1.775 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 2.213 ; 2.488 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.019 ; 2.301 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 2.043 ; 2.400 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.476 ; 2.787 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.756 ; 3.080 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.050 ; 2.379 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.665 ; 3.061 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.908 ; 3.322 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.832 ; 3.152 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 5.296 ; 5.530 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.858 ; 6.341 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.692 ; 7.102 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 6.248 ; 6.640 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 6.184 ; 6.549 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.318 ; 6.680 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 8.029 ; 8.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 8.029 ; 8.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -2.607 ; -2.897 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -2.607 ; -2.897 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -4.192 ; -4.507 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -4.381 ; -4.776 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.811 ; -5.065 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -4.192 ; -4.507 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -4.437 ; -4.742 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.991 ; -1.231 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.560 ; -1.815 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.922 ; -2.212 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.727 ; -1.997 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.761 ; -2.045 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.874 ; -2.130 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.352 ; -1.568 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.991 ; -1.231 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -1.719 ; -1.983 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.494 ; -1.764 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -1.496 ; -1.830 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.955 ; -2.242 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -2.225 ; -2.523 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -1.542 ; -1.849 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -2.149 ; -2.532 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -2.383 ; -2.783 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -2.294 ; -2.592 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -2.205 ; -2.568 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -2.281 ; -2.635 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -4.661 ; -5.022 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -4.244 ; -4.617 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -4.148 ; -4.542 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -4.254 ; -4.583 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -4.924 ; -5.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -4.924 ; -5.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.224  ; 8.000 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.905  ; 7.673 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.289 ; 9.786 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.289 ; 9.786 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.927  ; 7.666 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.529  ; 7.419 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.927  ; 7.666 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 8.657  ; 7.975 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.291  ; 7.729 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.313  ; 6.066 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 7.156  ; 6.881 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.969  ; 5.833 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.811  ; 6.509 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.183  ; 6.083 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 6.353  ; 6.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.269  ; 5.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.861  ; 5.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.132  ; 5.865 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 6.134  ; 5.812 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 8.657  ; 7.975 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.195  ; 4.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.547  ; 5.315 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.740  ; 7.213 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.282  ; 5.107 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.808  ; 4.950 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 6.840  ; 6.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 6.309  ; 5.972 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.091  ; 5.844 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.570  ; 5.390 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.635  ; 5.403 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.064  ; 5.840 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.236  ; 5.072 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.498  ; 5.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.904  ; 5.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.934  ; 5.704 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.213  ; 5.009 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.659  ; 5.504 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.998  ; 5.783 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 6.083  ; 5.832 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.569  ; 6.325 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.177  ; 5.935 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.394  ; 6.152 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 6.682  ; 6.405 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.629  ; 6.354 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 6.014  ; 5.821 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.840  ; 6.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 6.816  ; 6.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.361  ; 6.122 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.901 ; 7.681 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.595 ; 7.367 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.973 ; 9.471 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.973 ; 9.471 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.234 ; 7.124 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.234 ; 7.124 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.617 ; 7.361 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.530 ; 4.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.591 ; 7.033 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.603 ; 5.361 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 6.412 ; 6.143 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.273 ; 5.137 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.081 ; 5.787 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.477 ; 5.376 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.636 ; 5.474 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.560 ; 5.278 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.169 ; 4.947 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.429 ; 5.167 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.425 ; 5.111 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.936 ; 7.263 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.530 ; 4.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.868 ; 4.641 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.056 ; 6.531 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.612 ; 4.440 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.152 ; 4.293 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.546 ; 4.346 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.599 ; 5.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.389 ; 5.147 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.882 ; 4.706 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 4.951 ; 4.723 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.363 ; 5.143 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.569 ; 4.406 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 4.820 ; 4.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.209 ; 4.981 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.238 ; 5.013 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 4.546 ; 4.346 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.974 ; 4.821 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.299 ; 5.088 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.382 ; 5.135 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.849 ; 5.610 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.471 ; 5.234 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.679 ; 5.443 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.956 ; 5.685 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.905 ; 5.636 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.315 ; 5.125 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.108 ; 5.796 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 6.085 ; 5.767 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.648 ; 5.414 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.360 ; 10.190 ; 10.723 ; 10.553 ;
; add_in[0]      ; dds_bus_out[1] ; 10.406 ; 10.236 ; 10.769 ; 10.599 ;
; add_in[0]      ; tx_enable[0]   ; 10.911 ; 10.607 ; 11.274 ; 11.013 ;
; add_in[0]      ; tx_enable[1]   ; 10.381 ; 10.140 ; 10.744 ; 10.546 ;
; add_in[1]      ; dds_bus_out[0] ; 10.768 ; 10.598 ; 11.135 ; 10.965 ;
; add_in[1]      ; dds_bus_out[1] ; 10.785 ; 10.615 ; 11.181 ; 11.011 ;
; add_in[1]      ; tx_enable[0]   ; 11.290 ; 11.090 ; 11.686 ; 11.336 ;
; add_in[1]      ; tx_enable[1]   ; 10.760 ; 10.623 ; 11.156 ; 10.869 ;
; add_in[2]      ; dds_bus_out[0] ; 10.505 ; 10.335 ; 10.842 ; 10.672 ;
; add_in[2]      ; dds_bus_out[1] ; 10.551 ; 10.381 ; 10.888 ; 10.718 ;
; add_in[2]      ; tx_enable[0]   ; 11.056 ; 10.740 ; 11.393 ; 11.070 ;
; add_in[2]      ; tx_enable[1]   ; 10.526 ; 10.273 ; 10.863 ; 10.603 ;
; add_in[3]      ; dds_bus_out[0] ; 10.788 ; 10.618 ; 11.120 ; 10.950 ;
; add_in[3]      ; dds_bus_out[1] ; 10.834 ; 10.664 ; 11.166 ; 10.996 ;
; add_in[3]      ; tx_enable[0]   ; 11.339 ; 11.083 ; 11.671 ; 11.393 ;
; add_in[3]      ; tx_enable[1]   ; 10.809 ; 10.616 ; 11.141 ; 10.926 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 10.658 ; 10.488 ; 11.068 ; 10.898 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 10.704 ; 10.534 ; 11.114 ; 10.944 ;
; dds_bus_in[28] ; tx_enable[0]   ; 11.209 ; 10.961 ; 11.619 ; 11.292 ;
; dds_bus_in[28] ; tx_enable[1]   ; 10.679 ; 10.494 ; 11.089 ; 10.825 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 10.214 ; 10.044 ; 10.606 ; 10.436 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 10.260 ; 10.090 ; 10.652 ; 10.482 ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.765 ; 10.461 ; 11.157 ; 10.846 ;
; dds_bus_in[29] ; tx_enable[1]   ; 10.235 ; 9.994  ; 10.627 ; 10.379 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.464 ; 10.294 ; 10.829 ; 10.659 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.510 ; 10.340 ; 10.875 ; 10.705 ;
; dds_bus_in[30] ; tx_enable[0]   ; 11.015 ; 10.699 ; 11.380 ; 11.107 ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.485 ; 10.232 ; 10.850 ; 10.640 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 10.598 ; 10.428 ; 10.960 ; 10.790 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 10.644 ; 10.474 ; 11.006 ; 10.836 ;
; dds_bus_in[31] ; tx_enable[0]   ; 11.149 ; 10.890 ; 11.511 ; 11.233 ;
; dds_bus_in[31] ; tx_enable[1]   ; 10.619 ; 10.423 ; 10.981 ; 10.766 ;
+----------------+----------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 9.874  ; 9.704  ; 10.269 ; 10.099 ;
; add_in[0]      ; dds_bus_out[1] ; 9.874  ; 9.704  ; 10.269 ; 10.099 ;
; add_in[0]      ; tx_enable[0]   ; 10.503 ; 10.207 ; 10.857 ; 10.602 ;
; add_in[0]      ; tx_enable[1]   ; 9.994  ; 9.759  ; 10.348 ; 10.154 ;
; add_in[1]      ; dds_bus_out[0] ; 10.294 ; 10.124 ; 10.558 ; 10.388 ;
; add_in[1]      ; dds_bus_out[1] ; 10.337 ; 10.167 ; 10.558 ; 10.388 ;
; add_in[1]      ; tx_enable[0]   ; 10.852 ; 10.670 ; 11.248 ; 10.891 ;
; add_in[1]      ; tx_enable[1]   ; 10.343 ; 10.222 ; 10.739 ; 10.443 ;
; add_in[2]      ; dds_bus_out[0] ; 9.942  ; 9.772  ; 10.257 ; 10.087 ;
; add_in[2]      ; dds_bus_out[1] ; 9.942  ; 9.772  ; 10.257 ; 10.087 ;
; add_in[2]      ; tx_enable[0]   ; 10.589 ; 10.275 ; 10.912 ; 10.590 ;
; add_in[2]      ; tx_enable[1]   ; 10.080 ; 9.827  ; 10.403 ; 10.142 ;
; add_in[3]      ; dds_bus_out[0] ; 10.187 ; 10.017 ; 10.492 ; 10.322 ;
; add_in[3]      ; dds_bus_out[1] ; 10.187 ; 10.017 ; 10.492 ; 10.322 ;
; add_in[3]      ; tx_enable[0]   ; 10.800 ; 10.520 ; 11.118 ; 10.825 ;
; add_in[3]      ; tx_enable[1]   ; 10.291 ; 10.072 ; 10.609 ; 10.377 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 10.154 ; 9.984  ; 10.515 ; 10.345 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 10.154 ; 9.984  ; 10.515 ; 10.345 ;
; dds_bus_in[28] ; tx_enable[0]   ; 10.728 ; 10.487 ; 11.168 ; 10.848 ;
; dds_bus_in[28] ; tx_enable[1]   ; 10.219 ; 10.039 ; 10.659 ; 10.400 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.737  ; 9.567  ; 10.110 ; 9.940  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.737  ; 9.567  ; 10.110 ; 9.940  ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.366 ; 10.070 ; 10.747 ; 10.443 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.857  ; 9.622  ; 10.238 ; 9.995  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.898  ; 9.728  ; 10.292 ; 10.122 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.898  ; 9.728  ; 10.292 ; 10.122 ;
; dds_bus_in[30] ; tx_enable[0]   ; 10.545 ; 10.231 ; 10.898 ; 10.625 ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.036 ; 9.783  ; 10.389 ; 10.177 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 10.004 ; 9.834  ; 10.333 ; 10.163 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 10.004 ; 9.834  ; 10.333 ; 10.163 ;
; dds_bus_in[31] ; tx_enable[0]   ; 10.611 ; 10.337 ; 10.963 ; 10.666 ;
; dds_bus_in[31] ; tx_enable[1]   ; 10.102 ; 9.889  ; 10.454 ; 10.218 ;
+----------------+----------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 53.94 MHz  ; 53.94 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 252.84 MHz ; 252.84 MHz      ; clk_system                                      ;                                                ;
; 422.65 MHz ; 402.09 MHz      ; dds_step_to_next_freq_sampled                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -5.034 ; -2871.416     ;
; clk_dds                                         ; -2.990 ; -159.185      ;
; clk_system                                      ; -2.955 ; -93.326       ;
; dds_ram_wrclock                                 ; -2.280 ; -351.379      ;
; dds_step_to_next_freq_sampled                   ; -1.366 ; -11.010       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.369 ; -0.369        ;
; clk_system                                      ; 0.399  ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.418  ; 0.000         ;
; dds_ram_wrclock                                 ; 0.495  ; 0.000         ;
; clk_dds                                         ; 0.591  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -3.201 ; -614.592      ;
; clk_system                                      ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                   ; -1.487 ; -17.844       ;
; clk_dds                                         ; 3.640  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.631 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -5.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.708     ; 10.278     ;
; -5.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.708     ; 10.277     ;
; -5.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.708     ; 10.272     ;
; -5.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.711     ; 10.264     ;
; -5.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.711     ; 10.263     ;
; -5.017 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.711     ; 10.258     ;
; -5.013 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.243     ;
; -4.995 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.718     ; 10.229     ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.718     ; 10.228     ;
; -4.989 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.718     ; 10.223     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.729     ; 10.210     ;
; -4.983 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.211     ;
; -4.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.735     ; 10.188     ;
; -4.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.735     ; 10.188     ;
; -4.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.735     ; 10.188     ;
; -4.970 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.199     ;
; -4.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.714     ; 10.204     ;
; -4.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.714     ; 10.203     ;
; -4.960 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.714     ; 10.198     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[24]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[25]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[31]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[37]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[41]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[42]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.174     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.166     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.159     ;
; -4.940 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.167     ;
; -4.936 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.165     ;
; -4.928 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.144     ;
; -4.928 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.144     ;
; -4.928 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.144     ;
; -4.925 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[40]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.155     ;
; -4.925 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[52]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.155     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.730     ; 10.132     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[56] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[58] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[59] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[61] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[63] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[62] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.910 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; ramping_flag           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 10.128     ;
; -4.906 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.725     ; 10.133     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[24]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[25]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[31]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[37]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[41]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[42]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 10.130     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.737     ; 10.115     ;
; -4.894 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.110     ;
; -4.894 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.110     ;
; -4.894 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.736     ; 10.110     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[15] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[38] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[40] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[42] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[43] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[46] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[47] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.722     ; 10.115     ;
; -4.882 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[40]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.111     ;
; -4.882 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[52]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.723     ; 10.111     ;
; -4.869 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.728     ; 10.093     ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.990 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.066      ; 4.085      ;
; -2.920 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 4.017      ;
; -2.888 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.077      ; 3.994      ;
; -2.874 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.981      ;
; -2.862 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.066      ; 3.957      ;
; -2.857 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 3.958      ;
; -2.848 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.952      ;
; -2.843 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 3.940      ;
; -2.841 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.948      ;
; -2.833 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.937      ;
; -2.811 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.077      ; 3.917      ;
; -2.797 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 3.894      ;
; -2.796 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.077      ; 3.902      ;
; -2.746 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.853      ;
; -2.741 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 3.842      ;
; -2.728 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.822      ;
; -2.720 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.824      ;
; -2.719 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.070      ; 3.818      ;
; -2.713 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.820      ;
; -2.686 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.793      ;
; -2.669 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 3.766      ;
; -2.666 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.773      ;
; -2.662 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.056      ; 3.747      ;
; -2.662 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.060      ; 3.751      ;
; -2.662 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.053      ; 3.744      ;
; -2.661 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.060      ; 3.750      ;
; -2.661 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.067      ; 3.757      ;
; -2.639 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.057      ; 3.725      ;
; -2.631 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.722      ;
; -2.629 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.733      ;
; -2.629 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.073      ; 3.731      ;
; -2.622 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.713      ;
; -2.618 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.710      ;
; -2.614 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.708      ;
; -2.600 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.694      ;
; -2.592 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.683      ;
; -2.591 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.683      ;
; -2.591 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.070      ; 3.690      ;
; -2.584 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.067      ; 3.680      ;
; -2.577 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.070      ; 3.676      ;
; -2.567 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.671      ;
; -2.560 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.660      ;
; -2.552 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.656      ;
; -2.552 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.073      ; 3.654      ;
; -2.549 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.066      ; 3.644      ;
; -2.548 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.059      ; 3.636      ;
; -2.546 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.053      ; 3.628      ;
; -2.543 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.637      ;
; -2.543 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.067      ; 3.639      ;
; -2.541 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.633      ;
; -2.536 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.066      ; 3.631      ;
; -2.536 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.061      ; 3.626      ;
; -2.535 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.066      ; 3.630      ;
; -2.535 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.635      ;
; -2.534 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.056      ; 3.619      ;
; -2.533 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.060      ; 3.622      ;
; -2.529 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.073      ; 3.631      ;
; -2.526 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.617      ;
; -2.522 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.073      ; 3.624      ;
; -2.520 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.614      ;
; -2.519 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.619      ;
; -2.513 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 3.614      ;
; -2.506 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.610      ;
; -2.500 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.607      ;
; -2.500 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.061      ; 3.590      ;
; -2.499 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.599      ;
; -2.496 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.588      ;
; -2.495 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.060      ; 3.584      ;
; -2.493 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.077      ; 3.599      ;
; -2.487 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 3.584      ;
; -2.486 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.580      ;
; -2.484 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.070      ; 3.583      ;
; -2.475 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.067      ; 3.571      ;
; -2.472 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.057      ; 3.558      ;
; -2.471 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.059      ; 3.559      ;
; -2.469 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.573      ;
; -2.464 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.558      ;
; -2.462 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.566      ;
; -2.461 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.070      ; 3.560      ;
; -2.459 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.061      ; 3.549      ;
; -2.455 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.546      ;
; -2.442 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.542      ;
; -2.435 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.074      ; 3.538      ;
; -2.427 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.068      ; 3.524      ;
; -2.425 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.062      ; 3.516      ;
; -2.424 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.067      ; 3.520      ;
; -2.422 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.522      ;
; -2.419 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.519      ;
; -2.413 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.073      ; 3.515      ;
; -2.406 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.498      ;
; -2.402 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.078      ; 3.509      ;
; -2.397 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 3.498      ;
; -2.387 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 3.491      ;
; -2.387 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.487      ;
; -2.387 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.071      ; 3.487      ;
; -2.386 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.480      ;
; -2.372 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.061      ; 3.462      ;
; -2.371 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.463      ;
; -2.368 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 3.460      ;
; -2.365 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.065      ; 3.459      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                                       ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.955 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.886      ;
; -2.806 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.737      ;
; -2.689 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.070     ; 3.621      ;
; -2.668 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.071     ; 3.599      ;
; -2.546 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.819      ; 5.287      ;
; -2.517 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.808      ; 5.247      ;
; -2.432 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.070     ; 3.364      ;
; -2.149 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 3.086      ;
; -2.058 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.525      ;
; -2.032 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.969      ;
; -2.009 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.315     ; 2.696      ;
; -1.979 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.446      ;
; -1.968 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.435      ;
; -1.967 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.967 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.967 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.967 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.967 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.967 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.919      ;
; -1.963 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.900      ;
; -1.963 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.900      ;
; -1.932 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.399      ;
; -1.929 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.396      ;
; -1.893 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.360      ;
; -1.876 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.861 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.813      ;
; -1.857 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.794      ;
; -1.857 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.794      ;
; -1.854 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.321      ;
; -1.853 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.320      ;
; -1.843 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.310      ;
; -1.842 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.309      ;
; -1.806 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.273      ;
; -1.804 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.271      ;
; -1.803 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.270      ;
; -1.767 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.234      ;
; -1.764 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.231      ;
; -1.756 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.315     ; 2.443      ;
; -1.728 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.195      ;
; -1.728 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.195      ;
; -1.727 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.194      ;
; -1.717 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.184      ;
; -1.717 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.184      ;
; -1.716 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.183      ;
; -1.680 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.147      ;
; -1.679 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.616      ;
; -1.678 ; write_ram_address[5] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.145      ;
; -1.677 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.144      ;
; -1.675 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.315     ; 2.362      ;
; -1.661 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.661 ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.661 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.661 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.661 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.661 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.050     ; 2.613      ;
; -1.658 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.658 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.605      ;
; -1.657 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.594      ;
; -1.657 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.065     ; 2.594      ;
; -1.641 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.108      ;
; -1.639 ; write_ram_address[5] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.106      ;
; -1.638 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.105      ;
; -1.637 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.070     ; 2.569      ;
; -1.637 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.070     ; 2.569      ;
; -1.602 ; write_ram_address[4] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.069      ;
; -1.602 ; write_ram_address[2] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.069      ;
; -1.601 ; write_ram_address[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.068      ;
; -1.599 ; write_ram_address[6] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.066      ;
; -1.598 ; write_ram_address[6] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.065      ;
; -1.591 ; write_ram_address[4] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.058      ;
; -1.591 ; write_ram_address[2] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.058      ;
; -1.590 ; write_ram_address[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.057      ;
; -1.552 ; write_ram_address[5] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.535     ; 2.019      ;
; -1.552 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
; -1.552 ; ram_process_count[0] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.055     ; 2.499      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.280 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.329      ; 4.148      ;
; -2.280 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 4.142      ;
; -2.280 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 4.142      ;
; -2.274 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.329      ; 4.142      ;
; -2.274 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 4.136      ;
; -2.274 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 4.136      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 4.121      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.321      ; 4.115      ;
; -2.255 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.321      ; 4.115      ;
; -2.215 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.324      ; 4.078      ;
; -2.215 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 4.072      ;
; -2.215 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 4.072      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 4.065      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 4.059      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 4.059      ;
; -2.159 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 4.021      ;
; -2.159 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 4.015      ;
; -2.159 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 4.015      ;
; -2.131 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.309      ; 3.979      ;
; -2.131 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.303      ; 3.973      ;
; -2.131 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.303      ; 3.973      ;
; -2.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.329      ; 3.987      ;
; -2.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.981      ;
; -2.119 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.981      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.332      ; 3.989      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.326      ; 3.983      ;
; -2.118 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.326      ; 3.983      ;
; -2.114 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.328      ; 3.981      ;
; -2.114 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 3.975      ;
; -2.114 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 3.975      ;
; -2.107 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 3.968      ;
; -2.107 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.962      ;
; -2.107 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.962      ;
; -2.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.329      ; 3.956      ;
; -2.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.950      ;
; -2.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.950      ;
; -2.073 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.313      ; 3.925      ;
; -2.073 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.307      ; 3.919      ;
; -2.073 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.307      ; 3.919      ;
; -2.063 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 3.929      ;
; -2.063 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.321      ; 3.923      ;
; -2.063 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.321      ; 3.923      ;
; -2.060 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.324      ; 3.923      ;
; -2.060 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 3.917      ;
; -2.060 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 3.917      ;
; -2.059 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.310      ; 3.908      ;
; -2.059 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.304      ; 3.902      ;
; -2.059 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.304      ; 3.902      ;
; -2.051 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.913      ;
; -2.051 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 3.907      ;
; -2.051 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 3.907      ;
; -2.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.323      ; 3.897      ;
; -2.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 3.891      ;
; -2.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 3.891      ;
; -2.029 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 3.886      ;
; -2.029 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.312      ; 3.880      ;
; -2.029 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.312      ; 3.880      ;
; -2.026 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.330      ; 3.895      ;
; -2.026 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.324      ; 3.889      ;
; -2.026 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.324      ; 3.889      ;
; -2.023 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.324      ; 3.886      ;
; -2.023 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 3.880      ;
; -2.023 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.318      ; 3.880      ;
; -2.017 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.333      ; 3.889      ;
; -2.017 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 3.883      ;
; -2.017 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 3.883      ;
; -2.012 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 3.873      ;
; -2.012 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.867      ;
; -2.012 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.867      ;
; -2.011 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.326      ; 3.876      ;
; -2.011 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.320      ; 3.870      ;
; -2.011 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.320      ; 3.870      ;
; -1.999 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.317      ; 3.855      ;
; -1.999 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.311      ; 3.849      ;
; -1.999 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.311      ; 3.849      ;
; -1.995 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.321      ; 3.855      ;
; -1.995 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.315      ; 3.849      ;
; -1.995 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.315      ; 3.849      ;
; -1.991 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.325      ; 3.855      ;
; -1.991 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.319      ; 3.849      ;
; -1.991 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.319      ; 3.849      ;
; -1.989 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.333      ; 3.861      ;
; -1.989 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 3.855      ;
; -1.989 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.327      ; 3.855      ;
; -1.989 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.313      ; 3.841      ;
; -1.989 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.307      ; 3.835      ;
; -1.989 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.307      ; 3.835      ;
; -1.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.315      ; 3.842      ;
; -1.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.309      ; 3.836      ;
; -1.988 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.309      ; 3.836      ;
; -1.987 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.319      ; 3.845      ;
; -1.987 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.313      ; 3.839      ;
; -1.987 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.313      ; 3.839      ;
; -1.985 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.326      ; 3.850      ;
; -1.985 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.320      ; 3.844      ;
; -1.985 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.320      ; 3.844      ;
; -1.983 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.322      ; 3.844      ;
; -1.983 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.838      ;
; -1.983 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.316      ; 3.838      ;
; -1.976 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.309      ; 3.824      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.366 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.297      ;
; -1.289 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.220      ;
; -1.279 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.210      ;
; -1.260 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.191      ;
; -1.260 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.191      ;
; -1.240 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.171      ;
; -1.214 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.145      ;
; -1.201 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.132      ;
; -1.163 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.094      ;
; -1.153 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.084      ;
; -1.135 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.066      ;
; -1.134 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.065      ;
; -1.134 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.065      ;
; -1.134 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.065      ;
; -1.114 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.045      ;
; -1.093 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.024      ;
; -1.088 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.019      ;
; -1.075 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.006      ;
; -1.049 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.980      ;
; -1.037 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.968      ;
; -1.027 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.958      ;
; -1.013 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.944      ;
; -1.009 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.940      ;
; -1.008 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.008 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.008 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.003 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.934      ;
; -0.988 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.919      ;
; -0.967 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.898      ;
; -0.967 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.898      ;
; -0.962 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.893      ;
; -0.949 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.880      ;
; -0.928 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.859      ;
; -0.923 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.854      ;
; -0.911 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.842      ;
; -0.901 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.832      ;
; -0.887 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.818      ;
; -0.887 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.818      ;
; -0.883 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.882 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.882 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.882 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.879 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.810      ;
; -0.877 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.808      ;
; -0.876 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.807      ;
; -0.862 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.793      ;
; -0.841 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.772      ;
; -0.841 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.772      ;
; -0.836 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.767      ;
; -0.823 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.754      ;
; -0.802 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.733      ;
; -0.802 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.733      ;
; -0.797 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.728      ;
; -0.785 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.716      ;
; -0.775 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.706      ;
; -0.761 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.761 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.758 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.689      ;
; -0.757 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.757 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.756 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.756 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.756 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.751 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.750 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.681      ;
; -0.256 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.187      ;
; -0.255 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.186      ;
; -0.239 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.170      ;
; -0.238 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.237 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.168      ;
; -0.236 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.167      ;
; -0.231 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.230 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.161      ;
; -0.218 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.149      ;
; -0.218 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.149      ;
; -0.215 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.146      ;
; -0.086 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.017      ;
; 0.161  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.369 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 0.693      ;
; 0.107  ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.527      ; 0.669      ;
; 0.385  ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402  ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405  ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.416  ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420  ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.421  ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.684      ;
; 0.476  ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.739      ;
; 0.481  ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.744      ;
; 0.481  ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.744      ;
; 0.483  ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.746      ;
; 0.495  ; \process_7:count[0]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.495  ; \process_7:count[0]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.498  ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.521  ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.624  ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.887      ;
; 0.630  ; old_amp[7]                        ; amp_adder_input[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.396      ;
; 0.631  ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.925      ;
; 0.631  ; adder_input[3]                    ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.358      ;
; 0.636  ; adder_input[4]                    ; comparer_dataa2[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.363      ;
; 0.638  ; old_freq[8]                       ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.641  ; old_amp[2]                        ; amp_adder_input[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.935      ;
; 0.644  ; main_amplitude_var[9]             ; main_amplitude[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.383      ;
; 0.647  ; old_amp[5]                        ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.941      ;
; 0.647  ; adder_input[0]                    ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.374      ;
; 0.650  ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.913      ;
; 0.654  ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.381      ;
; 0.655  ; old_freq[40]                      ; main_frequency_var[40]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655  ; adder_input[32]                   ; comparer_dataa2[32]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.391      ;
; 0.657  ; old_freq[40]                      ; adder_input[40]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.657  ; old_freq[34]                      ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.657  ; adder_input[2]                    ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.384      ;
; 0.658  ; old_amp[4]                        ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.952      ;
; 0.658  ; main_frequency_var[20]            ; main_frequency[20]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 1.411      ;
; 0.659  ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.953      ;
; 0.660  ; old_freq[14]                      ; main_frequency_var[14]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.660  ; old_freq[14]                      ; adder_input[14]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.661  ; adder_input[29]                   ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.394      ;
; 0.662  ; old_amp[3]                        ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.956      ;
; 0.665  ; adder_input[40]                   ; comparer_dataa2[40]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 1.410      ;
; 0.667  ; main_frequency[24]                ; comparer_dataa[24]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.962      ;
; 0.667  ; old_freq[23]                      ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668  ; old_freq[29]                      ; adder_input[29]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.670  ; old_freq[21]                      ; adder_input[21]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672  ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.966      ;
; 0.676  ; adder_input[46]                   ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 1.421      ;
; 0.676  ; main_frequency[58]                ; comparer_dataa[58]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 1.421      ;
; 0.676  ; adder_input[23]                   ; comparer_dataa2[23]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.409      ;
; 0.677  ; adder_input[51]                   ; comparer_dataa2[51]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.410      ;
; 0.680  ; adder_input[39]                   ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 1.422      ;
; 0.687  ; sub_count[3]                      ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687  ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.973      ;
; 0.688  ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688  ; adder_input[6]                    ; comparer_dataa2[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.415      ;
; 0.689  ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.975      ;
; 0.690  ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.976      ;
; 0.692  ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.978      ;
; 0.693  ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693  ; adder_input[43]                   ; comparer_dataa2[43]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 1.435      ;
; 0.706  ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; adder_input[27]                   ; comparer_dataa2[28]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.439      ;
; 0.707  ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709  ; sub_count[9]                      ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; adder_input[5]                    ; comparer_dataa2[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 1.436      ;
; 0.709  ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709  ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709  ; \process_5:sub_count[0]           ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710  ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711  ; \process_5:sub_count[0]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712  ; sub_count[10]                     ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[12]                     ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; adder_input[42]                   ; comparer_dataa2[42]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 1.457      ;
; 0.712  ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
+--------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                        ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.399 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.684      ;
; 0.403 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.469 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.736      ;
; 0.641 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.907      ;
; 0.688 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.973      ;
; 0.688 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.973      ;
; 0.690 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.975      ;
; 0.691 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.976      ;
; 0.693 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.978      ;
; 0.693 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 0.979      ;
; 0.706 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.974      ;
; 0.710 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.980      ;
; 0.716 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.001      ;
; 0.721 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 0.990      ;
; 0.752 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.017      ;
; 0.773 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.039      ;
; 0.798 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.069      ; 1.062      ;
; 0.801 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.448      ; 3.704      ;
; 0.833 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.102      ;
; 0.837 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.095      ; 1.127      ;
; 0.848 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.448      ; 3.251      ;
; 0.857 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.126      ;
; 0.863 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.132      ;
; 0.888 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.157      ;
; 0.924 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.189      ;
; 0.951 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.217      ;
; 0.969 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.235      ;
; 0.978 ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.247      ;
; 0.990 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.256      ;
; 0.994 ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.260      ;
; 1.000 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.265      ;
; 1.010 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.295      ;
; 1.010 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.295      ;
; 1.010 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.295      ;
; 1.011 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.296      ;
; 1.012 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.297      ;
; 1.014 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.299      ;
; 1.021 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.287      ;
; 1.026 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.311      ;
; 1.027 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.312      ;
; 1.028 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.313      ;
; 1.029 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.301      ;
; 1.046 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.314      ;
; 1.059 ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.325      ;
; 1.077 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.376     ; 0.896      ;
; 1.103 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.388      ;
; 1.108 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.393      ;
; 1.114 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.379      ;
; 1.119 ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.385      ;
; 1.122 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.389      ;
; 1.129 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.396      ;
; 1.131 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.053      ; 1.379      ;
; 1.132 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.417      ;
; 1.132 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.417      ;
; 1.133 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.418      ;
; 1.136 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.421      ;
; 1.142 ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.436      ;
; 1.148 ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.433      ;
; 1.149 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.434      ;
; 1.150 ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.415      ;
; 1.151 ; write_ram_address[11] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; write_ram_address[10] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; write_ram_address[9]  ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.423      ;
; 1.156 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.423      ;
; 1.158 ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.423      ;
; 1.162 ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.456      ;
; 1.169 ; write_ram_address[10] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.436      ;
; 1.169 ; write_ram_address[8]  ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.436      ;
; 1.172 ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.437      ;
; 1.176 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.099      ; 1.470      ;
; 1.181 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.447      ;
; 1.230 ; write_ram_address[1]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.090      ; 1.515      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.418 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.684      ;
; 0.650 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.916      ;
; 0.708 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.732 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.998      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.998      ;
; 0.738 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.004      ;
; 0.756 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.022      ;
; 1.028 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.035 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.043 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.310      ;
; 1.048 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.055 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.321      ;
; 1.056 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.322      ;
; 1.062 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.328      ;
; 1.071 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.337      ;
; 1.123 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.389      ;
; 1.130 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.130 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.150 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.418      ;
; 1.154 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.420      ;
; 1.154 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.420      ;
; 1.157 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.157 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.165 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.431      ;
; 1.165 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.431      ;
; 1.170 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.436      ;
; 1.170 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.436      ;
; 1.177 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.443      ;
; 1.178 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.444      ;
; 1.193 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.459      ;
; 1.245 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.511      ;
; 1.252 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.518      ;
; 1.272 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.538      ;
; 1.272 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.540      ;
; 1.276 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.542      ;
; 1.279 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.545      ;
; 1.287 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.553      ;
; 1.287 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.553      ;
; 1.292 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.558      ;
; 1.299 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.565      ;
; 1.300 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.566      ;
; 1.315 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.581      ;
; 1.367 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.633      ;
; 1.394 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.660      ;
; 1.395 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.396 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.662      ;
; 1.409 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.675      ;
; 1.409 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.675      ;
; 1.421 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.687      ;
; 1.422 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.688      ;
; 1.437 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.703      ;
; 1.516 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.782      ;
; 1.517 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.783      ;
; 1.531 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.797      ;
; 1.543 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.809      ;
; 1.544 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.810      ;
; 1.559 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.825      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.495 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.578      ; 1.823      ;
; 0.501 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.598      ; 1.849      ;
; 0.501 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.602      ; 1.853      ;
; 0.528 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.608      ; 1.886      ;
; 0.532 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.587      ; 1.869      ;
; 0.562 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.579      ; 1.891      ;
; 0.583 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.593      ; 1.926      ;
; 0.593 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.583      ; 1.926      ;
; 0.594 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.587      ; 1.931      ;
; 0.594 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 1.917      ;
; 0.597 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.599      ; 1.946      ;
; 0.598 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.571      ; 1.919      ;
; 0.602 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.575      ; 1.927      ;
; 0.602 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.581      ; 1.933      ;
; 0.607 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.580      ; 1.937      ;
; 0.615 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 1.949      ;
; 0.621 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.599      ; 1.970      ;
; 0.623 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.592      ; 1.965      ;
; 0.627 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 1.966      ;
; 0.633 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 1.971      ;
; 0.633 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.603      ; 1.986      ;
; 0.639 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.581      ; 1.970      ;
; 0.641 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.596      ; 1.987      ;
; 0.643 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.599      ; 1.992      ;
; 0.644 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.593      ; 1.987      ;
; 0.648 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.590      ; 1.988      ;
; 0.650 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.604      ; 2.004      ;
; 0.654 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.608      ; 2.012      ;
; 0.655 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 1.989      ;
; 0.656 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.598      ; 2.004      ;
; 0.657 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.586      ; 1.993      ;
; 0.657 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.593      ; 2.000      ;
; 0.658 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.600      ; 2.008      ;
; 0.659 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.592      ; 2.001      ;
; 0.660 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 1.999      ;
; 0.660 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.608      ; 2.018      ;
; 0.667 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.598      ; 2.015      ;
; 0.672 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.011      ;
; 0.676 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.583      ; 2.009      ;
; 0.676 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.586      ; 2.012      ;
; 0.676 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.585      ; 2.011      ;
; 0.680 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.576      ; 2.006      ;
; 0.682 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.583      ; 2.015      ;
; 0.685 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.023      ;
; 0.685 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.594      ; 2.029      ;
; 0.688 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.587      ; 2.025      ;
; 0.688 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.027      ;
; 0.689 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.581      ; 2.020      ;
; 0.691 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.583      ; 2.024      ;
; 0.692 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.581      ; 2.023      ;
; 0.694 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.590      ; 2.034      ;
; 0.694 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.598      ; 2.042      ;
; 0.695 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.585      ; 2.030      ;
; 0.699 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 2.033      ;
; 0.699 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 2.033      ;
; 0.699 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.594      ; 2.043      ;
; 0.702 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.603      ; 2.055      ;
; 0.703 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.580      ; 2.033      ;
; 0.704 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.595      ; 2.049      ;
; 0.706 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.590      ; 2.046      ;
; 0.707 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.610      ; 2.067      ;
; 0.708 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.592      ; 2.050      ;
; 0.710 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.586      ; 2.046      ;
; 0.712 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.051      ;
; 0.713 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.600      ; 2.063      ;
; 0.716 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.580      ; 2.046      ;
; 0.717 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.580      ; 2.047      ;
; 0.719 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.595      ; 2.064      ;
; 0.719 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.057      ;
; 0.721 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.596      ; 2.067      ;
; 0.721 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.594      ; 2.065      ;
; 0.724 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.591      ; 2.065      ;
; 0.724 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.605      ; 2.079      ;
; 0.727 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.600      ; 2.077      ;
; 0.728 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.583      ; 2.061      ;
; 0.728 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.603      ; 2.081      ;
; 0.731 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.585      ; 2.066      ;
; 0.731 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.604      ; 2.085      ;
; 0.732 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.070      ;
; 0.732 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.071      ;
; 0.735 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 2.069      ;
; 0.746 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.590      ; 2.086      ;
; 0.750 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.608      ; 2.108      ;
; 0.750 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.089      ;
; 0.750 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.593      ; 2.093      ;
; 0.754 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.092      ;
; 0.755 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.578      ; 2.083      ;
; 0.757 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.096      ;
; 0.759 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.593      ; 2.102      ;
; 0.765 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.103      ;
; 0.772 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.579      ; 2.101      ;
; 0.775 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.578      ; 2.103      ;
; 0.778 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.117      ;
; 0.778 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.116      ;
; 0.783 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.578      ; 2.111      ;
; 0.783 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.591      ; 2.124      ;
; 0.784 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.598      ; 2.132      ;
; 0.784 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.589      ; 2.123      ;
; 0.786 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.587      ; 2.123      ;
; 0.787 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.588      ; 2.125      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.591 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.264      ; 1.115      ;
; 0.781 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.317      ;
; 0.847 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.383      ;
; 0.869 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.388      ;
; 0.871 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.394      ;
; 0.889 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.412      ;
; 0.897 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.422      ;
; 0.901 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.427      ;
; 0.907 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.433      ;
; 0.907 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.430      ;
; 0.913 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.434      ;
; 0.913 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.439      ;
; 0.914 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.440      ;
; 0.916 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.435      ;
; 0.919 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.440      ;
; 0.920 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.445      ;
; 0.920 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.443      ;
; 0.921 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.447      ;
; 0.925 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.450      ;
; 0.927 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.453      ;
; 0.930 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.451      ;
; 0.931 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.454      ;
; 0.932 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.458      ;
; 0.932 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.451      ;
; 0.933 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.456      ;
; 0.935 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.454      ;
; 0.935 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.461      ;
; 0.935 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.461      ;
; 0.936 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.461      ;
; 0.938 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.459      ;
; 0.947 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.466      ;
; 0.956 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.477      ;
; 0.969 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.495      ;
; 0.981 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.507      ;
; 0.996 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.522      ;
; 1.046 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.582      ;
; 1.088 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.620      ;
; 1.097 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.623      ;
; 1.108 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 1.646      ;
; 1.116 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.639      ;
; 1.127 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.648      ;
; 1.128 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.664      ;
; 1.134 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.666      ;
; 1.136 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.655      ;
; 1.143 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.666      ;
; 1.148 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.683      ;
; 1.154 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.682      ;
; 1.161 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.686      ;
; 1.165 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.688      ;
; 1.172 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.697      ;
; 1.179 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.700      ;
; 1.181 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.270      ; 1.711      ;
; 1.183 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.702      ;
; 1.187 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.713      ;
; 1.187 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.710      ;
; 1.193 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.721      ;
; 1.196 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.721      ;
; 1.198 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.273      ; 1.731      ;
; 1.198 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.721      ;
; 1.205 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.731      ;
; 1.205 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.731      ;
; 1.206 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.264      ; 1.730      ;
; 1.207 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.730      ;
; 1.209 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.271      ; 1.740      ;
; 1.212 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.737      ;
; 1.217 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.261      ; 1.738      ;
; 1.217 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.742      ;
; 1.217 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.742      ;
; 1.225 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.760      ;
; 1.227 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.264      ; 1.751      ;
; 1.228 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.756      ;
; 1.228 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.756      ;
; 1.228 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.763      ;
; 1.233 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.762      ;
; 1.234 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.757      ;
; 1.246 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.771      ;
; 1.247 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.781      ;
; 1.251 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.779      ;
; 1.252 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.263      ; 1.775      ;
; 1.253 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.781      ;
; 1.253 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.259      ; 1.772      ;
; 1.254 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.789      ;
; 1.257 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.792      ;
; 1.260 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.786      ;
; 1.264 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.799      ;
; 1.267 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.266      ; 1.793      ;
; 1.281 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.816      ;
; 1.283 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.812      ;
; 1.288 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.823      ;
; 1.301 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.836      ;
; 1.303 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.838      ;
; 1.308 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.271      ; 1.839      ;
; 1.309 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.265      ; 1.834      ;
; 1.310 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.845      ;
; 1.312 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 1.840      ;
; 1.318 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 1.856      ;
; 1.322 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.277      ; 1.859      ;
; 1.322 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.270      ; 1.852      ;
; 1.327 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.862      ;
; 1.333 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.868      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.195  ; 0.411        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[4]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[5]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[6]  ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[12] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[13] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[14] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[7]  ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[8]  ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.640 ; 3.870        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.647 ; 3.877        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.775 ; 3.959        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.775 ; 3.959        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.775 ; 3.959        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[38]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[39]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[41]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[42]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[43]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[44]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[45]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[46]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[47]      ;
; 15.631 ; 15.847       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[50]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[49]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[56]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[57]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[60]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[61]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[30]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[31]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[40]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[60]      ;
; 15.632 ; 15.848       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[61]      ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[12] ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[13] ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[16]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[17]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[18]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[20]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[22]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[23]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[28]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[45]     ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[10]               ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[11]               ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[8]                ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[9]                ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[10]            ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[12]            ;
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[3]             ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[0]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[10] ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[11] ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[12] ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[13] ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[1]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[2]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[3]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[4]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[5]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[6]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[7]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[9]  ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[0]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[13]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[1]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[2]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[3]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[40]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[4]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[52]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[53]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[5]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[6]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[7]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[8]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[9]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[11]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[56]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[57]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[58]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[59]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[61]     ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[2]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[38]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[39]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[3]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[41]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[52]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[53]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[5]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[6]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[7]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[8]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[9]       ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[10]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[11]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[13]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[34]      ;
; 15.639 ; 15.855       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[47]      ;
; 15.640 ; 15.856       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[20]      ;
; 15.640 ; 15.856       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[54]      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_step[37]          ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_input[11]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_input[7]      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_input[9]      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[10]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[21]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[24]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[25]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[26]     ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[2]      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[30]     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.880 ; 2.946 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.880 ; 2.946 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.354 ; 6.532 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 5.994 ; 6.177 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 6.354 ; 6.532 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 5.838 ; 5.995 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 6.102 ; 6.240 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.268 ; 6.484 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.854 ; 1.984 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 2.180 ; 2.352 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 2.014 ; 2.159 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 2.030 ; 2.191 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.172 ; 2.272 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 1.697 ; 1.768 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 1.343 ; 1.452 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.993 ; 2.138 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 1.812 ; 1.939 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 1.845 ; 2.013 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.250 ; 2.383 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.500 ; 2.658 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 1.843 ; 2.016 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.421 ; 2.643 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.633 ; 2.889 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.597 ; 2.704 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 4.908 ; 4.988 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.278 ; 5.766 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.268 ; 6.484 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 5.847 ; 6.067 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 5.792 ; 5.991 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 5.922 ; 6.092 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 7.187 ; 7.569 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 7.187 ; 7.569 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -2.405 ; -2.458 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -2.405 ; -2.458 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -3.778 ; -3.923 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -3.960 ; -4.177 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.396 ; -4.424 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -3.778 ; -3.923 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -4.019 ; -4.135 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.872 ; -0.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.399 ; -1.516 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.729 ; -1.894 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.554 ; -1.684 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.584 ; -1.739 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.705 ; -1.792 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.212 ; -1.271 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.872 ; -0.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -1.549 ; -1.689 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.339 ; -1.460 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -1.351 ; -1.507 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.780 ; -1.899 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -2.020 ; -2.163 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -1.386 ; -1.547 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -1.957 ; -2.174 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -2.160 ; -2.411 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -2.112 ; -2.210 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -2.014 ; -2.186 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -2.080 ; -2.254 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -4.213 ; -4.401 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -3.820 ; -4.030 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -3.733 ; -3.963 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -3.846 ; -3.987 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -4.397 ; -4.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -4.397 ; -4.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.575 ; 7.198 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.241 ; 6.915 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.317 ; 8.667 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.317 ; 8.667 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.268 ; 6.892 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 6.871 ; 6.684 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.268 ; 6.892 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 7.970 ; 7.104 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.619 ; 6.878 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.956 ; 5.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 6.761 ; 6.257 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.580 ; 5.331 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.407 ; 5.935 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.809 ; 5.540 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.991 ; 5.644 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.900 ; 5.455 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.517 ; 5.132 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.775 ; 5.343 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.776 ; 5.305 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.970 ; 7.104 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.824 ; 4.485 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.162 ; 4.785 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.086 ; 6.420 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.937 ; 4.668 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.399 ; 4.622 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 6.470 ; 5.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.904 ; 5.368 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.674 ; 5.268 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.235 ; 4.929 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.285 ; 4.929 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.693 ; 5.328 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.900 ; 4.630 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.157 ; 4.845 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.553 ; 5.171 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.567 ; 5.203 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 4.876 ; 4.573 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.307 ; 5.022 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.647 ; 5.263 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.727 ; 5.332 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.176 ; 5.766 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.829 ; 5.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.022 ; 5.611 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 6.298 ; 5.829 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.259 ; 5.782 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.670 ; 5.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.470 ; 5.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 6.469 ; 5.892 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.987 ; 5.580 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.258 ; 6.891 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 6.936 ; 6.619 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.007 ; 8.363 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.007 ; 8.363 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 6.581 ; 6.397 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 6.581 ; 6.397 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 6.962 ; 6.597 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.219 ; 3.888 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 6.977 ; 6.246 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.304 ; 4.886 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 6.078 ; 5.589 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 4.942 ; 4.699 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.737 ; 5.279 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.162 ; 4.900 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.334 ; 4.997 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.250 ; 4.818 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 4.883 ; 4.509 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.131 ; 4.712 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.129 ; 4.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.311 ; 6.461 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.219 ; 3.888 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.543 ; 4.176 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 6.462 ; 5.804 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.326 ; 4.063 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 3.805 ; 4.023 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.268 ; 3.972 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.255 ; 4.735 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.033 ; 4.639 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.608 ; 4.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 4.660 ; 4.314 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.051 ; 4.697 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.291 ; 4.027 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 4.538 ; 4.234 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 4.917 ; 4.546 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 4.930 ; 4.576 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 4.268 ; 3.972 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.681 ; 4.403 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.007 ; 4.634 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.084 ; 4.700 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.516 ; 5.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.182 ; 4.761 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.367 ; 4.968 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.632 ; 5.177 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.595 ; 5.132 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.029 ; 4.680 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.797 ; 5.276 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.796 ; 5.238 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.334 ; 4.938 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 9.484  ; 9.318  ; 9.667  ; 9.501  ;
; add_in[0]      ; dds_bus_out[1] ; 9.513  ; 9.347  ; 9.696  ; 9.530  ;
; add_in[0]      ; tx_enable[0]   ; 10.047 ; 9.566  ; 10.230 ; 9.787  ;
; add_in[0]      ; tx_enable[1]   ; 9.511  ; 9.170  ; 9.694  ; 9.391  ;
; add_in[1]      ; dds_bus_out[0] ; 9.844  ; 9.678  ; 10.022 ; 9.856  ;
; add_in[1]      ; dds_bus_out[1] ; 9.873  ; 9.707  ; 10.051 ; 9.885  ;
; add_in[1]      ; tx_enable[0]   ; 10.407 ; 10.024 ; 10.585 ; 10.063 ;
; add_in[1]      ; tx_enable[1]   ; 9.871  ; 9.628  ; 10.049 ; 9.667  ;
; add_in[2]      ; dds_bus_out[0] ; 9.617  ; 9.451  ; 9.774  ; 9.608  ;
; add_in[2]      ; dds_bus_out[1] ; 9.646  ; 9.480  ; 9.803  ; 9.637  ;
; add_in[2]      ; tx_enable[0]   ; 10.180 ; 9.678  ; 10.337 ; 9.829  ;
; add_in[2]      ; tx_enable[1]   ; 9.644  ; 9.282  ; 9.801  ; 9.433  ;
; add_in[3]      ; dds_bus_out[0] ; 9.881  ; 9.715  ; 10.019 ; 9.853  ;
; add_in[3]      ; dds_bus_out[1] ; 9.910  ; 9.744  ; 10.048 ; 9.882  ;
; add_in[3]      ; tx_enable[0]   ; 10.444 ; 10.008 ; 10.582 ; 10.125 ;
; add_in[3]      ; tx_enable[1]   ; 9.908  ; 9.612  ; 10.046 ; 9.729  ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.758  ; 9.592  ; 9.974  ; 9.808  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.787  ; 9.621  ; 10.003 ; 9.837  ;
; dds_bus_in[28] ; tx_enable[0]   ; 10.321 ; 9.893  ; 10.537 ; 10.044 ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.785  ; 9.497  ; 10.001 ; 9.648  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.337  ; 9.171  ; 9.557  ; 9.391  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.366  ; 9.200  ; 9.586  ; 9.420  ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.900  ; 9.418  ; 10.120 ; 9.632  ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.364  ; 9.022  ; 9.584  ; 9.236  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.571  ; 9.405  ; 9.770  ; 9.604  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.600  ; 9.434  ; 9.799  ; 9.633  ;
; dds_bus_in[30] ; tx_enable[0]   ; 10.134 ; 9.634  ; 10.333 ; 9.870  ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.598  ; 9.238  ; 9.797  ; 9.474  ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.701  ; 9.535  ; 9.871  ; 9.705  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.730  ; 9.564  ; 9.900  ; 9.734  ;
; dds_bus_in[31] ; tx_enable[0]   ; 10.264 ; 9.824  ; 10.434 ; 9.975  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.728  ; 9.428  ; 9.898  ; 9.579  ;
+----------------+----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+----------------+-------+-------+--------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR     ; FF    ;
+----------------+----------------+-------+-------+--------+-------+
; add_in[0]      ; dds_bus_out[0] ; 8.888 ; 8.722 ; 9.105  ; 8.939 ;
; add_in[0]      ; dds_bus_out[1] ; 8.897 ; 8.731 ; 9.114  ; 8.948 ;
; add_in[0]      ; tx_enable[0]   ; 9.653 ; 9.188 ; 9.834  ; 9.405 ;
; add_in[0]      ; tx_enable[1]   ; 9.138 ; 8.808 ; 9.319  ; 9.025 ;
; add_in[1]      ; dds_bus_out[0] ; 9.324 ; 9.158 ; 9.352  ; 9.186 ;
; add_in[1]      ; dds_bus_out[1] ; 9.333 ; 9.167 ; 9.361  ; 9.195 ;
; add_in[1]      ; tx_enable[0]   ; 9.978 ; 9.624 ; 10.167 ; 9.652 ;
; add_in[1]      ; tx_enable[1]   ; 9.463 ; 9.244 ; 9.652  ; 9.272 ;
; add_in[2]      ; dds_bus_out[0] ; 8.937 ; 8.771 ; 9.082  ; 8.916 ;
; add_in[2]      ; dds_bus_out[1] ; 8.946 ; 8.780 ; 9.091  ; 8.925 ;
; add_in[2]      ; tx_enable[0]   ; 9.728 ; 9.237 ; 9.878  ; 9.382 ;
; add_in[2]      ; tx_enable[1]   ; 9.213 ; 8.857 ; 9.363  ; 9.002 ;
; add_in[3]      ; dds_bus_out[0] ; 9.178 ; 9.012 ; 9.294  ; 9.128 ;
; add_in[3]      ; dds_bus_out[1] ; 9.187 ; 9.021 ; 9.303  ; 9.137 ;
; add_in[3]      ; tx_enable[0]   ; 9.926 ; 9.478 ; 10.061 ; 9.594 ;
; add_in[3]      ; tx_enable[1]   ; 9.411 ; 9.098 ; 9.546  ; 9.214 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.141 ; 8.975 ; 9.329  ; 9.163 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.150 ; 8.984 ; 9.338  ; 9.172 ;
; dds_bus_in[28] ; tx_enable[0]   ; 9.856 ; 9.441 ; 10.110 ; 9.629 ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.341 ; 9.061 ; 9.595  ; 9.249 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 8.748 ; 8.582 ; 8.958  ; 8.792 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 8.757 ; 8.591 ; 8.967  ; 8.801 ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.515 ; 9.048 ; 9.730  ; 9.258 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.000 ; 8.668 ; 9.215  ; 8.878 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 8.892 ; 8.726 ; 9.122  ; 8.956 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 8.901 ; 8.735 ; 9.131  ; 8.965 ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.681 ; 9.192 ; 9.874  ; 9.422 ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.166 ; 8.812 ; 9.359  ; 9.042 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.005 ; 8.839 ; 9.146  ; 8.980 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.014 ; 8.848 ; 9.155  ; 8.989 ;
; dds_bus_in[31] ; tx_enable[0]   ; 9.750 ; 9.305 ; 9.919  ; 9.446 ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.235 ; 8.925 ; 9.404  ; 9.066 ;
+----------------+----------------+-------+-------+--------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk_dds                                         ; -1.080 ; -48.997       ;
; clk_system                                      ; -0.766 ; -13.292       ;
; dds_ram_wrclock                                 ; -0.761 ; -95.651       ;
; dds_step_to_next_freq_sampled                   ; -0.167 ; -0.435        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.051 ; -0.051        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.015 ; 0.000         ;
; clk_system                                      ; 0.044 ; 0.000         ;
; dds_step_to_next_freq_sampled                   ; 0.195 ; 0.000         ;
; dds_ram_wrclock                                 ; 0.311 ; 0.000         ;
; clk_dds                                         ; 0.316 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                 ; -1.000 ; -192.000      ;
; clk_system                                      ; -1.000 ; -62.000       ;
; dds_step_to_next_freq_sampled                   ; -1.000 ; -12.000       ;
; clk_dds                                         ; 3.211  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.744 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.080 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 2.030      ;
; -1.020 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.973      ;
; -1.007 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.052     ; 1.954      ;
; -1.007 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.957      ;
; -1.004 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.958      ;
; -0.998 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.952      ;
; -0.994 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.042     ; 1.951      ;
; -0.990 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.943      ;
; -0.985 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.929      ;
; -0.979 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.043     ; 1.935      ;
; -0.972 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.920      ;
; -0.960 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.906      ;
; -0.950 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.043     ; 1.906      ;
; -0.944 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.894      ;
; -0.939 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.043     ; 1.895      ;
; -0.932 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.878      ;
; -0.931 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.884      ;
; -0.927 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.875      ;
; -0.924 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.874      ;
; -0.921 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.042     ; 1.878      ;
; -0.917 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.867      ;
; -0.917 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.870      ;
; -0.912 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.856      ;
; -0.909 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.862      ;
; -0.907 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.059     ; 1.847      ;
; -0.907 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.853      ;
; -0.906 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.043     ; 1.862      ;
; -0.902 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.846      ;
; -0.899 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.847      ;
; -0.897 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.848      ;
; -0.896 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.052     ; 1.843      ;
; -0.890 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.840      ;
; -0.889 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.837      ;
; -0.888 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.836      ;
; -0.887 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.841      ;
; -0.887 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.833      ;
; -0.878 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.827      ;
; -0.878 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.826      ;
; -0.856 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.804      ;
; -0.856 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.805      ;
; -0.853 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.804      ;
; -0.847 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.042     ; 1.804      ;
; -0.845 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.798      ;
; -0.843 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.057     ; 1.785      ;
; -0.840 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.784      ;
; -0.835 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.785      ;
; -0.834 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.059     ; 1.774      ;
; -0.833 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.777      ;
; -0.830 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.774      ;
; -0.829 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.773      ;
; -0.828 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.777      ;
; -0.822 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.775      ;
; -0.820 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.774      ;
; -0.815 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.052     ; 1.762      ;
; -0.814 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.758      ;
; -0.813 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.762      ;
; -0.812 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.756      ;
; -0.812 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.047     ; 1.764      ;
; -0.812 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.760      ;
; -0.810 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.756      ;
; -0.809 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.043     ; 1.765      ;
; -0.805 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.754      ;
; -0.805 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.754      ;
; -0.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.753      ;
; -0.801 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.058     ; 1.742      ;
; -0.800 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.061     ; 1.738      ;
; -0.799 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.044     ; 1.754      ;
; -0.796 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.742      ;
; -0.794 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.740      ;
; -0.791 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.740      ;
; -0.786 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.737      ;
; -0.785 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.739      ;
; -0.785 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.058     ; 1.726      ;
; -0.784 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.054     ; 1.729      ;
; -0.782 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.731      ;
; -0.777 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.042     ; 1.734      ;
; -0.775 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.726      ;
; -0.775 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.723      ;
; -0.773 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.719      ;
; -0.772 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.716      ;
; -0.770 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.042     ; 1.727      ;
; -0.768 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.714      ;
; -0.767 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.713      ;
; -0.767 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.715      ;
; -0.766 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.055     ; 1.710      ;
; -0.763 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.709      ;
; -0.758 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.711      ;
; -0.757 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 1.703      ;
; -0.756 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.047     ; 1.708      ;
; -0.755 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.703      ;
; -0.754 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.705      ;
; -0.754 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.708      ;
; -0.752 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.701      ;
; -0.749 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.052     ; 1.696      ;
; -0.749 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.051     ; 1.697      ;
; -0.749 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.045     ; 1.703      ;
; -0.747 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.050     ; 1.696      ;
; -0.746 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.697      ;
; -0.745 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.061     ; 1.683      ;
; -0.744 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.695      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                                       ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.766 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.035     ; 1.718      ;
; -0.758 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.035     ; 1.710      ;
; -0.706 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.657      ;
; -0.667 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                                      ; clk_system  ; 1.000        ; -0.035     ; 1.619      ;
; -0.607 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 1.000        ; -0.036     ; 1.558      ;
; -0.490 ; write_ram_address[1] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.243      ;
; -0.442 ; write_ram_address[0] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.195      ;
; -0.426 ; write_ram_address[1] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.179      ;
; -0.422 ; write_ram_address[1] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.175      ;
; -0.419 ; write_ram_address[3] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.172      ;
; -0.411 ; write_ram_address[0] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.164      ;
; -0.400 ; ram_process_count[1] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.358      ;
; -0.400 ; ram_process_count[1] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.358      ;
; -0.398 ; ram_process_count[1] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.398 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.398 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.398 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.398 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.398 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.361      ;
; -0.387 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.345      ;
; -0.377 ; ramping_flag         ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.188      ; 2.472      ;
; -0.375 ; write_ram_address[2] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.128      ;
; -0.374 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.116     ; 1.245      ;
; -0.374 ; write_ram_address[0] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.127      ;
; -0.358 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.111      ;
; -0.355 ; write_ram_address[3] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.108      ;
; -0.354 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.107      ;
; -0.351 ; write_ram_address[5] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.104      ;
; -0.351 ; write_ram_address[3] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.104      ;
; -0.344 ; write_ram_address[2] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.097      ;
; -0.343 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.096      ;
; -0.321 ; amp_ramping_flag     ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 1.000        ; 1.183      ; 2.411      ;
; -0.317 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.275      ;
; -0.307 ; write_ram_address[4] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.060      ;
; -0.307 ; write_ram_address[2] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.060      ;
; -0.306 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.059      ;
; -0.290 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.043      ;
; -0.287 ; write_ram_address[5] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.040      ;
; -0.287 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.040      ;
; -0.286 ; write_ram_address[1] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.039      ;
; -0.283 ; write_ram_address[5] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.036      ;
; -0.283 ; write_ram_address[3] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.036      ;
; -0.277 ; write_ram_address[4] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.030      ;
; -0.276 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.029      ;
; -0.275 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 1.028      ;
; -0.274 ; ram_process_count[0] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.232      ;
; -0.274 ; ram_process_count[0] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.232      ;
; -0.272 ; ram_process_count[0] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.272 ; ram_process_count[0] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.272 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.272 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.272 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.272 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.235      ;
; -0.259 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.116     ; 1.130      ;
; -0.259 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.259 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                                      ; clk_system  ; 1.000        ; -0.027     ; 1.219      ;
; -0.249 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.207      ;
; -0.239 ; write_ram_address[4] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.992      ;
; -0.239 ; write_ram_address[2] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.992      ;
; -0.238 ; write_ram_address[6] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.991      ;
; -0.238 ; write_ram_address[0] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.991      ;
; -0.236 ; ram_process_count[2] ; dds_ram_wraddress[14] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.194      ;
; -0.236 ; ram_process_count[2] ; dds_ram_wraddress[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.194      ;
; -0.236 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 1.000        ; -0.029     ; 1.194      ;
; -0.234 ; ram_process_count[2] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.234 ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.234 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.234 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.234 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.234 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.024     ; 1.197      ;
; -0.232 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.034     ; 1.185      ;
; -0.232 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                                      ; clk_system  ; 1.000        ; -0.034     ; 1.185      ;
; -0.222 ; write_ram_address[1] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.975      ;
; -0.219 ; write_ram_address[5] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.972      ;
; -0.219 ; write_ram_address[3] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.972      ;
; -0.215 ; write_ram_address[5] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.968      ;
; -0.215 ; write_ram_address[3] ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.968      ;
; -0.211 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; dds_step_to_next_freq_sampled                   ; clk_system  ; 1.000        ; -0.116     ; 1.082      ;
; -0.209 ; write_ram_address[6] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.962      ;
; -0.209 ; write_ram_address[4] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.962      ;
; -0.208 ; write_ram_address[2] ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.961      ;
; -0.207 ; write_ram_address[0] ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.960      ;
; -0.186 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                                      ; clk_system  ; 1.000        ; 0.167      ; 1.340      ;
; -0.186 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.167      ; 1.340      ;
; -0.186 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.167      ; 1.340      ;
; -0.186 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.167      ; 1.340      ;
; -0.186 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                                      ; clk_system  ; 1.000        ; 0.167      ; 1.340      ;
; -0.171 ; write_ram_address[4] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 1.000        ; -0.234     ; 0.924      ;
+--------+----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -0.761 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 2.045      ;
; -0.757 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 2.045      ;
; -0.721 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 2.005      ;
; -0.721 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 2.005      ;
; -0.720 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 2.006      ;
; -0.700 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.983      ;
; -0.700 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.983      ;
; -0.699 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.984      ;
; -0.695 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.983      ;
; -0.692 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.974      ;
; -0.692 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.974      ;
; -0.691 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 1.975      ;
; -0.685 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.778      ; 1.972      ;
; -0.682 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.766      ; 1.957      ;
; -0.682 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.766      ; 1.957      ;
; -0.681 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.768      ; 1.958      ;
; -0.681 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.961      ;
; -0.681 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.961      ;
; -0.680 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.962      ;
; -0.676 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.958      ;
; -0.676 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.958      ;
; -0.675 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 1.959      ;
; -0.665 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.945      ;
; -0.665 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.945      ;
; -0.664 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.782      ; 1.955      ;
; -0.664 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.946      ;
; -0.653 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 1.937      ;
; -0.653 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 1.937      ;
; -0.652 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.938      ;
; -0.644 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.772      ; 1.925      ;
; -0.644 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.772      ; 1.925      ;
; -0.643 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.926      ;
; -0.642 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.780      ; 1.931      ;
; -0.635 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.925      ;
; -0.635 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.925      ;
; -0.634 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.783      ; 1.926      ;
; -0.632 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.915      ;
; -0.632 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.915      ;
; -0.631 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.916      ;
; -0.628 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.768      ; 1.905      ;
; -0.628 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.768      ; 1.905      ;
; -0.627 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.770      ; 1.906      ;
; -0.626 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.914      ;
; -0.626 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.783      ; 1.918      ;
; -0.626 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.914      ;
; -0.625 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.915      ;
; -0.624 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.780      ; 1.913      ;
; -0.624 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.778      ; 1.911      ;
; -0.624 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.780      ; 1.913      ;
; -0.624 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.778      ; 1.911      ;
; -0.623 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.782      ; 1.914      ;
; -0.623 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.780      ; 1.912      ;
; -0.617 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.903      ;
; -0.617 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.763      ; 1.889      ;
; -0.617 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.903      ;
; -0.617 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.763      ; 1.889      ;
; -0.616 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.904      ;
; -0.616 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.765      ; 1.890      ;
; -0.616 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.768      ; 1.893      ;
; -0.616 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.768      ; 1.893      ;
; -0.615 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.770      ; 1.894      ;
; -0.615 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.782      ; 1.906      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.898      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.765      ; 1.886      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.765      ; 1.886      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.898      ;
; -0.611 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.899      ;
; -0.611 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.767      ; 1.887      ;
; -0.610 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.898      ;
; -0.610 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.898      ;
; -0.609 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.899      ;
; -0.608 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.893      ;
; -0.608 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.891      ;
; -0.608 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.893      ;
; -0.607 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.778      ; 1.894      ;
; -0.603 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.891      ;
; -0.603 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.891      ;
; -0.603 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.885      ;
; -0.603 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.885      ;
; -0.602 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.892      ;
; -0.602 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.775      ; 1.886      ;
; -0.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.772      ; 1.882      ;
; -0.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.772      ; 1.882      ;
; -0.600 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.774      ; 1.883      ;
; -0.596 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.882      ;
; -0.596 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.777      ; 1.882      ;
; -0.595 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.883      ;
; -0.593 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.883      ;
; -0.592 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.778      ; 1.879      ;
; -0.592 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.872      ;
; -0.592 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.771      ; 1.872      ;
; -0.591 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.873      ;
; -0.587 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.783      ; 1.879      ;
; -0.587 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.875      ;
; -0.587 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.875      ;
; -0.586 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.876      ;
; -0.583 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.868      ;
; -0.583 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.772      ; 1.864      ;
; -0.580 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.773      ; 1.862      ;
; -0.580 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.779      ; 1.868      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.167 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.119      ;
; -0.123 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.075      ;
; -0.107 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.059      ;
; -0.103 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.055      ;
; -0.099 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.051      ;
; -0.092 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.044      ;
; -0.084 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.036      ;
; -0.078 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.030      ;
; -0.055 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.007      ;
; -0.039 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.039 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.035 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.987      ;
; -0.031 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.983      ;
; -0.024 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.020 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.016 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.968      ;
; -0.010 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; 0.013  ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.939      ;
; 0.028  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.924      ;
; 0.029  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.033  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.919      ;
; 0.037  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.915      ;
; 0.044  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.048  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.052  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.900      ;
; 0.058  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.081  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.871      ;
; 0.093  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.859      ;
; 0.096  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.856      ;
; 0.096  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.856      ;
; 0.097  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.101  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.851      ;
; 0.105  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.847      ;
; 0.112  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.116  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.120  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.832      ;
; 0.126  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.149  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.803      ;
; 0.164  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.164  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.180  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.772      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.385  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.567      ;
; 0.386  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.566      ;
; 0.398  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.554      ;
; 0.400  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.409  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.412  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.540      ;
; 0.482  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.470      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.051 ; clk_system                                                                                                   ; clk_system             ; clk_system   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.350      ;
; 0.467  ; clk_system                                                                                                   ; clk_system             ; clk_system   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.332      ;
; 1.756  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.633      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.782  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.552     ; 4.603      ;
; 1.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.555     ; 4.595      ;
; 1.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.555     ; 4.595      ;
; 1.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.555     ; 4.595      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.593      ;
; 1.803  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.584      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[57] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[56] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[58] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[59] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[61] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[63] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[62] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.804  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; ramping_flag           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.579      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[15] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[38] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[40] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[41] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[42] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[43] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[46] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.818  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_frequency_var[47] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.571      ;
; 1.821  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.544     ; 4.572      ;
; 1.823  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.544     ; 4.570      ;
; 1.825  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.544     ; 4.568      ;
; 1.825  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.563      ;
; 1.833  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.555      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[24]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[25]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[31]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[37]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[41]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.834  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[42]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.554      ;
; 1.835  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.553      ;
; 1.837  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.549     ; 4.551      ;
; 1.840  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.540     ; 4.557      ;
; 1.842  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.540     ; 4.555      ;
; 1.842  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[40]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.547      ;
; 1.842  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; old_freq[52]           ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.548     ; 4.547      ;
; 1.844  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.540     ; 4.553      ;
; 1.846  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.546     ; 4.545      ;
; 1.846  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; adder_input[32]        ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.558     ; 4.533      ;
; 1.858  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.537     ; 4.542      ;
; 1.860  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.537     ; 4.540      ;
; 1.862  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; \process_1:count[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.537     ; 4.538      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_datab[36]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_dataa[37]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_dataa[36]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_datab[37]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_dataa[14]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_dataa[15]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_datab[14]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.863  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; comparer_datab[15]     ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.520      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.550     ; 4.515      ;
; 1.872  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; old_freq[9]            ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.551     ; 4.514      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.508      ;
; 1.877  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.507      ;
; 1.877  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.507      ;
; 1.877  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[35] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.553     ; 4.507      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[12] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[13] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[14] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; main_frequency_var[44] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.554     ; 4.505      ;
; 1.882  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[17] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.499      ;
; 1.882  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; main_frequency_var[34] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.556     ; 4.499      ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.015 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 0.307      ;
; 0.179 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[15]                      ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[3]                       ; par_data[3]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_5:sub_count[0]           ; \process_5:sub_count[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_5:sub_count[1]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; \process_7:count[4]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[3]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[1]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_6:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.196 ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.217 ; \process_7:count[0]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; \process_7:count[0]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.222 ; \process_7:count[0]               ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; \process_7:count[0]               ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.263 ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.269 ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.405      ;
; 0.269 ; old_freq[8]                       ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; old_amp[7]                        ; amp_adder_input[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.604      ;
; 0.274 ; old_amp[2]                        ; amp_adder_input[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.410      ;
; 0.275 ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.276 ; old_amp[5]                        ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.412      ;
; 0.276 ; old_freq[40]                      ; main_frequency_var[40]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; old_freq[34]                      ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; old_freq[40]                      ; adder_input[40]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; old_freq[14]                      ; main_frequency_var[14]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; old_freq[29]                      ; adder_input[29]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; old_freq[23]                      ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; old_freq[14]                      ; adder_input[14]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; old_freq[21]                      ; adder_input[21]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; old_amp[4]                        ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.417      ;
; 0.281 ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.417      ;
; 0.282 ; old_amp[3]                        ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.418      ;
; 0.284 ; main_frequency[24]                ; comparer_dataa[24]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.421      ;
; 0.285 ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.421      ;
; 0.285 ; adder_input[3]                    ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.603      ;
; 0.292 ; adder_input[4]                    ; comparer_dataa2[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.610      ;
; 0.292 ; adder_input[0]                    ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.610      ;
; 0.295 ; adder_input[1]                    ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.613      ;
; 0.297 ; main_amplitude_var[9]             ; main_amplitude[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.617      ;
; 0.297 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; sub_count[3]                      ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; adder_input[51]                   ; comparer_dataa2[51]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.620      ;
; 0.302 ; adder_input[29]                   ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.621      ;
; 0.302 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; adder_input[2]                    ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.621      ;
; 0.303 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; \process_5:sub_count[0]           ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; \process_5:sub_count[0]           ; \process_5:sub_count[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; sub_count[9]                      ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; \process_5:main_frequency_var[57] ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sub_count[8]                      ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sub_count[10]                     ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sub_count[12]                     ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; adder_input[39]                   ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.632      ;
; 0.307 ; adder_input[23]                   ; comparer_dataa2[23]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.626      ;
; 0.308 ; main_amplitude[7]                 ; amp_comparer_dataa1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.621      ;
; 0.308 ; adder_input[32]                   ; comparer_dataa2[32]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.630      ;
; 0.308 ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.312 ; \process_7:count[2]               ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; adder_input[46]                   ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.641      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                                                        ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.044 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock                                 ; clk_system  ; 0.000        ; 1.241      ; 1.494      ;
; 0.186 ; count_serial[0]       ; count_serial[0]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[4]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[2]       ; count_serial[2]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[3]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[1]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dds_ram_wren          ; dds_ram_wren          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.314      ;
; 0.204 ; write_ram_address[14] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.324      ;
; 0.286 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.405      ;
; 0.296 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.427      ;
; 0.304 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; write_ram_address[13] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[11] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; write_ram_address[12] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; write_ram_address[10] ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system                                      ; clk_system  ; 0.000        ; 0.040      ; 0.433      ;
; 0.331 ; count_serial[2]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.451      ;
; 0.335 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.454      ;
; 0.343 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.462      ;
; 0.375 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.039      ; 0.498      ;
; 0.376 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.048      ; 0.508      ;
; 0.384 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.039      ; 0.507      ;
; 0.384 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.039      ; 0.507      ;
; 0.394 ; count_serial[1]       ; count_serial[2]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.514      ;
; 0.396 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.039      ; 0.519      ;
; 0.400 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.519      ;
; 0.401 ; amp_ramping_flag      ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 0.000        ; 1.488      ; 2.043      ;
; 0.416 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.536      ;
; 0.423 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; count_serial[4]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.040      ; 0.550      ;
; 0.432 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.551      ;
; 0.434 ; count_serial[4]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.554      ;
; 0.435 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.554      ;
; 0.437 ; ramping_flag          ; LED_SDI[0]~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system  ; 0.000        ; 1.494      ; 2.085      ;
; 0.445 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.574      ;
; 0.454 ; write_ram_address[13] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[11] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.585      ;
; 0.458 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.587      ;
; 0.459 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.588      ;
; 0.461 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system                                      ; clk_system  ; 0.000        ; -0.154     ; 0.391      ;
; 0.462 ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.581      ;
; 0.465 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; write_ram_address[12] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; write_ram_address[10] ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; write_ram_address[12] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; write_ram_address[10] ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.589      ;
; 0.485 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.026      ; 0.595      ;
; 0.492 ; count_serial[3]       ; count_serial[1]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.612      ;
; 0.499 ; count_serial[2]       ; LED_CLK~reg0          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; count_serial[1]       ; count_serial[3]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.622      ;
; 0.505 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.624      ;
; 0.508 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.637      ;
; 0.511 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.640      ;
; 0.513 ; count_serial[2]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.052      ; 0.649      ;
; 0.517 ; count_serial[1]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.052      ; 0.653      ;
; 0.517 ; write_ram_address[11] ; write_ram_address[13] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system                                      ; clk_system  ; 0.000        ; -0.154     ; 0.449      ;
; 0.520 ; write_ram_address[11] ; write_ram_address[14] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[9]  ; write_ram_address[12] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.650      ;
; 0.522 ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system                                      ; clk_system  ; 0.000        ; -0.154     ; 0.452      ;
; 0.522 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.651      ;
; 0.523 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; count_serial[2]       ; count_serial[4]       ; clk_system                                      ; clk_system  ; 0.000        ; 0.052      ; 0.659      ;
; 0.524 ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.653      ;
; 0.525 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system                                      ; clk_system  ; 0.000        ; 0.045      ; 0.654      ;
; 0.528 ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system                                      ; clk_system  ; 0.000        ; 0.035      ; 0.647      ;
; 0.530 ; count_serial[3]       ; LED_LE~reg0           ; clk_system                                      ; clk_system  ; 0.000        ; 0.052      ; 0.666      ;
; 0.531 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system                                      ; clk_system  ; 0.000        ; 0.036      ; 0.651      ;
+-------+-----------------------+-----------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.278 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.397      ;
; 0.306 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.313 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.432      ;
; 0.319 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.438      ;
; 0.323 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.442      ;
; 0.327 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.446      ;
; 0.455 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.576      ;
; 0.465 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.591      ;
; 0.480 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.599      ;
; 0.483 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.602      ;
; 0.518 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.642      ;
; 0.531 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.655      ;
; 0.546 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.665      ;
; 0.549 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.668      ;
; 0.584 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.597 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.717      ;
; 0.600 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.720      ;
; 0.612 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.731      ;
; 0.615 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.734      ;
; 0.650 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.769      ;
; 0.653 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.772      ;
; 0.663 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.663 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.663 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.666 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.678 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.797      ;
; 0.681 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.800      ;
; 0.729 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.729 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.732 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.744 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.863      ;
; 0.747 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.866      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.311 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.924      ; 0.859      ;
; 0.330 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.911      ; 0.865      ;
; 0.335 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.880      ;
; 0.346 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.930      ; 0.900      ;
; 0.350 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.891      ;
; 0.351 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.906      ; 0.881      ;
; 0.361 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.909      ; 0.894      ;
; 0.371 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.907      ;
; 0.373 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.918      ;
; 0.376 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.913      ; 0.913      ;
; 0.378 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.914      ;
; 0.379 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.922      ;
; 0.381 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.917      ;
; 0.383 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.922      ;
; 0.383 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.927      ;
; 0.384 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.922      ;
; 0.384 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.930      ;
; 0.386 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.908      ; 0.918      ;
; 0.387 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.932      ;
; 0.392 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.938      ;
; 0.392 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.938      ;
; 0.394 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.940      ;
; 0.396 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.940      ;
; 0.397 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.941      ;
; 0.401 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.943      ;
; 0.402 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.928      ; 0.954      ;
; 0.402 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.948      ;
; 0.403 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.928      ; 0.955      ;
; 0.406 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.926      ; 0.956      ;
; 0.406 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.925      ; 0.955      ;
; 0.407 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.945      ;
; 0.409 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.947      ;
; 0.409 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.952      ;
; 0.410 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.923      ; 0.957      ;
; 0.411 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.956      ;
; 0.411 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.953      ;
; 0.412 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.953      ;
; 0.414 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.955      ;
; 0.416 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.916      ; 0.956      ;
; 0.416 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.960      ;
; 0.416 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.909      ; 0.949      ;
; 0.416 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.961      ;
; 0.418 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.911      ; 0.953      ;
; 0.418 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.964      ;
; 0.421 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.930      ; 0.975      ;
; 0.422 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.923      ; 0.969      ;
; 0.422 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.911      ; 0.957      ;
; 0.423 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.965      ;
; 0.423 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.964      ;
; 0.424 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.963      ;
; 0.425 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.963      ;
; 0.425 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.964      ;
; 0.426 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.968      ;
; 0.426 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.965      ;
; 0.427 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.966      ;
; 0.427 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.971      ;
; 0.427 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.965      ;
; 0.428 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.915      ; 0.967      ;
; 0.428 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.974      ;
; 0.428 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.971      ;
; 0.429 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.974      ;
; 0.429 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.971      ;
; 0.429 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.975      ;
; 0.430 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.966      ;
; 0.430 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.975      ;
; 0.432 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.975      ;
; 0.433 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.923      ; 0.980      ;
; 0.433 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.924      ; 0.981      ;
; 0.433 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.926      ; 0.983      ;
; 0.435 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.920      ; 0.979      ;
; 0.436 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.972      ;
; 0.437 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.973      ;
; 0.439 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.911      ; 0.974      ;
; 0.439 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.911      ; 0.974      ;
; 0.439 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.975      ;
; 0.441 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.983      ;
; 0.442 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.924      ; 0.990      ;
; 0.442 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.985      ;
; 0.442 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.983      ;
; 0.443 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.989      ;
; 0.444 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.919      ; 0.987      ;
; 0.445 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.928      ; 0.997      ;
; 0.445 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.990      ;
; 0.447 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.983      ;
; 0.447 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.985      ;
; 0.450 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.910      ; 0.984      ;
; 0.451 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.993      ;
; 0.451 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.992      ;
; 0.452 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.922      ; 0.998      ;
; 0.452 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 0.994      ;
; 0.453 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.912      ; 0.989      ;
; 0.453 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.994      ;
; 0.454 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.921      ; 0.999      ;
; 0.456 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.916      ; 0.996      ;
; 0.456 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.926      ; 1.006      ;
; 0.456 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.923      ; 1.003      ;
; 0.457 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.917      ; 0.998      ;
; 0.458 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.918      ; 1.000      ;
; 0.458 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.914      ; 0.996      ;
; 0.459 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.924      ; 1.007      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.316 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.503      ;
; 0.416 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.608      ;
; 0.445 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.630      ;
; 0.452 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.644      ;
; 0.454 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.636      ;
; 0.458 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.645      ;
; 0.460 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.645      ;
; 0.462 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.647      ;
; 0.463 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.651      ;
; 0.465 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.652      ;
; 0.465 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.650      ;
; 0.468 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.656      ;
; 0.468 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.657      ;
; 0.469 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.656      ;
; 0.470 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.653      ;
; 0.470 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.658      ;
; 0.471 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.656      ;
; 0.476 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.659      ;
; 0.476 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.659      ;
; 0.476 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.665      ;
; 0.481 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.663      ;
; 0.482 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.670      ;
; 0.483 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.670      ;
; 0.484 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.666      ;
; 0.484 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.673      ;
; 0.485 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.670      ;
; 0.485 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.673      ;
; 0.486 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.668      ;
; 0.487 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.670      ;
; 0.488 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.671      ;
; 0.488 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.670      ;
; 0.491 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.680      ;
; 0.498 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.687      ;
; 0.511 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.700      ;
; 0.513 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.702      ;
; 0.555 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.747      ;
; 0.572 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.761      ;
; 0.573 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.762      ;
; 0.580 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.774      ;
; 0.583 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.773      ;
; 0.584 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.769      ;
; 0.585 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.770      ;
; 0.585 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.768      ;
; 0.592 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.774      ;
; 0.593 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.785      ;
; 0.594 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.783      ;
; 0.596 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.057      ; 0.787      ;
; 0.598 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.781      ;
; 0.601 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.061      ; 0.796      ;
; 0.601 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.789      ;
; 0.602 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.787      ;
; 0.605 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.059      ; 0.798      ;
; 0.607 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.794      ;
; 0.610 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.797      ;
; 0.611 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.799      ;
; 0.611 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.796      ;
; 0.613 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.798      ;
; 0.614 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.796      ;
; 0.616 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.804      ;
; 0.617 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.804      ;
; 0.619 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.804      ;
; 0.626 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.813      ;
; 0.627 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.815      ;
; 0.627 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.814      ;
; 0.628 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.815      ;
; 0.630 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.820      ;
; 0.630 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.049      ; 0.813      ;
; 0.630 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.824      ;
; 0.631 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.825      ;
; 0.632 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.820      ;
; 0.632 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.821      ;
; 0.633 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.048      ; 0.815      ;
; 0.634 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.824      ;
; 0.635 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.820      ;
; 0.638 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.827      ;
; 0.639 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.829      ;
; 0.642 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.832      ;
; 0.643 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.832      ;
; 0.644 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.832      ;
; 0.645 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.051      ; 0.830      ;
; 0.645 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.839      ;
; 0.647 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.059      ; 0.840      ;
; 0.648 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.842      ;
; 0.649 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.841      ;
; 0.654 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.844      ;
; 0.657 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.851      ;
; 0.659 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.853      ;
; 0.660 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.058      ; 0.852      ;
; 0.663 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.857      ;
; 0.664 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.056      ; 0.854      ;
; 0.668 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.862      ;
; 0.674 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.059      ; 0.867      ;
; 0.674 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.868      ;
; 0.676 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.870      ;
; 0.677 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.866      ;
; 0.677 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.866      ;
; 0.677 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.060      ; 0.871      ;
; 0.679 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.053      ; 0.866      ;
; 0.684 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.055      ; 0.873      ;
; 0.686 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.054      ; 0.874      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_LE~reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wren          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[9]  ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[4]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[5]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; write_ram_address[6]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.211 ; 3.441        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.273 ; 3.457        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.273 ; 3.457        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.274 ; 3.458        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.449 ; 3.449        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a18|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a20|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a27|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a29|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a30|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a31|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a32|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a33|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a46|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a50|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a51|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a52|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a62|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled|clk                                                                            ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[1]|clk                                                ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a17|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a19|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a21|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a22|clk1                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[21] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[22] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[36] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[37] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[4]  ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[5]  ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[7]  ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[28] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[29] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[52] ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[53] ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[0]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[1]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[2]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[3]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[4]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[5]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[6]  ;
; 15.755 ; 15.971       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[7]  ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[0]~reg0                   ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[1]~reg0                   ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[3]~reg0                   ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[4]~reg0                   ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[6]~reg0                   ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[7]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[10] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[11] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[12] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[13] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[2]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[3]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[4]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[5]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[6]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[7]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[8]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[9]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[10] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[11] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[12] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[13] ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[8]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_amplitude_var[9]  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_count[0]          ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_6:main_count[1]          ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[10]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[11]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[12]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[13]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[2]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[8]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[9]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_wr_pin~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_add[5]                        ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[0]                       ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[3]                       ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[0]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[1]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[10] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[11] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[12] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[13] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[14] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[15] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[23] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[24] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[25] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[26] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[27] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[2]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[30] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[31] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[32] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[33] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[3]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[40] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[41] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[42] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[43] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[44] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[45] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[46] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[47] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[48] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[49] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[54] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[55] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[56] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[57] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[58] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[59] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[60] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[61] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[62] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[63] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[8]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[9]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:sub_count[0]           ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:sub_count[1]           ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[0]                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 1.426 ; 2.277 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 1.426 ; 2.277 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 3.026 ; 3.828 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 2.831 ; 3.670 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 3.026 ; 3.828 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 2.743 ; 3.554 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 2.870 ; 3.694 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 2.993 ; 3.823 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 0.826 ; 1.590 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 0.984 ; 1.764 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 0.920 ; 1.709 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 0.902 ; 1.659 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 0.958 ; 1.752 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 0.755 ; 1.534 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 0.596 ; 1.350 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 0.877 ; 1.626 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 0.800 ; 1.569 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 0.849 ; 1.683 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 1.017 ; 1.818 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 1.163 ; 2.002 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 0.834 ; 1.638 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 1.110 ; 1.938 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 1.237 ; 2.095 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 1.166 ; 2.006 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 2.163 ; 3.033 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 2.647 ; 3.287 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 2.993 ; 3.823 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 2.795 ; 3.615 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 2.737 ; 3.562 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 2.781 ; 3.613 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 3.786 ; 4.543 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 3.786 ; 4.543 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.192 ; -2.026 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.192 ; -2.026 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -1.753 ; -2.561 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -1.830 ; -2.639 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -1.970 ; -2.829 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -1.753 ; -2.561 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -1.838 ; -2.657 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.367 ; -1.108 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.604 ; -1.355 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.761 ; -1.533 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.695 ; -1.469 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.682 ; -1.432 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.731 ; -1.510 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.520 ; -1.285 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.367 ; -1.108 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.658 ; -1.401 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.568 ; -1.330 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.612 ; -1.428 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.788 ; -1.573 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.928 ; -1.750 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.612 ; -1.400 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.884 ; -1.700 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.005 ; -1.851 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.934 ; -1.755 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.922 ; -1.739 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -0.952 ; -1.771 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.933 ; -2.797 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.792 ; -2.608 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.753 ; -2.549 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -1.755 ; -2.574 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.355 ; -3.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.355 ; -3.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.889 ; 3.966 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.776 ; 3.823 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.402 ; 5.251 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.402 ; 5.251 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.745 ; 3.798 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.648 ; 3.705 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.745 ; 3.798 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.367 ; 4.245 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.273 ; 4.134 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.826 ; 2.934 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 3.196 ; 3.368 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.743 ; 2.859 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 3.073 ; 3.201 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.820 ; 2.951 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.856 ; 3.005 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.821 ; 2.913 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.638 ; 2.708 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.754 ; 2.827 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.707 ; 2.795 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 4.367 ; 4.245 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.334 ; 2.348 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.477 ; 2.508 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.009 ; 3.864 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.408 ; 2.449 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.295 ; 2.264 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.061 ; 3.179 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.786 ; 2.853 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.743 ; 2.814 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.509 ; 2.588 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.540 ; 2.598 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.732 ; 2.815 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.371 ; 2.410 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.484 ; 2.532 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.640 ; 2.718 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.658 ; 2.732 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.353 ; 2.385 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.559 ; 2.641 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.677 ; 2.769 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.744 ; 2.839 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.954 ; 3.085 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.743 ; 2.831 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.882 ; 2.997 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.981 ; 3.105 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.978 ; 3.093 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.711 ; 2.808 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 3.061 ; 3.179 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 3.022 ; 3.143 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.874 ; 2.988 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.748 ; 3.820 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.639 ; 3.682 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.262 ; 5.105 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.262 ; 5.105 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.518 ; 3.570 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.518 ; 3.570 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.611 ; 3.660 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 2.021 ; 2.033 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.941 ; 3.796 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.490 ; 2.592 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.845 ; 3.008 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.411 ; 2.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.728 ; 2.848 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.484 ; 2.608 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.520 ; 2.661 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.486 ; 2.572 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.310 ; 2.375 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.421 ; 2.489 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.377 ; 2.460 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 4.031 ; 3.903 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.021 ; 2.033 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.159 ; 2.186 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.687 ; 3.537 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.089 ; 2.127 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 1.978 ; 1.951 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 2.036 ; 2.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.456 ; 2.518 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.414 ; 2.480 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.187 ; 2.261 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.216 ; 2.269 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.400 ; 2.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.054 ; 2.089 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.312 ; 2.385 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.329 ; 2.398 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.036 ; 2.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.234 ; 2.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.347 ; 2.433 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.411 ; 2.501 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.613 ; 2.737 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.411 ; 2.493 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.544 ; 2.652 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.639 ; 2.756 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.636 ; 2.744 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.380 ; 2.471 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.716 ; 2.827 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.679 ; 2.792 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.536 ; 2.643 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.872 ; 4.798 ; 5.711 ; 5.637 ;
; add_in[0]      ; dds_bus_out[1] ; 4.897 ; 4.823 ; 5.736 ; 5.662 ;
; add_in[0]      ; tx_enable[0]   ; 4.979 ; 5.055 ; 5.800 ; 5.894 ;
; add_in[0]      ; tx_enable[1]   ; 4.796 ; 4.854 ; 5.617 ; 5.693 ;
; add_in[1]      ; dds_bus_out[0] ; 5.067 ; 4.993 ; 5.869 ; 5.795 ;
; add_in[1]      ; dds_bus_out[1] ; 5.092 ; 5.018 ; 5.894 ; 5.820 ;
; add_in[1]      ; tx_enable[0]   ; 5.131 ; 5.250 ; 6.003 ; 6.052 ;
; add_in[1]      ; tx_enable[1]   ; 4.948 ; 5.049 ; 5.820 ; 5.851 ;
; add_in[2]      ; dds_bus_out[0] ; 4.934 ; 4.860 ; 5.745 ; 5.671 ;
; add_in[2]      ; dds_bus_out[1] ; 4.959 ; 4.885 ; 5.770 ; 5.696 ;
; add_in[2]      ; tx_enable[0]   ; 5.030 ; 5.117 ; 5.848 ; 5.928 ;
; add_in[2]      ; tx_enable[1]   ; 4.847 ; 4.916 ; 5.665 ; 5.727 ;
; add_in[3]      ; dds_bus_out[0] ; 5.061 ; 4.987 ; 5.885 ; 5.811 ;
; add_in[3]      ; dds_bus_out[1] ; 5.086 ; 5.012 ; 5.910 ; 5.836 ;
; add_in[3]      ; tx_enable[0]   ; 5.147 ; 5.244 ; 5.973 ; 6.068 ;
; add_in[3]      ; tx_enable[1]   ; 4.964 ; 5.043 ; 5.790 ; 5.867 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 5.034 ; 4.960 ; 5.864 ; 5.790 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 5.059 ; 4.985 ; 5.889 ; 5.815 ;
; dds_bus_in[28] ; tx_enable[0]   ; 5.127 ; 5.217 ; 5.985 ; 6.047 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.944 ; 5.016 ; 5.802 ; 5.846 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.836 ; 4.762 ; 5.656 ; 5.582 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.861 ; 4.787 ; 5.681 ; 5.607 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.940 ; 5.019 ; 5.767 ; 5.839 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.757 ; 4.818 ; 5.584 ; 5.638 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.928 ; 4.854 ; 5.753 ; 5.679 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.953 ; 4.879 ; 5.778 ; 5.704 ;
; dds_bus_in[30] ; tx_enable[0]   ; 5.028 ; 5.111 ; 5.834 ; 5.936 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.845 ; 4.910 ; 5.651 ; 5.735 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.972 ; 4.898 ; 5.804 ; 5.730 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.997 ; 4.923 ; 5.829 ; 5.755 ;
; dds_bus_in[31] ; tx_enable[0]   ; 5.059 ; 5.155 ; 5.887 ; 5.987 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.876 ; 4.954 ; 5.704 ; 5.786 ;
+----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.591 ; 4.517 ; 5.400 ; 5.326 ;
; add_in[0]      ; dds_bus_out[1] ; 4.613 ; 4.539 ; 5.422 ; 5.348 ;
; add_in[0]      ; tx_enable[0]   ; 4.804 ; 4.873 ; 5.613 ; 5.702 ;
; add_in[0]      ; tx_enable[1]   ; 4.628 ; 4.680 ; 5.437 ; 5.509 ;
; add_in[1]      ; dds_bus_out[0] ; 4.731 ; 4.657 ; 5.590 ; 5.516 ;
; add_in[1]      ; dds_bus_out[1] ; 4.753 ; 4.679 ; 5.612 ; 5.538 ;
; add_in[1]      ; tx_enable[0]   ; 4.944 ; 5.055 ; 5.803 ; 5.840 ;
; add_in[1]      ; tx_enable[1]   ; 4.768 ; 4.862 ; 5.627 ; 5.647 ;
; add_in[2]      ; dds_bus_out[0] ; 4.613 ; 4.539 ; 5.421 ; 5.347 ;
; add_in[2]      ; dds_bus_out[1] ; 4.635 ; 4.561 ; 5.443 ; 5.369 ;
; add_in[2]      ; tx_enable[0]   ; 4.826 ; 4.898 ; 5.634 ; 5.699 ;
; add_in[2]      ; tx_enable[1]   ; 4.650 ; 4.705 ; 5.458 ; 5.506 ;
; add_in[3]      ; dds_bus_out[0] ; 4.698 ; 4.624 ; 5.517 ; 5.443 ;
; add_in[3]      ; dds_bus_out[1] ; 4.720 ; 4.646 ; 5.539 ; 5.465 ;
; add_in[3]      ; tx_enable[0]   ; 4.911 ; 4.988 ; 5.730 ; 5.804 ;
; add_in[3]      ; tx_enable[1]   ; 4.735 ; 4.795 ; 5.554 ; 5.611 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.708 ; 4.634 ; 5.576 ; 5.502 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.730 ; 4.656 ; 5.598 ; 5.524 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.921 ; 5.011 ; 5.789 ; 5.846 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.745 ; 4.818 ; 5.613 ; 5.653 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.553 ; 4.479 ; 5.369 ; 5.295 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.575 ; 4.501 ; 5.391 ; 5.317 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.766 ; 4.840 ; 5.582 ; 5.649 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.590 ; 4.647 ; 5.406 ; 5.456 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.613 ; 4.539 ; 5.409 ; 5.335 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.635 ; 4.561 ; 5.431 ; 5.357 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.826 ; 4.893 ; 5.622 ; 5.708 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.650 ; 4.700 ; 5.446 ; 5.515 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.615 ; 4.541 ; 5.434 ; 5.360 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.637 ; 4.563 ; 5.456 ; 5.382 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.828 ; 4.907 ; 5.647 ; 5.725 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.652 ; 4.714 ; 5.471 ; 5.532 ;
+----------------+----------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.194    ; -0.369 ; N/A      ; N/A     ; -3.201              ;
;  clk_dds                                         ; -3.232    ; 0.316  ; N/A      ; N/A     ; 3.211               ;
;  clk_system                                      ; -3.263    ; 0.044  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram_wrclock                                 ; -2.420    ; 0.311  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                   ; -1.656    ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.194    ; -0.369 ; N/A      ; N/A     ; 15.631              ;
; Design-wide TNS                                  ; -4261.621 ; -0.369 ; 0.0      ; 0.0     ; -724.63             ;
;  clk_dds                                         ; -173.782  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                      ; -104.388  ; 0.000  ; N/A      ; N/A     ; -92.194             ;
;  dds_ram_wrclock                                 ; -372.653  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                   ; -13.466   ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -3597.332 ; -0.369 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 3.133 ; 3.447 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 3.133 ; 3.447 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 6.773 ; 7.169 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 6.394 ; 6.757 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 6.773 ; 7.169 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 6.225 ; 6.562 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 6.508 ; 6.840 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 6.692 ; 7.102 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 2.064 ; 2.342 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 2.424 ; 2.727 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 2.238 ; 2.532 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 2.256 ; 2.552 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.390 ; 2.670 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 1.888 ; 2.126 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 1.512 ; 1.775 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 2.213 ; 2.488 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.019 ; 2.301 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 2.043 ; 2.400 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.476 ; 2.787 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.756 ; 3.080 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.050 ; 2.379 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.665 ; 3.061 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.908 ; 3.322 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.832 ; 3.152 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 5.296 ; 5.530 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.858 ; 6.341 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.692 ; 7.102 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 6.248 ; 6.640 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 6.184 ; 6.549 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.318 ; 6.680 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 8.029 ; 8.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 8.029 ; 8.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.192 ; -2.026 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.192 ; -2.026 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -1.753 ; -2.561 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -1.830 ; -2.639 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -1.970 ; -2.829 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -1.753 ; -2.561 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -1.838 ; -2.657 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.367 ; -0.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.604 ; -1.355 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.761 ; -1.533 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.695 ; -1.469 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.682 ; -1.432 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.731 ; -1.510 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.520 ; -1.271 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.367 ; -0.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.658 ; -1.401 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.568 ; -1.330 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.612 ; -1.428 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.788 ; -1.573 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.928 ; -1.750 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.612 ; -1.400 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.884 ; -1.700 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.005 ; -1.851 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.934 ; -1.755 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.922 ; -1.739 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -0.952 ; -1.771 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.933 ; -2.797 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.792 ; -2.608 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.753 ; -2.549 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -1.755 ; -2.574 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.355 ; -3.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.355 ; -3.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.224  ; 8.000 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.905  ; 7.673 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.289 ; 9.786 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.289 ; 9.786 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.927  ; 7.666 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.529  ; 7.419 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.927  ; 7.666 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 8.657  ; 7.975 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.291  ; 7.729 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.313  ; 6.066 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 7.156  ; 6.881 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.969  ; 5.833 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 6.811  ; 6.509 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 6.183  ; 6.083 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 6.353  ; 6.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.269  ; 5.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.861  ; 5.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.132  ; 5.865 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 6.134  ; 5.812 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 8.657  ; 7.975 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.195  ; 4.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.547  ; 5.315 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.740  ; 7.213 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.282  ; 5.107 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.808  ; 4.950 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 6.840  ; 6.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 6.309  ; 5.972 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.091  ; 5.844 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.570  ; 5.390 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.635  ; 5.403 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.064  ; 5.840 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.236  ; 5.072 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.498  ; 5.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.904  ; 5.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.934  ; 5.704 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.213  ; 5.009 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.659  ; 5.504 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.998  ; 5.783 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 6.083  ; 5.832 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.569  ; 6.325 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.177  ; 5.935 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.394  ; 6.152 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 6.682  ; 6.405 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.629  ; 6.354 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 6.014  ; 5.821 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.840  ; 6.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 6.816  ; 6.490 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.361  ; 6.122 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.748 ; 3.820 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.639 ; 3.682 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.262 ; 5.105 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.262 ; 5.105 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.518 ; 3.570 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.518 ; 3.570 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.611 ; 3.660 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 2.021 ; 2.033 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.941 ; 3.796 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.490 ; 2.592 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.845 ; 3.008 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.411 ; 2.520 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.728 ; 2.848 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.484 ; 2.608 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.520 ; 2.661 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.486 ; 2.572 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.310 ; 2.375 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.421 ; 2.489 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.377 ; 2.460 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 4.031 ; 3.903 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.021 ; 2.033 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.159 ; 2.186 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.687 ; 3.537 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.089 ; 2.127 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 1.978 ; 1.951 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 2.036 ; 2.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.456 ; 2.518 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.414 ; 2.480 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.187 ; 2.261 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.216 ; 2.269 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.400 ; 2.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.054 ; 2.089 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.312 ; 2.385 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.329 ; 2.398 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.036 ; 2.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.234 ; 2.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.347 ; 2.433 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.411 ; 2.501 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.613 ; 2.737 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.411 ; 2.493 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.544 ; 2.652 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.639 ; 2.756 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.636 ; 2.744 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.380 ; 2.471 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.716 ; 2.827 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.679 ; 2.792 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.536 ; 2.643 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.360 ; 10.190 ; 10.723 ; 10.553 ;
; add_in[0]      ; dds_bus_out[1] ; 10.406 ; 10.236 ; 10.769 ; 10.599 ;
; add_in[0]      ; tx_enable[0]   ; 10.911 ; 10.607 ; 11.274 ; 11.013 ;
; add_in[0]      ; tx_enable[1]   ; 10.381 ; 10.140 ; 10.744 ; 10.546 ;
; add_in[1]      ; dds_bus_out[0] ; 10.768 ; 10.598 ; 11.135 ; 10.965 ;
; add_in[1]      ; dds_bus_out[1] ; 10.785 ; 10.615 ; 11.181 ; 11.011 ;
; add_in[1]      ; tx_enable[0]   ; 11.290 ; 11.090 ; 11.686 ; 11.336 ;
; add_in[1]      ; tx_enable[1]   ; 10.760 ; 10.623 ; 11.156 ; 10.869 ;
; add_in[2]      ; dds_bus_out[0] ; 10.505 ; 10.335 ; 10.842 ; 10.672 ;
; add_in[2]      ; dds_bus_out[1] ; 10.551 ; 10.381 ; 10.888 ; 10.718 ;
; add_in[2]      ; tx_enable[0]   ; 11.056 ; 10.740 ; 11.393 ; 11.070 ;
; add_in[2]      ; tx_enable[1]   ; 10.526 ; 10.273 ; 10.863 ; 10.603 ;
; add_in[3]      ; dds_bus_out[0] ; 10.788 ; 10.618 ; 11.120 ; 10.950 ;
; add_in[3]      ; dds_bus_out[1] ; 10.834 ; 10.664 ; 11.166 ; 10.996 ;
; add_in[3]      ; tx_enable[0]   ; 11.339 ; 11.083 ; 11.671 ; 11.393 ;
; add_in[3]      ; tx_enable[1]   ; 10.809 ; 10.616 ; 11.141 ; 10.926 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 10.658 ; 10.488 ; 11.068 ; 10.898 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 10.704 ; 10.534 ; 11.114 ; 10.944 ;
; dds_bus_in[28] ; tx_enable[0]   ; 11.209 ; 10.961 ; 11.619 ; 11.292 ;
; dds_bus_in[28] ; tx_enable[1]   ; 10.679 ; 10.494 ; 11.089 ; 10.825 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 10.214 ; 10.044 ; 10.606 ; 10.436 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 10.260 ; 10.090 ; 10.652 ; 10.482 ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.765 ; 10.461 ; 11.157 ; 10.846 ;
; dds_bus_in[29] ; tx_enable[1]   ; 10.235 ; 9.994  ; 10.627 ; 10.379 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.464 ; 10.294 ; 10.829 ; 10.659 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.510 ; 10.340 ; 10.875 ; 10.705 ;
; dds_bus_in[30] ; tx_enable[0]   ; 11.015 ; 10.699 ; 11.380 ; 11.107 ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.485 ; 10.232 ; 10.850 ; 10.640 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 10.598 ; 10.428 ; 10.960 ; 10.790 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 10.644 ; 10.474 ; 11.006 ; 10.836 ;
; dds_bus_in[31] ; tx_enable[0]   ; 11.149 ; 10.890 ; 11.511 ; 11.233 ;
; dds_bus_in[31] ; tx_enable[1]   ; 10.619 ; 10.423 ; 10.981 ; 10.766 ;
+----------------+----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.591 ; 4.517 ; 5.400 ; 5.326 ;
; add_in[0]      ; dds_bus_out[1] ; 4.613 ; 4.539 ; 5.422 ; 5.348 ;
; add_in[0]      ; tx_enable[0]   ; 4.804 ; 4.873 ; 5.613 ; 5.702 ;
; add_in[0]      ; tx_enable[1]   ; 4.628 ; 4.680 ; 5.437 ; 5.509 ;
; add_in[1]      ; dds_bus_out[0] ; 4.731 ; 4.657 ; 5.590 ; 5.516 ;
; add_in[1]      ; dds_bus_out[1] ; 4.753 ; 4.679 ; 5.612 ; 5.538 ;
; add_in[1]      ; tx_enable[0]   ; 4.944 ; 5.055 ; 5.803 ; 5.840 ;
; add_in[1]      ; tx_enable[1]   ; 4.768 ; 4.862 ; 5.627 ; 5.647 ;
; add_in[2]      ; dds_bus_out[0] ; 4.613 ; 4.539 ; 5.421 ; 5.347 ;
; add_in[2]      ; dds_bus_out[1] ; 4.635 ; 4.561 ; 5.443 ; 5.369 ;
; add_in[2]      ; tx_enable[0]   ; 4.826 ; 4.898 ; 5.634 ; 5.699 ;
; add_in[2]      ; tx_enable[1]   ; 4.650 ; 4.705 ; 5.458 ; 5.506 ;
; add_in[3]      ; dds_bus_out[0] ; 4.698 ; 4.624 ; 5.517 ; 5.443 ;
; add_in[3]      ; dds_bus_out[1] ; 4.720 ; 4.646 ; 5.539 ; 5.465 ;
; add_in[3]      ; tx_enable[0]   ; 4.911 ; 4.988 ; 5.730 ; 5.804 ;
; add_in[3]      ; tx_enable[1]   ; 4.735 ; 4.795 ; 5.554 ; 5.611 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.708 ; 4.634 ; 5.576 ; 5.502 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.730 ; 4.656 ; 5.598 ; 5.524 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.921 ; 5.011 ; 5.789 ; 5.846 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.745 ; 4.818 ; 5.613 ; 5.653 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.553 ; 4.479 ; 5.369 ; 5.295 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.575 ; 4.501 ; 5.391 ; 5.317 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.766 ; 4.840 ; 5.582 ; 5.649 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.590 ; 4.647 ; 5.406 ; 5.456 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.613 ; 4.539 ; 5.409 ; 5.335 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.635 ; 4.561 ; 5.431 ; 5.357 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.826 ; 4.893 ; 5.622 ; 5.708 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.650 ; 4.700 ; 5.446 ; 5.515 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.615 ; 4.541 ; 5.434 ; 5.360 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.637 ; 4.563 ; 5.456 ; 5.382 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.828 ; 4.907 ; 5.647 ; 5.725 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.652 ; 4.714 ; 5.471 ; 5.532 ;
+----------------+----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                   ; clk_dds                                         ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                      ; clk_system                                      ; 349      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                 ; clk_system                                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                   ; clk_system                                      ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system                                      ; 2        ; 0        ; 0        ; 0        ;
; clk_system                                      ; dds_ram_wrclock                                 ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                   ; dds_step_to_next_freq_sampled                   ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 90482    ; 0        ; 0        ; 0        ;
; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 31416    ; 0        ; 5958     ; 7431     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                   ; clk_dds                                         ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                      ; clk_system                                      ; 349      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                 ; clk_system                                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                   ; clk_system                                      ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; clk_system                                      ; 2        ; 0        ; 0        ; 0        ;
; clk_system                                      ; dds_ram_wrclock                                 ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                   ; dds_step_to_next_freq_sampled                   ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 90482    ; 0        ; 0        ; 0        ;
; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 31416    ; 0        ; 5958     ; 7431     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 262   ; 262  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Apr 10 13:41:02 2015
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.194           -3597.332 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.263            -104.388 clk_system 
    Info (332119):    -3.232            -173.782 clk_dds 
    Info (332119):    -2.420            -372.653 dds_ram_wrclock 
    Info (332119):    -1.656             -13.466 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.283              -0.283 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.448               0.000 clk_system 
    Info (332119):     0.464               0.000 dds_ram_wrclock 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.624               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):     3.642               0.000 clk_dds 
    Info (332119):    15.658               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.034           -2871.416 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.990            -159.185 clk_dds 
    Info (332119):    -2.955             -93.326 clk_system 
    Info (332119):    -2.280            -351.379 dds_ram_wrclock 
    Info (332119):    -1.366             -11.010 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.369              -0.369 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.399               0.000 clk_system 
    Info (332119):     0.418               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.495               0.000 dds_ram_wrclock 
    Info (332119):     0.591               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):     3.640               0.000 clk_dds 
    Info (332119):    15.631               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.080             -48.997 clk_dds 
    Info (332119):    -0.766             -13.292 clk_system 
    Info (332119):    -0.761             -95.651 dds_ram_wrclock 
    Info (332119):    -0.167              -0.435 dds_step_to_next_freq_sampled 
    Info (332119):    -0.051              -0.051 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.015               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.044               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.311               0.000 dds_ram_wrclock 
    Info (332119):     0.316               0.000 clk_dds 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -62.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):     3.211               0.000 clk_dds 
    Info (332119):    15.744               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 681 megabytes
    Info: Processing ended: Fri Apr 10 13:41:06 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


