//
// use pullup/pulldown to drive power nodes:
//

pullup (supply0,supply1)( vdd );
pulldown (supply0,supply1)( gnd );

//
// transistor instances:
//

pmos #1 ( \bitslice_0/leftbuf_0/nSDO , vdd , Quotient[0] );
nmos #1 ( \bitslice_0/leftbuf_0/nSDO , gnd , Quotient[0] );
pmos #1 ( \bitslice_0/scanreg_4/active_141_169# , vdd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_4/active_660_758# , vdd , \bitslice_0/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_0/scanreg_4/active_660_758# , vdd , \bitslice_0/mux2_0/Clock );
tranif0 #1 ( \bitslice_0/scanreg_4/active_39_668# , \bitslice_0/scanreg_4/active_40_128# , \bitslice_0/A1 );
tranif0 #1 ( \bitslice_0/scanreg_4/active_40_128# , \bitslice_0/scanreg_4/active_39_668# , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_4/active_39_668# , vdd , \bitslice_0/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_0/scanreg_4/active_273_668# , vdd , \bitslice_0/A1 );
pmos #1 ( \bitslice_0/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_0/scanreg_4/active_39_668# , \bitslice_0/scanreg_4/active_273_668# , \bitslice_0/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_0/scanreg_4/active_273_668# , \bitslice_0/scanreg_4/active_39_668# , Quotient[0] );
nmos #1 ( \bitslice_0/scanreg_4/active_141_169# , gnd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_0/scanreg_4/nQ , vdd , \bitslice_0/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_4/nQ , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_4/active_665_81# , vdd , \bitslice_0/mux2_0/Clock );
pmos #1 ( \bitslice_0/scanreg_4/active_665_81# , vdd , \bitslice_0/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_4/active_665_81# , vdd , \bitslice_0/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_4/active_665_81# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( Quotient[0] , vdd , \bitslice_0/scanreg_4/active_665_81# );
pmos #1 ( Quotient[0] , vdd , \bitslice_0/scanreg_4/nQ );
pmos #1 ( \bitslice_0/scanreg_4/nQ , vdd , Quotient[0] );
pmos #1 ( \bitslice_0/scanreg_4/active_645_290# , vdd , \bitslice_0/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_4/active_645_290# , vdd , \bitslice_0/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_4/active_645_290# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_4/active_717_492# , vdd , \bitslice_0/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_4/active_717_492# , vdd , \bitslice_0/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_0/scanreg_4/active_645_290# , \bitslice_0/scanreg_4/active_738_290# , \bitslice_0/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_4/active_738_290# , \bitslice_0/scanreg_4/active_776_290# , \bitslice_0/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_4/active_776_290# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_4/active_852_290# , gnd , \bitslice_0/scanreg_4/active_665_81# );
nmos #1 ( Quotient[0] , \bitslice_0/scanreg_4/active_852_290# , \bitslice_0/scanreg_4/nQ );
nmos #1 ( \bitslice_0/scanreg_4/active_662_183# , gnd , \bitslice_0/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_0/scanreg_4/active_660_758# , \bitslice_0/scanreg_4/active_662_183# , \bitslice_0/mux2_0/Clock );
nmos #1 ( \bitslice_0/scanreg_4/active_40_128# , \bitslice_0/scanreg_4/active_75_128# , \bitslice_0/A1 );
nmos #1 ( \bitslice_0/scanreg_4/active_75_128# , gnd , \bitslice_0/mux2_0/Test );
nmos #1 ( \bitslice_0/scanreg_4/active_207_128# , gnd , \bitslice_0/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_0/scanreg_4/active_207_128# , \bitslice_0/scanreg_4/active_273_128# , \bitslice_0/A1 );
tranif1 #1 ( \bitslice_0/scanreg_4/active_273_128# , \bitslice_0/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_0/scanreg_4/active_40_128# , \bitslice_0/scanreg_4/active_471_129# , \bitslice_0/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_0/scanreg_4/active_471_129# , \bitslice_0/scanreg_4/active_207_128# , Quotient[0] );
nmos #1 ( \bitslice_0/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_0/scanreg_4/active_776_183# , gnd , \bitslice_0/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_4/active_814_183# , \bitslice_0/scanreg_4/active_776_183# , \bitslice_0/mux2_0/nReset );
tranif1 #1 ( \bitslice_0/scanreg_4/nQ , \bitslice_0/scanreg_4/active_814_183# , Quotient[0] );
tranif1 #1 ( \bitslice_0/scanreg_4/active_665_81# , \bitslice_0/scanreg_4/active_698_81# , \bitslice_0/mux2_0/Clock );
tranif1 #1 ( \bitslice_0/scanreg_4/active_698_81# , \bitslice_0/scanreg_4/active_738_81# , \bitslice_0/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_4/active_738_81# , \bitslice_0/scanreg_4/active_776_81# , \bitslice_0/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_4/active_776_81# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_4/active_852_81# , gnd , \bitslice_0/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_4/active_717_492# , \bitslice_0/scanreg_4/active_852_81# , \bitslice_0/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_0/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_0/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_0/halfadder_0/active_88_60# , vdd , \bitslice_0/A1 );
pmos #1 ( \bitslice_0/halfadder_0/active_60_708# , vdd , \bitslice_0/1 );
tranif0 #1 ( \bitslice_0/halfadder_0/active_33_610# , \bitslice_0/S1 , \bitslice_0/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_0/S1 , \bitslice_0/halfadder_0/active_33_610# , \bitslice_0/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_0/halfadder_0/active_33_610# , vdd , \bitslice_0/A1 );
pmos #1 ( \bitslice_0/halfadder_0/active_33_610# , vdd , \bitslice_0/1 );
pmos #1 ( \bitslice_0/halfadder_0/active_70_525# , vdd , \bitslice_0/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_1/1 , \bitslice_0/halfadder_0/active_70_525# , \bitslice_0/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_1/1 , gnd , \bitslice_0/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_1/1 , gnd , \bitslice_0/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_0/halfadder_0/active_70_166# , gnd , \bitslice_0/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_0/S1 , \bitslice_0/halfadder_0/active_70_166# , \bitslice_0/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_0/S1 , \bitslice_0/halfadder_0/active_155_166# , \bitslice_0/A1 );
nmos #1 ( \bitslice_0/halfadder_0/active_155_166# , gnd , \bitslice_0/1 );
nmos #1 ( \bitslice_0/halfadder_0/active_60_708# , gnd , \bitslice_0/1 );
nmos #1 ( \bitslice_0/halfadder_0/active_88_60# , gnd , \bitslice_0/A1 );
pmos #1 ( \bitslice_0/scanreg_3/active_141_169# , vdd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_3/active_660_758# , vdd , \bitslice_0/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_0/scanreg_3/active_660_758# , vdd , \bitslice_0/mux2_0/Clock );
tranif0 #1 ( \bitslice_0/scanreg_3/active_39_668# , \bitslice_0/scanreg_3/active_40_128# , Remainder[0] );
tranif0 #1 ( \bitslice_0/scanreg_3/active_40_128# , \bitslice_0/scanreg_3/active_39_668# , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_3/active_39_668# , vdd , \bitslice_0/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_0/scanreg_3/active_273_668# , vdd , \bitslice_0/mux2_1/Y );
pmos #1 ( \bitslice_0/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_0/scanreg_3/active_39_668# , \bitslice_0/scanreg_3/active_273_668# , \bitslice_0/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_0/scanreg_3/active_273_668# , \bitslice_0/scanreg_3/active_39_668# , \bitslice_0/A1 );
nmos #1 ( \bitslice_0/scanreg_3/active_141_169# , gnd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_0/scanreg_3/nQ , vdd , \bitslice_0/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_3/nQ , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_3/active_665_81# , vdd , \bitslice_0/mux2_0/Clock );
pmos #1 ( \bitslice_0/scanreg_3/active_665_81# , vdd , \bitslice_0/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_3/active_665_81# , vdd , \bitslice_0/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_3/active_665_81# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/A1 , vdd , \bitslice_0/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_0/A1 , vdd , \bitslice_0/scanreg_3/nQ );
pmos #1 ( \bitslice_0/scanreg_3/nQ , vdd , \bitslice_0/A1 );
pmos #1 ( \bitslice_0/scanreg_3/active_645_290# , vdd , \bitslice_0/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_3/active_645_290# , vdd , \bitslice_0/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_3/active_645_290# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_3/active_717_492# , vdd , \bitslice_0/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_3/active_717_492# , vdd , \bitslice_0/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_0/scanreg_3/active_645_290# , \bitslice_0/scanreg_3/active_738_290# , \bitslice_0/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_3/active_738_290# , \bitslice_0/scanreg_3/active_776_290# , \bitslice_0/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_3/active_776_290# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_3/active_852_290# , gnd , \bitslice_0/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_0/A1 , \bitslice_0/scanreg_3/active_852_290# , \bitslice_0/scanreg_3/nQ );
nmos #1 ( \bitslice_0/scanreg_3/active_662_183# , gnd , \bitslice_0/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_0/scanreg_3/active_660_758# , \bitslice_0/scanreg_3/active_662_183# , \bitslice_0/mux2_0/Clock );
nmos #1 ( \bitslice_0/scanreg_3/active_40_128# , \bitslice_0/scanreg_3/active_75_128# , Remainder[0] );
nmos #1 ( \bitslice_0/scanreg_3/active_75_128# , gnd , \bitslice_0/mux2_0/Test );
nmos #1 ( \bitslice_0/scanreg_3/active_207_128# , gnd , \bitslice_0/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_0/scanreg_3/active_207_128# , \bitslice_0/scanreg_3/active_273_128# , \bitslice_0/mux2_1/Y );
tranif1 #1 ( \bitslice_0/scanreg_3/active_273_128# , \bitslice_0/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_0/scanreg_3/active_40_128# , \bitslice_0/scanreg_3/active_471_129# , \bitslice_0/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_0/scanreg_3/active_471_129# , \bitslice_0/scanreg_3/active_207_128# , \bitslice_0/A1 );
nmos #1 ( \bitslice_0/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_0/scanreg_3/active_776_183# , gnd , \bitslice_0/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_3/active_814_183# , \bitslice_0/scanreg_3/active_776_183# , \bitslice_0/mux2_0/nReset );
tranif1 #1 ( \bitslice_0/scanreg_3/nQ , \bitslice_0/scanreg_3/active_814_183# , \bitslice_0/A1 );
tranif1 #1 ( \bitslice_0/scanreg_3/active_665_81# , \bitslice_0/scanreg_3/active_698_81# , \bitslice_0/mux2_0/Clock );
tranif1 #1 ( \bitslice_0/scanreg_3/active_698_81# , \bitslice_0/scanreg_3/active_738_81# , \bitslice_0/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_3/active_738_81# , \bitslice_0/scanreg_3/active_776_81# , \bitslice_0/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_3/active_776_81# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_3/active_852_81# , gnd , \bitslice_0/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_3/active_717_492# , \bitslice_0/scanreg_3/active_852_81# , \bitslice_0/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_0/tielow_1/active_43_669# );
nmos #1 ( \bitslice_0/mux2_1/I0 , gnd , \bitslice_0/tielow_1/active_43_669# );
pmos #1 ( \bitslice_0/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_0/mux2_1/Y , vdd , \bitslice_0/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_0/mux2_1/active_25_667# , \bitslice_0/mux2_1/active_75_667# , \bitslice_0/S1 );
tranif0 #1 ( \bitslice_0/mux2_1/active_75_667# , \bitslice_0/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_0/mux2_1/active_25_667# , vdd , \bitslice_0/mux2_1/active_141_77# );
pmos #1 ( \bitslice_0/mux2_1/active_25_667# , vdd , \bitslice_0/mux2_1/I0 );
nmos #1 ( \bitslice_0/mux2_1/active_75_135# , gnd , \bitslice_0/S1 );
nmos #1 ( \bitslice_0/mux2_1/active_75_667# , \bitslice_0/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_0/mux2_1/active_75_667# , \bitslice_0/mux2_1/active_207_135# , \bitslice_0/mux2_1/active_141_77# );
nmos #1 ( \bitslice_0/mux2_1/active_207_135# , gnd , \bitslice_0/mux2_1/I0 );
nmos #1 ( \bitslice_0/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_0/mux2_1/Y , gnd , \bitslice_0/mux2_1/active_75_667# );
pmos #1 ( \bitslice_0/scanreg_2/active_141_169# , vdd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_2/active_660_758# , vdd , \bitslice_0/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_0/scanreg_2/active_660_758# , vdd , \bitslice_0/mux2_0/Clock );
tranif0 #1 ( \bitslice_0/scanreg_2/active_39_668# , \bitslice_0/scanreg_2/active_40_128# , \bitslice_0/A );
tranif0 #1 ( \bitslice_0/scanreg_2/active_40_128# , \bitslice_0/scanreg_2/active_39_668# , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_2/active_39_668# , vdd , \bitslice_0/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_0/scanreg_2/active_273_668# , vdd , \bitslice_0/subOut );
pmos #1 ( \bitslice_0/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_0/scanreg_2/active_39_668# , \bitslice_0/scanreg_2/active_273_668# , \bitslice_0/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_0/scanreg_2/active_273_668# , \bitslice_0/scanreg_2/active_39_668# , Remainder[0] );
nmos #1 ( \bitslice_0/scanreg_2/active_141_169# , gnd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_0/scanreg_2/nQ , vdd , \bitslice_0/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_2/nQ , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_2/active_665_81# , vdd , \bitslice_0/mux2_0/Clock );
pmos #1 ( \bitslice_0/scanreg_2/active_665_81# , vdd , \bitslice_0/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_2/active_665_81# , vdd , \bitslice_0/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_2/active_665_81# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( Remainder[0] , vdd , \bitslice_0/scanreg_2/active_665_81# );
pmos #1 ( Remainder[0] , vdd , \bitslice_0/scanreg_2/nQ );
pmos #1 ( \bitslice_0/scanreg_2/nQ , vdd , Remainder[0] );
pmos #1 ( \bitslice_0/scanreg_2/active_645_290# , vdd , \bitslice_0/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_2/active_645_290# , vdd , \bitslice_0/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_2/active_645_290# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_2/active_717_492# , vdd , \bitslice_0/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_2/active_717_492# , vdd , \bitslice_0/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_0/scanreg_2/active_645_290# , \bitslice_0/scanreg_2/active_738_290# , \bitslice_0/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_2/active_738_290# , \bitslice_0/scanreg_2/active_776_290# , \bitslice_0/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_2/active_776_290# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_2/active_852_290# , gnd , \bitslice_0/scanreg_2/active_665_81# );
nmos #1 ( Remainder[0] , \bitslice_0/scanreg_2/active_852_290# , \bitslice_0/scanreg_2/nQ );
nmos #1 ( \bitslice_0/scanreg_2/active_662_183# , gnd , \bitslice_0/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_0/scanreg_2/active_660_758# , \bitslice_0/scanreg_2/active_662_183# , \bitslice_0/mux2_0/Clock );
nmos #1 ( \bitslice_0/scanreg_2/active_40_128# , \bitslice_0/scanreg_2/active_75_128# , \bitslice_0/A );
nmos #1 ( \bitslice_0/scanreg_2/active_75_128# , gnd , \bitslice_0/mux2_0/Test );
nmos #1 ( \bitslice_0/scanreg_2/active_207_128# , gnd , \bitslice_0/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_0/scanreg_2/active_207_128# , \bitslice_0/scanreg_2/active_273_128# , \bitslice_0/subOut );
tranif1 #1 ( \bitslice_0/scanreg_2/active_273_128# , \bitslice_0/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_0/scanreg_2/active_40_128# , \bitslice_0/scanreg_2/active_471_129# , \bitslice_0/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_0/scanreg_2/active_471_129# , \bitslice_0/scanreg_2/active_207_128# , Remainder[0] );
nmos #1 ( \bitslice_0/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_0/scanreg_2/active_776_183# , gnd , \bitslice_0/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_2/active_814_183# , \bitslice_0/scanreg_2/active_776_183# , \bitslice_0/mux2_0/nReset );
tranif1 #1 ( \bitslice_0/scanreg_2/nQ , \bitslice_0/scanreg_2/active_814_183# , Remainder[0] );
tranif1 #1 ( \bitslice_0/scanreg_2/active_665_81# , \bitslice_0/scanreg_2/active_698_81# , \bitslice_0/mux2_0/Clock );
tranif1 #1 ( \bitslice_0/scanreg_2/active_698_81# , \bitslice_0/scanreg_2/active_738_81# , \bitslice_0/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_2/active_738_81# , \bitslice_0/scanreg_2/active_776_81# , \bitslice_0/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_2/active_776_81# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_2/active_852_81# , gnd , \bitslice_0/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_2/active_717_492# , \bitslice_0/scanreg_2/active_852_81# , \bitslice_0/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_0/trisbuf_3/active_101_758# , vdd , \bitslice_0/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_0/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_0/subOut , \bitslice_0/trisbuf_3/active_101_758# , \bitslice_0/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_0/trisbuf_3/active_139_59# , vdd , \bitslice_0/S );
nmos #1 ( \bitslice_0/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_0/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_0/subOut , \bitslice_0/trisbuf_3/active_63_144# , \bitslice_0/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_0/trisbuf_3/active_139_59# , gnd , \bitslice_0/S );
pmos #1 ( \bitslice_0/scanreg_1/active_141_169# , vdd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_1/active_660_758# , vdd , \bitslice_0/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_0/scanreg_1/active_660_758# , vdd , \bitslice_0/mux2_0/Clock );
tranif0 #1 ( \bitslice_0/scanreg_1/active_39_668# , \bitslice_0/scanreg_1/active_40_128# , \bitslice_0/scanreg_0/Q );
tranif0 #1 ( \bitslice_0/scanreg_1/active_40_128# , \bitslice_0/scanreg_1/active_39_668# , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_1/active_39_668# , vdd , \bitslice_0/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_0/scanreg_1/active_273_668# , vdd , \bitslice_0/subOut );
pmos #1 ( \bitslice_0/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_0/scanreg_1/active_39_668# , \bitslice_0/scanreg_1/active_273_668# , \bitslice_0/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_0/scanreg_1/active_273_668# , \bitslice_0/scanreg_1/active_39_668# , \bitslice_0/A );
nmos #1 ( \bitslice_0/scanreg_1/active_141_169# , gnd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_0/scanreg_1/nQ , vdd , \bitslice_0/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_1/nQ , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_1/active_665_81# , vdd , \bitslice_0/mux2_0/Clock );
pmos #1 ( \bitslice_0/scanreg_1/active_665_81# , vdd , \bitslice_0/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_1/active_665_81# , vdd , \bitslice_0/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_1/active_665_81# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/A , vdd , \bitslice_0/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_0/A , vdd , \bitslice_0/scanreg_1/nQ );
pmos #1 ( \bitslice_0/scanreg_1/nQ , vdd , \bitslice_0/A );
pmos #1 ( \bitslice_0/scanreg_1/active_645_290# , vdd , \bitslice_0/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_1/active_645_290# , vdd , \bitslice_0/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_1/active_645_290# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_1/active_717_492# , vdd , \bitslice_0/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_1/active_717_492# , vdd , \bitslice_0/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_0/scanreg_1/active_645_290# , \bitslice_0/scanreg_1/active_738_290# , \bitslice_0/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_1/active_738_290# , \bitslice_0/scanreg_1/active_776_290# , \bitslice_0/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_1/active_776_290# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_1/active_852_290# , gnd , \bitslice_0/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_0/A , \bitslice_0/scanreg_1/active_852_290# , \bitslice_0/scanreg_1/nQ );
nmos #1 ( \bitslice_0/scanreg_1/active_662_183# , gnd , \bitslice_0/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_0/scanreg_1/active_660_758# , \bitslice_0/scanreg_1/active_662_183# , \bitslice_0/mux2_0/Clock );
nmos #1 ( \bitslice_0/scanreg_1/active_40_128# , \bitslice_0/scanreg_1/active_75_128# , \bitslice_0/scanreg_0/Q );
nmos #1 ( \bitslice_0/scanreg_1/active_75_128# , gnd , \bitslice_0/mux2_0/Test );
nmos #1 ( \bitslice_0/scanreg_1/active_207_128# , gnd , \bitslice_0/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_0/scanreg_1/active_207_128# , \bitslice_0/scanreg_1/active_273_128# , \bitslice_0/subOut );
tranif1 #1 ( \bitslice_0/scanreg_1/active_273_128# , \bitslice_0/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_0/scanreg_1/active_40_128# , \bitslice_0/scanreg_1/active_471_129# , \bitslice_0/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_0/scanreg_1/active_471_129# , \bitslice_0/scanreg_1/active_207_128# , \bitslice_0/A );
nmos #1 ( \bitslice_0/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_0/scanreg_1/active_776_183# , gnd , \bitslice_0/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_1/active_814_183# , \bitslice_0/scanreg_1/active_776_183# , \bitslice_0/mux2_0/nReset );
tranif1 #1 ( \bitslice_0/scanreg_1/nQ , \bitslice_0/scanreg_1/active_814_183# , \bitslice_0/A );
tranif1 #1 ( \bitslice_0/scanreg_1/active_665_81# , \bitslice_0/scanreg_1/active_698_81# , \bitslice_0/mux2_0/Clock );
tranif1 #1 ( \bitslice_0/scanreg_1/active_698_81# , \bitslice_0/scanreg_1/active_738_81# , \bitslice_0/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_1/active_738_81# , \bitslice_0/scanreg_1/active_776_81# , \bitslice_0/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_1/active_776_81# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_1/active_852_81# , gnd , \bitslice_0/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_1/active_717_492# , \bitslice_0/scanreg_1/active_852_81# , \bitslice_0/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_0/trisbuf_2/active_101_758# , vdd , \bitslice_0/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_0/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_0/subOut , \bitslice_0/trisbuf_2/active_101_758# , \bitslice_0/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_0/trisbuf_2/active_139_59# , vdd , Operand1[0] );
nmos #1 ( \bitslice_0/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_0/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_0/subOut , \bitslice_0/trisbuf_2/active_63_144# , \bitslice_0/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_0/trisbuf_2/active_139_59# , gnd , Operand1[0] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_0/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_0/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_0/fulladder_0/active_43_745# , vdd , \bitslice_0/A );
pmos #1 ( \bitslice_0/fulladder_0/active_43_745# , vdd , \bitslice_0/B );
pmos #1 ( \bitslice_0/fulladder_0/active_43_745# , vdd , \bitslice_0/1 );
tranif0 #1 ( \bitslice_0/fulladder_0/active_43_745# , \bitslice_0/fulladder_0/active_117_134# , \bitslice_0/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_0/fulladder_0/active_43_682# , vdd , \bitslice_0/A );
pmos #1 ( \bitslice_0/fulladder_0/active_79_682# , \bitslice_0/fulladder_0/active_43_682# , \bitslice_0/B );
tranif0 #1 ( \bitslice_0/fulladder_0/active_79_682# , \bitslice_0/fulladder_0/active_117_134# , \bitslice_0/1 );
pmos #1 ( \bitslice_0/fulladder_0/active_43_619# , vdd , \bitslice_0/A );
pmos #1 ( \bitslice_0/fulladder_0/active_79_191# , \bitslice_0/fulladder_0/active_43_619# , \bitslice_0/B );
pmos #1 ( \bitslice_0/S , vdd , \bitslice_0/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_1/nB0 , vdd , \bitslice_0/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_0/fulladder_0/active_10_553# , vdd , \bitslice_0/A );
pmos #1 ( \bitslice_0/fulladder_0/active_10_553# , vdd , \bitslice_0/B );
tranif0 #1 ( \bitslice_0/fulladder_0/active_10_553# , \bitslice_0/fulladder_0/active_79_191# , \bitslice_0/1 );
nmos #1 ( \bitslice_0/fulladder_0/active_10_255# , gnd , \bitslice_0/A );
nmos #1 ( \bitslice_0/fulladder_0/active_10_255# , gnd , \bitslice_0/B );
tranif1 #1 ( \bitslice_0/fulladder_0/active_10_255# , \bitslice_0/fulladder_0/active_79_191# , \bitslice_0/1 );
nmos #1 ( \bitslice_0/fulladder_0/active_43_191# , gnd , \bitslice_0/A );
nmos #1 ( \bitslice_0/fulladder_0/active_79_191# , \bitslice_0/fulladder_0/active_43_191# , \bitslice_0/B );
nmos #1 ( \bitslice_1/nB0 , gnd , \bitslice_0/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_0/fulladder_0/active_43_134# , gnd , \bitslice_0/A );
nmos #1 ( \bitslice_0/fulladder_0/active_79_134# , \bitslice_0/fulladder_0/active_43_134# , \bitslice_0/B );
tranif1 #1 ( \bitslice_0/fulladder_0/active_79_134# , \bitslice_0/fulladder_0/active_117_134# , \bitslice_0/1 );
nmos #1 ( \bitslice_0/S , gnd , \bitslice_0/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_0/fulladder_0/active_43_68# , gnd , \bitslice_0/A );
nmos #1 ( \bitslice_0/fulladder_0/active_43_68# , gnd , \bitslice_0/B );
nmos #1 ( \bitslice_0/fulladder_0/active_43_68# , gnd , \bitslice_0/1 );
tranif1 #1 ( \bitslice_0/fulladder_0/active_43_68# , \bitslice_0/fulladder_0/active_117_134# , \bitslice_0/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_0/scanreg_0/active_141_169# , vdd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_0/active_660_758# , vdd , \bitslice_0/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_0/scanreg_0/active_660_758# , vdd , \bitslice_0/mux2_0/Clock );
tranif0 #1 ( \bitslice_0/scanreg_0/active_39_668# , \bitslice_0/scanreg_0/active_40_128# , SDI );
tranif0 #1 ( \bitslice_0/scanreg_0/active_40_128# , \bitslice_0/scanreg_0/active_39_668# , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_0/active_39_668# , vdd , \bitslice_0/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_0/scanreg_0/active_273_668# , vdd , \bitslice_0/mux2_0/Y );
pmos #1 ( \bitslice_0/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_0/scanreg_0/active_39_668# , \bitslice_0/scanreg_0/active_273_668# , \bitslice_0/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_0/scanreg_0/active_273_668# , \bitslice_0/scanreg_0/active_39_668# , \bitslice_0/scanreg_0/Q );
nmos #1 ( \bitslice_0/scanreg_0/active_141_169# , gnd , \bitslice_0/mux2_0/Test );
pmos #1 ( \bitslice_0/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_0/B , vdd , \bitslice_0/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_0/B , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_0/active_665_81# , vdd , \bitslice_0/mux2_0/Clock );
pmos #1 ( \bitslice_0/scanreg_0/active_665_81# , vdd , \bitslice_0/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_0/active_665_81# , vdd , \bitslice_0/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_0/active_665_81# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_0/Q , vdd , \bitslice_0/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_0/Q , vdd , \bitslice_0/B );
pmos #1 ( \bitslice_0/B , vdd , \bitslice_0/scanreg_0/Q );
pmos #1 ( \bitslice_0/scanreg_0/active_645_290# , vdd , \bitslice_0/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_0/scanreg_0/active_645_290# , vdd , \bitslice_0/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_0/scanreg_0/active_645_290# , vdd , \bitslice_0/mux2_0/nReset );
pmos #1 ( \bitslice_0/scanreg_0/active_717_492# , vdd , \bitslice_0/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_0/scanreg_0/active_717_492# , vdd , \bitslice_0/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_0/scanreg_0/active_645_290# , \bitslice_0/scanreg_0/active_738_290# , \bitslice_0/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_0/active_738_290# , \bitslice_0/scanreg_0/active_776_290# , \bitslice_0/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_0/active_776_290# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_0/active_852_290# , gnd , \bitslice_0/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_0/Q , \bitslice_0/scanreg_0/active_852_290# , \bitslice_0/B );
nmos #1 ( \bitslice_0/scanreg_0/active_662_183# , gnd , \bitslice_0/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_0/scanreg_0/active_660_758# , \bitslice_0/scanreg_0/active_662_183# , \bitslice_0/mux2_0/Clock );
nmos #1 ( \bitslice_0/scanreg_0/active_40_128# , \bitslice_0/scanreg_0/active_75_128# , SDI );
nmos #1 ( \bitslice_0/scanreg_0/active_75_128# , gnd , \bitslice_0/mux2_0/Test );
nmos #1 ( \bitslice_0/scanreg_0/active_207_128# , gnd , \bitslice_0/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_0/scanreg_0/active_207_128# , \bitslice_0/scanreg_0/active_273_128# , \bitslice_0/mux2_0/Y );
tranif1 #1 ( \bitslice_0/scanreg_0/active_273_128# , \bitslice_0/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_0/scanreg_0/active_40_128# , \bitslice_0/scanreg_0/active_471_129# , \bitslice_0/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_0/scanreg_0/active_471_129# , \bitslice_0/scanreg_0/active_207_128# , \bitslice_0/scanreg_0/Q );
nmos #1 ( \bitslice_0/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_0/scanreg_0/active_776_183# , gnd , \bitslice_0/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_0/active_814_183# , \bitslice_0/scanreg_0/active_776_183# , \bitslice_0/mux2_0/nReset );
tranif1 #1 ( \bitslice_0/B , \bitslice_0/scanreg_0/active_814_183# , \bitslice_0/scanreg_0/Q );
tranif1 #1 ( \bitslice_0/scanreg_0/active_665_81# , \bitslice_0/scanreg_0/active_698_81# , \bitslice_0/mux2_0/Clock );
tranif1 #1 ( \bitslice_0/scanreg_0/active_698_81# , \bitslice_0/scanreg_0/active_738_81# , \bitslice_0/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_0/scanreg_0/active_738_81# , \bitslice_0/scanreg_0/active_776_81# , \bitslice_0/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_0/scanreg_0/active_776_81# , gnd , \bitslice_0/mux2_0/nReset );
nmos #1 ( \bitslice_0/scanreg_0/active_852_81# , gnd , \bitslice_0/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_0/scanreg_0/active_717_492# , \bitslice_0/scanreg_0/active_852_81# , \bitslice_0/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_0/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_0/mux2_0/Y , vdd , \bitslice_0/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_0/mux2_0/active_25_667# , \bitslice_0/mux2_0/active_75_667# , \bitslice_0/mux2_0/I1 );
tranif0 #1 ( \bitslice_0/mux2_0/active_75_667# , \bitslice_0/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_0/mux2_0/active_25_667# , vdd , \bitslice_0/mux2_0/active_141_77# );
pmos #1 ( \bitslice_0/mux2_0/active_25_667# , vdd , \bitslice_0/mux2_0/I0 );
nmos #1 ( \bitslice_0/mux2_0/active_75_135# , gnd , \bitslice_0/mux2_0/I1 );
nmos #1 ( \bitslice_0/mux2_0/active_75_667# , \bitslice_0/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_0/mux2_0/active_75_667# , \bitslice_0/mux2_0/active_207_135# , \bitslice_0/mux2_0/active_141_77# );
nmos #1 ( \bitslice_0/mux2_0/active_207_135# , gnd , \bitslice_0/mux2_0/I0 );
nmos #1 ( \bitslice_0/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_0/mux2_0/Y , gnd , \bitslice_0/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_0/tielow_0/active_43_669# );
nmos #1 ( \bitslice_0/trisbuf_1/A , gnd , \bitslice_0/tielow_0/active_43_669# );
pmos #1 ( \bitslice_0/trisbuf_1/active_101_758# , vdd , \bitslice_0/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_0/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_0/mux2_0/I1 , \bitslice_0/trisbuf_1/active_101_758# , \bitslice_0/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_0/trisbuf_1/active_139_59# , vdd , \bitslice_0/trisbuf_1/A );
nmos #1 ( \bitslice_0/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_0/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_0/mux2_0/I1 , \bitslice_0/trisbuf_1/active_63_144# , \bitslice_0/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_0/trisbuf_1/active_139_59# , gnd , \bitslice_0/trisbuf_1/A );
pmos #1 ( \bitslice_0/trisbuf_0/active_101_758# , vdd , \bitslice_0/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_0/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_0/mux2_0/I0 , \bitslice_0/trisbuf_0/active_101_758# , \bitslice_0/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_0/trisbuf_0/active_139_59# , vdd , Operand2[0] );
nmos #1 ( \bitslice_0/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_0/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_0/mux2_0/I0 , \bitslice_0/trisbuf_0/active_63_144# , \bitslice_0/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_0/trisbuf_0/active_139_59# , gnd , Operand2[0] );
pmos #1 ( \bitslice_1/SDI , vdd , \bitslice_0/leftbuf_0/nSDO );
pmos #1 ( \bitslice_0/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_0/leftbuf_0/active_494_59# , vdd , \bitslice_0/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_566_59# , vdd , \bitslice_0/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_566_59# , vdd , \bitslice_0/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_0/mux2_0/nReset , vdd , \bitslice_0/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_0/mux2_0/nReset , vdd , \bitslice_0/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_0/mux2_0/nReset , vdd , \bitslice_0/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_1/SDI , gnd , \bitslice_0/leftbuf_0/nSDO );
nmos #1 ( \bitslice_0/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_0/leftbuf_0/active_494_59# , gnd , \bitslice_0/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_566_59# , gnd , \bitslice_0/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_566_59# , gnd , \bitslice_0/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_0/mux2_0/nReset , gnd , \bitslice_0/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_0/mux2_0/nReset , gnd , \bitslice_0/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_0/mux2_0/nReset , gnd , \bitslice_0/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_890_59# , vdd , \bitslice_0/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_972_59# , vdd , \bitslice_0/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_972_59# , vdd , \bitslice_0/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_0/mux2_0/Clock , vdd , \bitslice_0/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_0/mux2_0/Clock , vdd , \bitslice_0/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_0/mux2_0/Clock , vdd , \bitslice_0/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_0/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_0/leftbuf_0/active_890_59# , gnd , \bitslice_0/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_972_59# , gnd , \bitslice_0/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_972_59# , gnd , \bitslice_0/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_0/mux2_0/Clock , gnd , \bitslice_0/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_0/mux2_0/Clock , gnd , \bitslice_0/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_0/mux2_0/Clock , gnd , \bitslice_0/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_1319_59# , vdd , \bitslice_0/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_0/leftbuf_0/active_1401_59# , vdd , \bitslice_0/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_0/leftbuf_0/active_1401_59# , vdd , \bitslice_0/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_0/mux2_0/Test , vdd , \bitslice_0/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_0/mux2_0/Test , vdd , \bitslice_0/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_0/mux2_0/Test , vdd , \bitslice_0/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_0/leftbuf_0/active_1319_59# , gnd , \bitslice_0/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_0/leftbuf_0/active_1401_59# , gnd , \bitslice_0/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_0/leftbuf_0/active_1401_59# , gnd , \bitslice_0/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_0/mux2_0/Test , gnd , \bitslice_0/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_0/mux2_0/Test , gnd , \bitslice_0/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_0/mux2_0/Test , gnd , \bitslice_0/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_1/leftbuf_0/nSDO , vdd , Quotient[1] );
nmos #1 ( \bitslice_1/leftbuf_0/nSDO , gnd , Quotient[1] );
pmos #1 ( \bitslice_1/scanreg_4/active_141_169# , vdd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_4/active_660_758# , vdd , \bitslice_1/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_1/scanreg_4/active_660_758# , vdd , \bitslice_1/mux2_0/Clock );
tranif0 #1 ( \bitslice_1/scanreg_4/active_39_668# , \bitslice_1/scanreg_4/active_40_128# , \bitslice_1/A1 );
tranif0 #1 ( \bitslice_1/scanreg_4/active_40_128# , \bitslice_1/scanreg_4/active_39_668# , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_4/active_39_668# , vdd , \bitslice_1/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_1/scanreg_4/active_273_668# , vdd , \bitslice_1/A1 );
pmos #1 ( \bitslice_1/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_1/scanreg_4/active_39_668# , \bitslice_1/scanreg_4/active_273_668# , \bitslice_1/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_1/scanreg_4/active_273_668# , \bitslice_1/scanreg_4/active_39_668# , Quotient[1] );
nmos #1 ( \bitslice_1/scanreg_4/active_141_169# , gnd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_1/scanreg_4/nQ , vdd , \bitslice_1/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_4/nQ , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_4/active_665_81# , vdd , \bitslice_1/mux2_0/Clock );
pmos #1 ( \bitslice_1/scanreg_4/active_665_81# , vdd , \bitslice_1/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_4/active_665_81# , vdd , \bitslice_1/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_4/active_665_81# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( Quotient[1] , vdd , \bitslice_1/scanreg_4/active_665_81# );
pmos #1 ( Quotient[1] , vdd , \bitslice_1/scanreg_4/nQ );
pmos #1 ( \bitslice_1/scanreg_4/nQ , vdd , Quotient[1] );
pmos #1 ( \bitslice_1/scanreg_4/active_645_290# , vdd , \bitslice_1/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_4/active_645_290# , vdd , \bitslice_1/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_4/active_645_290# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_4/active_717_492# , vdd , \bitslice_1/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_4/active_717_492# , vdd , \bitslice_1/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_1/scanreg_4/active_645_290# , \bitslice_1/scanreg_4/active_738_290# , \bitslice_1/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_4/active_738_290# , \bitslice_1/scanreg_4/active_776_290# , \bitslice_1/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_4/active_776_290# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_4/active_852_290# , gnd , \bitslice_1/scanreg_4/active_665_81# );
nmos #1 ( Quotient[1] , \bitslice_1/scanreg_4/active_852_290# , \bitslice_1/scanreg_4/nQ );
nmos #1 ( \bitslice_1/scanreg_4/active_662_183# , gnd , \bitslice_1/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_1/scanreg_4/active_660_758# , \bitslice_1/scanreg_4/active_662_183# , \bitslice_1/mux2_0/Clock );
nmos #1 ( \bitslice_1/scanreg_4/active_40_128# , \bitslice_1/scanreg_4/active_75_128# , \bitslice_1/A1 );
nmos #1 ( \bitslice_1/scanreg_4/active_75_128# , gnd , \bitslice_1/mux2_0/Test );
nmos #1 ( \bitslice_1/scanreg_4/active_207_128# , gnd , \bitslice_1/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_1/scanreg_4/active_207_128# , \bitslice_1/scanreg_4/active_273_128# , \bitslice_1/A1 );
tranif1 #1 ( \bitslice_1/scanreg_4/active_273_128# , \bitslice_1/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_1/scanreg_4/active_40_128# , \bitslice_1/scanreg_4/active_471_129# , \bitslice_1/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_1/scanreg_4/active_471_129# , \bitslice_1/scanreg_4/active_207_128# , Quotient[1] );
nmos #1 ( \bitslice_1/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_1/scanreg_4/active_776_183# , gnd , \bitslice_1/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_4/active_814_183# , \bitslice_1/scanreg_4/active_776_183# , \bitslice_1/mux2_0/nReset );
tranif1 #1 ( \bitslice_1/scanreg_4/nQ , \bitslice_1/scanreg_4/active_814_183# , Quotient[1] );
tranif1 #1 ( \bitslice_1/scanreg_4/active_665_81# , \bitslice_1/scanreg_4/active_698_81# , \bitslice_1/mux2_0/Clock );
tranif1 #1 ( \bitslice_1/scanreg_4/active_698_81# , \bitslice_1/scanreg_4/active_738_81# , \bitslice_1/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_4/active_738_81# , \bitslice_1/scanreg_4/active_776_81# , \bitslice_1/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_4/active_776_81# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_4/active_852_81# , gnd , \bitslice_1/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_4/active_717_492# , \bitslice_1/scanreg_4/active_852_81# , \bitslice_1/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_1/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_1/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_1/halfadder_0/active_88_60# , vdd , \bitslice_1/A1 );
pmos #1 ( \bitslice_1/halfadder_0/active_60_708# , vdd , \bitslice_1/1 );
tranif0 #1 ( \bitslice_1/halfadder_0/active_33_610# , \bitslice_1/S1 , \bitslice_1/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_1/S1 , \bitslice_1/halfadder_0/active_33_610# , \bitslice_1/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_1/halfadder_0/active_33_610# , vdd , \bitslice_1/A1 );
pmos #1 ( \bitslice_1/halfadder_0/active_33_610# , vdd , \bitslice_1/1 );
pmos #1 ( \bitslice_1/halfadder_0/active_70_525# , vdd , \bitslice_1/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_2/1 , \bitslice_1/halfadder_0/active_70_525# , \bitslice_1/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_2/1 , gnd , \bitslice_1/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_2/1 , gnd , \bitslice_1/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_1/halfadder_0/active_70_166# , gnd , \bitslice_1/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_1/S1 , \bitslice_1/halfadder_0/active_70_166# , \bitslice_1/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_1/S1 , \bitslice_1/halfadder_0/active_155_166# , \bitslice_1/A1 );
nmos #1 ( \bitslice_1/halfadder_0/active_155_166# , gnd , \bitslice_1/1 );
nmos #1 ( \bitslice_1/halfadder_0/active_60_708# , gnd , \bitslice_1/1 );
nmos #1 ( \bitslice_1/halfadder_0/active_88_60# , gnd , \bitslice_1/A1 );
pmos #1 ( \bitslice_1/scanreg_3/active_141_169# , vdd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_3/active_660_758# , vdd , \bitslice_1/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_1/scanreg_3/active_660_758# , vdd , \bitslice_1/mux2_0/Clock );
tranif0 #1 ( \bitslice_1/scanreg_3/active_39_668# , \bitslice_1/scanreg_3/active_40_128# , Remainder[1] );
tranif0 #1 ( \bitslice_1/scanreg_3/active_40_128# , \bitslice_1/scanreg_3/active_39_668# , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_3/active_39_668# , vdd , \bitslice_1/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_1/scanreg_3/active_273_668# , vdd , \bitslice_1/mux2_1/Y );
pmos #1 ( \bitslice_1/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_1/scanreg_3/active_39_668# , \bitslice_1/scanreg_3/active_273_668# , \bitslice_1/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_1/scanreg_3/active_273_668# , \bitslice_1/scanreg_3/active_39_668# , \bitslice_1/A1 );
nmos #1 ( \bitslice_1/scanreg_3/active_141_169# , gnd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_1/scanreg_3/nQ , vdd , \bitslice_1/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_3/nQ , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_3/active_665_81# , vdd , \bitslice_1/mux2_0/Clock );
pmos #1 ( \bitslice_1/scanreg_3/active_665_81# , vdd , \bitslice_1/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_3/active_665_81# , vdd , \bitslice_1/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_3/active_665_81# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/A1 , vdd , \bitslice_1/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_1/A1 , vdd , \bitslice_1/scanreg_3/nQ );
pmos #1 ( \bitslice_1/scanreg_3/nQ , vdd , \bitslice_1/A1 );
pmos #1 ( \bitslice_1/scanreg_3/active_645_290# , vdd , \bitslice_1/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_3/active_645_290# , vdd , \bitslice_1/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_3/active_645_290# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_3/active_717_492# , vdd , \bitslice_1/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_3/active_717_492# , vdd , \bitslice_1/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_1/scanreg_3/active_645_290# , \bitslice_1/scanreg_3/active_738_290# , \bitslice_1/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_3/active_738_290# , \bitslice_1/scanreg_3/active_776_290# , \bitslice_1/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_3/active_776_290# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_3/active_852_290# , gnd , \bitslice_1/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_1/A1 , \bitslice_1/scanreg_3/active_852_290# , \bitslice_1/scanreg_3/nQ );
nmos #1 ( \bitslice_1/scanreg_3/active_662_183# , gnd , \bitslice_1/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_1/scanreg_3/active_660_758# , \bitslice_1/scanreg_3/active_662_183# , \bitslice_1/mux2_0/Clock );
nmos #1 ( \bitslice_1/scanreg_3/active_40_128# , \bitslice_1/scanreg_3/active_75_128# , Remainder[1] );
nmos #1 ( \bitslice_1/scanreg_3/active_75_128# , gnd , \bitslice_1/mux2_0/Test );
nmos #1 ( \bitslice_1/scanreg_3/active_207_128# , gnd , \bitslice_1/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_1/scanreg_3/active_207_128# , \bitslice_1/scanreg_3/active_273_128# , \bitslice_1/mux2_1/Y );
tranif1 #1 ( \bitslice_1/scanreg_3/active_273_128# , \bitslice_1/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_1/scanreg_3/active_40_128# , \bitslice_1/scanreg_3/active_471_129# , \bitslice_1/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_1/scanreg_3/active_471_129# , \bitslice_1/scanreg_3/active_207_128# , \bitslice_1/A1 );
nmos #1 ( \bitslice_1/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_1/scanreg_3/active_776_183# , gnd , \bitslice_1/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_3/active_814_183# , \bitslice_1/scanreg_3/active_776_183# , \bitslice_1/mux2_0/nReset );
tranif1 #1 ( \bitslice_1/scanreg_3/nQ , \bitslice_1/scanreg_3/active_814_183# , \bitslice_1/A1 );
tranif1 #1 ( \bitslice_1/scanreg_3/active_665_81# , \bitslice_1/scanreg_3/active_698_81# , \bitslice_1/mux2_0/Clock );
tranif1 #1 ( \bitslice_1/scanreg_3/active_698_81# , \bitslice_1/scanreg_3/active_738_81# , \bitslice_1/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_3/active_738_81# , \bitslice_1/scanreg_3/active_776_81# , \bitslice_1/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_3/active_776_81# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_3/active_852_81# , gnd , \bitslice_1/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_3/active_717_492# , \bitslice_1/scanreg_3/active_852_81# , \bitslice_1/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_1/tielow_1/active_43_669# );
nmos #1 ( \bitslice_1/mux2_1/I0 , gnd , \bitslice_1/tielow_1/active_43_669# );
pmos #1 ( \bitslice_1/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_1/mux2_1/Y , vdd , \bitslice_1/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_1/mux2_1/active_25_667# , \bitslice_1/mux2_1/active_75_667# , \bitslice_1/S1 );
tranif0 #1 ( \bitslice_1/mux2_1/active_75_667# , \bitslice_1/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_1/mux2_1/active_25_667# , vdd , \bitslice_1/mux2_1/active_141_77# );
pmos #1 ( \bitslice_1/mux2_1/active_25_667# , vdd , \bitslice_1/mux2_1/I0 );
nmos #1 ( \bitslice_1/mux2_1/active_75_135# , gnd , \bitslice_1/S1 );
nmos #1 ( \bitslice_1/mux2_1/active_75_667# , \bitslice_1/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_1/mux2_1/active_75_667# , \bitslice_1/mux2_1/active_207_135# , \bitslice_1/mux2_1/active_141_77# );
nmos #1 ( \bitslice_1/mux2_1/active_207_135# , gnd , \bitslice_1/mux2_1/I0 );
nmos #1 ( \bitslice_1/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_1/mux2_1/Y , gnd , \bitslice_1/mux2_1/active_75_667# );
pmos #1 ( \bitslice_1/scanreg_2/active_141_169# , vdd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_2/active_660_758# , vdd , \bitslice_1/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_1/scanreg_2/active_660_758# , vdd , \bitslice_1/mux2_0/Clock );
tranif0 #1 ( \bitslice_1/scanreg_2/active_39_668# , \bitslice_1/scanreg_2/active_40_128# , \bitslice_1/A );
tranif0 #1 ( \bitslice_1/scanreg_2/active_40_128# , \bitslice_1/scanreg_2/active_39_668# , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_2/active_39_668# , vdd , \bitslice_1/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_1/scanreg_2/active_273_668# , vdd , \bitslice_1/subOut );
pmos #1 ( \bitslice_1/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_1/scanreg_2/active_39_668# , \bitslice_1/scanreg_2/active_273_668# , \bitslice_1/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_1/scanreg_2/active_273_668# , \bitslice_1/scanreg_2/active_39_668# , Remainder[1] );
nmos #1 ( \bitslice_1/scanreg_2/active_141_169# , gnd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_1/scanreg_2/nQ , vdd , \bitslice_1/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_2/nQ , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_2/active_665_81# , vdd , \bitslice_1/mux2_0/Clock );
pmos #1 ( \bitslice_1/scanreg_2/active_665_81# , vdd , \bitslice_1/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_2/active_665_81# , vdd , \bitslice_1/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_2/active_665_81# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( Remainder[1] , vdd , \bitslice_1/scanreg_2/active_665_81# );
pmos #1 ( Remainder[1] , vdd , \bitslice_1/scanreg_2/nQ );
pmos #1 ( \bitslice_1/scanreg_2/nQ , vdd , Remainder[1] );
pmos #1 ( \bitslice_1/scanreg_2/active_645_290# , vdd , \bitslice_1/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_2/active_645_290# , vdd , \bitslice_1/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_2/active_645_290# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_2/active_717_492# , vdd , \bitslice_1/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_2/active_717_492# , vdd , \bitslice_1/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_1/scanreg_2/active_645_290# , \bitslice_1/scanreg_2/active_738_290# , \bitslice_1/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_2/active_738_290# , \bitslice_1/scanreg_2/active_776_290# , \bitslice_1/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_2/active_776_290# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_2/active_852_290# , gnd , \bitslice_1/scanreg_2/active_665_81# );
nmos #1 ( Remainder[1] , \bitslice_1/scanreg_2/active_852_290# , \bitslice_1/scanreg_2/nQ );
nmos #1 ( \bitslice_1/scanreg_2/active_662_183# , gnd , \bitslice_1/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_1/scanreg_2/active_660_758# , \bitslice_1/scanreg_2/active_662_183# , \bitslice_1/mux2_0/Clock );
nmos #1 ( \bitslice_1/scanreg_2/active_40_128# , \bitslice_1/scanreg_2/active_75_128# , \bitslice_1/A );
nmos #1 ( \bitslice_1/scanreg_2/active_75_128# , gnd , \bitslice_1/mux2_0/Test );
nmos #1 ( \bitslice_1/scanreg_2/active_207_128# , gnd , \bitslice_1/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_1/scanreg_2/active_207_128# , \bitslice_1/scanreg_2/active_273_128# , \bitslice_1/subOut );
tranif1 #1 ( \bitslice_1/scanreg_2/active_273_128# , \bitslice_1/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_1/scanreg_2/active_40_128# , \bitslice_1/scanreg_2/active_471_129# , \bitslice_1/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_1/scanreg_2/active_471_129# , \bitslice_1/scanreg_2/active_207_128# , Remainder[1] );
nmos #1 ( \bitslice_1/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_1/scanreg_2/active_776_183# , gnd , \bitslice_1/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_2/active_814_183# , \bitslice_1/scanreg_2/active_776_183# , \bitslice_1/mux2_0/nReset );
tranif1 #1 ( \bitslice_1/scanreg_2/nQ , \bitslice_1/scanreg_2/active_814_183# , Remainder[1] );
tranif1 #1 ( \bitslice_1/scanreg_2/active_665_81# , \bitslice_1/scanreg_2/active_698_81# , \bitslice_1/mux2_0/Clock );
tranif1 #1 ( \bitslice_1/scanreg_2/active_698_81# , \bitslice_1/scanreg_2/active_738_81# , \bitslice_1/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_2/active_738_81# , \bitslice_1/scanreg_2/active_776_81# , \bitslice_1/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_2/active_776_81# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_2/active_852_81# , gnd , \bitslice_1/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_2/active_717_492# , \bitslice_1/scanreg_2/active_852_81# , \bitslice_1/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_1/trisbuf_3/active_101_758# , vdd , \bitslice_1/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_1/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_1/subOut , \bitslice_1/trisbuf_3/active_101_758# , \bitslice_1/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_1/trisbuf_3/active_139_59# , vdd , \bitslice_1/S );
nmos #1 ( \bitslice_1/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_1/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_1/subOut , \bitslice_1/trisbuf_3/active_63_144# , \bitslice_1/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_1/trisbuf_3/active_139_59# , gnd , \bitslice_1/S );
pmos #1 ( \bitslice_1/scanreg_1/active_141_169# , vdd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_1/active_660_758# , vdd , \bitslice_1/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_1/scanreg_1/active_660_758# , vdd , \bitslice_1/mux2_0/Clock );
tranif0 #1 ( \bitslice_1/scanreg_1/active_39_668# , \bitslice_1/scanreg_1/active_40_128# , \bitslice_1/scanreg_0/Q );
tranif0 #1 ( \bitslice_1/scanreg_1/active_40_128# , \bitslice_1/scanreg_1/active_39_668# , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_1/active_39_668# , vdd , \bitslice_1/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_1/scanreg_1/active_273_668# , vdd , \bitslice_1/subOut );
pmos #1 ( \bitslice_1/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_1/scanreg_1/active_39_668# , \bitslice_1/scanreg_1/active_273_668# , \bitslice_1/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_1/scanreg_1/active_273_668# , \bitslice_1/scanreg_1/active_39_668# , \bitslice_1/A );
nmos #1 ( \bitslice_1/scanreg_1/active_141_169# , gnd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_1/scanreg_1/nQ , vdd , \bitslice_1/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_1/nQ , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_1/active_665_81# , vdd , \bitslice_1/mux2_0/Clock );
pmos #1 ( \bitslice_1/scanreg_1/active_665_81# , vdd , \bitslice_1/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_1/active_665_81# , vdd , \bitslice_1/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_1/active_665_81# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/A , vdd , \bitslice_1/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_1/A , vdd , \bitslice_1/scanreg_1/nQ );
pmos #1 ( \bitslice_1/scanreg_1/nQ , vdd , \bitslice_1/A );
pmos #1 ( \bitslice_1/scanreg_1/active_645_290# , vdd , \bitslice_1/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_1/active_645_290# , vdd , \bitslice_1/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_1/active_645_290# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_1/active_717_492# , vdd , \bitslice_1/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_1/active_717_492# , vdd , \bitslice_1/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_1/scanreg_1/active_645_290# , \bitslice_1/scanreg_1/active_738_290# , \bitslice_1/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_1/active_738_290# , \bitslice_1/scanreg_1/active_776_290# , \bitslice_1/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_1/active_776_290# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_1/active_852_290# , gnd , \bitslice_1/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_1/A , \bitslice_1/scanreg_1/active_852_290# , \bitslice_1/scanreg_1/nQ );
nmos #1 ( \bitslice_1/scanreg_1/active_662_183# , gnd , \bitslice_1/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_1/scanreg_1/active_660_758# , \bitslice_1/scanreg_1/active_662_183# , \bitslice_1/mux2_0/Clock );
nmos #1 ( \bitslice_1/scanreg_1/active_40_128# , \bitslice_1/scanreg_1/active_75_128# , \bitslice_1/scanreg_0/Q );
nmos #1 ( \bitslice_1/scanreg_1/active_75_128# , gnd , \bitslice_1/mux2_0/Test );
nmos #1 ( \bitslice_1/scanreg_1/active_207_128# , gnd , \bitslice_1/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_1/scanreg_1/active_207_128# , \bitslice_1/scanreg_1/active_273_128# , \bitslice_1/subOut );
tranif1 #1 ( \bitslice_1/scanreg_1/active_273_128# , \bitslice_1/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_1/scanreg_1/active_40_128# , \bitslice_1/scanreg_1/active_471_129# , \bitslice_1/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_1/scanreg_1/active_471_129# , \bitslice_1/scanreg_1/active_207_128# , \bitslice_1/A );
nmos #1 ( \bitslice_1/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_1/scanreg_1/active_776_183# , gnd , \bitslice_1/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_1/active_814_183# , \bitslice_1/scanreg_1/active_776_183# , \bitslice_1/mux2_0/nReset );
tranif1 #1 ( \bitslice_1/scanreg_1/nQ , \bitslice_1/scanreg_1/active_814_183# , \bitslice_1/A );
tranif1 #1 ( \bitslice_1/scanreg_1/active_665_81# , \bitslice_1/scanreg_1/active_698_81# , \bitslice_1/mux2_0/Clock );
tranif1 #1 ( \bitslice_1/scanreg_1/active_698_81# , \bitslice_1/scanreg_1/active_738_81# , \bitslice_1/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_1/active_738_81# , \bitslice_1/scanreg_1/active_776_81# , \bitslice_1/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_1/active_776_81# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_1/active_852_81# , gnd , \bitslice_1/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_1/active_717_492# , \bitslice_1/scanreg_1/active_852_81# , \bitslice_1/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_1/trisbuf_2/active_101_758# , vdd , \bitslice_1/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_1/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_1/subOut , \bitslice_1/trisbuf_2/active_101_758# , \bitslice_1/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_1/trisbuf_2/active_139_59# , vdd , Operand1[1] );
nmos #1 ( \bitslice_1/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_1/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_1/subOut , \bitslice_1/trisbuf_2/active_63_144# , \bitslice_1/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_1/trisbuf_2/active_139_59# , gnd , Operand1[1] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_1/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_1/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_1/fulladder_0/active_43_745# , vdd , \bitslice_1/A );
pmos #1 ( \bitslice_1/fulladder_0/active_43_745# , vdd , \bitslice_1/B );
pmos #1 ( \bitslice_1/fulladder_0/active_43_745# , vdd , \bitslice_1/nB0 );
tranif0 #1 ( \bitslice_1/fulladder_0/active_43_745# , \bitslice_1/fulladder_0/active_117_134# , \bitslice_1/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_1/fulladder_0/active_43_682# , vdd , \bitslice_1/A );
pmos #1 ( \bitslice_1/fulladder_0/active_79_682# , \bitslice_1/fulladder_0/active_43_682# , \bitslice_1/B );
tranif0 #1 ( \bitslice_1/fulladder_0/active_79_682# , \bitslice_1/fulladder_0/active_117_134# , \bitslice_1/nB0 );
pmos #1 ( \bitslice_1/fulladder_0/active_43_619# , vdd , \bitslice_1/A );
pmos #1 ( \bitslice_1/fulladder_0/active_79_191# , \bitslice_1/fulladder_0/active_43_619# , \bitslice_1/B );
pmos #1 ( \bitslice_1/S , vdd , \bitslice_1/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_2/nB0 , vdd , \bitslice_1/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_1/fulladder_0/active_10_553# , vdd , \bitslice_1/A );
pmos #1 ( \bitslice_1/fulladder_0/active_10_553# , vdd , \bitslice_1/B );
tranif0 #1 ( \bitslice_1/fulladder_0/active_10_553# , \bitslice_1/fulladder_0/active_79_191# , \bitslice_1/nB0 );
nmos #1 ( \bitslice_1/fulladder_0/active_10_255# , gnd , \bitslice_1/A );
nmos #1 ( \bitslice_1/fulladder_0/active_10_255# , gnd , \bitslice_1/B );
tranif1 #1 ( \bitslice_1/fulladder_0/active_10_255# , \bitslice_1/fulladder_0/active_79_191# , \bitslice_1/nB0 );
nmos #1 ( \bitslice_1/fulladder_0/active_43_191# , gnd , \bitslice_1/A );
nmos #1 ( \bitslice_1/fulladder_0/active_79_191# , \bitslice_1/fulladder_0/active_43_191# , \bitslice_1/B );
nmos #1 ( \bitslice_2/nB0 , gnd , \bitslice_1/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_1/fulladder_0/active_43_134# , gnd , \bitslice_1/A );
nmos #1 ( \bitslice_1/fulladder_0/active_79_134# , \bitslice_1/fulladder_0/active_43_134# , \bitslice_1/B );
tranif1 #1 ( \bitslice_1/fulladder_0/active_79_134# , \bitslice_1/fulladder_0/active_117_134# , \bitslice_1/nB0 );
nmos #1 ( \bitslice_1/S , gnd , \bitslice_1/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_1/fulladder_0/active_43_68# , gnd , \bitslice_1/A );
nmos #1 ( \bitslice_1/fulladder_0/active_43_68# , gnd , \bitslice_1/B );
nmos #1 ( \bitslice_1/fulladder_0/active_43_68# , gnd , \bitslice_1/nB0 );
tranif1 #1 ( \bitslice_1/fulladder_0/active_43_68# , \bitslice_1/fulladder_0/active_117_134# , \bitslice_1/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_1/scanreg_0/active_141_169# , vdd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_0/active_660_758# , vdd , \bitslice_1/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_1/scanreg_0/active_660_758# , vdd , \bitslice_1/mux2_0/Clock );
tranif0 #1 ( \bitslice_1/scanreg_0/active_39_668# , \bitslice_1/scanreg_0/active_40_128# , \bitslice_1/SDI );
tranif0 #1 ( \bitslice_1/scanreg_0/active_40_128# , \bitslice_1/scanreg_0/active_39_668# , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_0/active_39_668# , vdd , \bitslice_1/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_1/scanreg_0/active_273_668# , vdd , \bitslice_1/mux2_0/Y );
pmos #1 ( \bitslice_1/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_1/scanreg_0/active_39_668# , \bitslice_1/scanreg_0/active_273_668# , \bitslice_1/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_1/scanreg_0/active_273_668# , \bitslice_1/scanreg_0/active_39_668# , \bitslice_1/scanreg_0/Q );
nmos #1 ( \bitslice_1/scanreg_0/active_141_169# , gnd , \bitslice_1/mux2_0/Test );
pmos #1 ( \bitslice_1/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_1/B , vdd , \bitslice_1/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_1/B , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_0/active_665_81# , vdd , \bitslice_1/mux2_0/Clock );
pmos #1 ( \bitslice_1/scanreg_0/active_665_81# , vdd , \bitslice_1/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_0/active_665_81# , vdd , \bitslice_1/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_0/active_665_81# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_0/Q , vdd , \bitslice_1/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_0/Q , vdd , \bitslice_1/B );
pmos #1 ( \bitslice_1/B , vdd , \bitslice_1/scanreg_0/Q );
pmos #1 ( \bitslice_1/scanreg_0/active_645_290# , vdd , \bitslice_1/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_1/scanreg_0/active_645_290# , vdd , \bitslice_1/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_1/scanreg_0/active_645_290# , vdd , \bitslice_1/mux2_0/nReset );
pmos #1 ( \bitslice_1/scanreg_0/active_717_492# , vdd , \bitslice_1/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_1/scanreg_0/active_717_492# , vdd , \bitslice_1/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_1/scanreg_0/active_645_290# , \bitslice_1/scanreg_0/active_738_290# , \bitslice_1/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_0/active_738_290# , \bitslice_1/scanreg_0/active_776_290# , \bitslice_1/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_0/active_776_290# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_0/active_852_290# , gnd , \bitslice_1/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_0/Q , \bitslice_1/scanreg_0/active_852_290# , \bitslice_1/B );
nmos #1 ( \bitslice_1/scanreg_0/active_662_183# , gnd , \bitslice_1/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_1/scanreg_0/active_660_758# , \bitslice_1/scanreg_0/active_662_183# , \bitslice_1/mux2_0/Clock );
nmos #1 ( \bitslice_1/scanreg_0/active_40_128# , \bitslice_1/scanreg_0/active_75_128# , \bitslice_1/SDI );
nmos #1 ( \bitslice_1/scanreg_0/active_75_128# , gnd , \bitslice_1/mux2_0/Test );
nmos #1 ( \bitslice_1/scanreg_0/active_207_128# , gnd , \bitslice_1/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_1/scanreg_0/active_207_128# , \bitslice_1/scanreg_0/active_273_128# , \bitslice_1/mux2_0/Y );
tranif1 #1 ( \bitslice_1/scanreg_0/active_273_128# , \bitslice_1/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_1/scanreg_0/active_40_128# , \bitslice_1/scanreg_0/active_471_129# , \bitslice_1/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_1/scanreg_0/active_471_129# , \bitslice_1/scanreg_0/active_207_128# , \bitslice_1/scanreg_0/Q );
nmos #1 ( \bitslice_1/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_1/scanreg_0/active_776_183# , gnd , \bitslice_1/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_0/active_814_183# , \bitslice_1/scanreg_0/active_776_183# , \bitslice_1/mux2_0/nReset );
tranif1 #1 ( \bitslice_1/B , \bitslice_1/scanreg_0/active_814_183# , \bitslice_1/scanreg_0/Q );
tranif1 #1 ( \bitslice_1/scanreg_0/active_665_81# , \bitslice_1/scanreg_0/active_698_81# , \bitslice_1/mux2_0/Clock );
tranif1 #1 ( \bitslice_1/scanreg_0/active_698_81# , \bitslice_1/scanreg_0/active_738_81# , \bitslice_1/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_1/scanreg_0/active_738_81# , \bitslice_1/scanreg_0/active_776_81# , \bitslice_1/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_1/scanreg_0/active_776_81# , gnd , \bitslice_1/mux2_0/nReset );
nmos #1 ( \bitslice_1/scanreg_0/active_852_81# , gnd , \bitslice_1/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_1/scanreg_0/active_717_492# , \bitslice_1/scanreg_0/active_852_81# , \bitslice_1/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_1/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_1/mux2_0/Y , vdd , \bitslice_1/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_1/mux2_0/active_25_667# , \bitslice_1/mux2_0/active_75_667# , \bitslice_1/mux2_0/I1 );
tranif0 #1 ( \bitslice_1/mux2_0/active_75_667# , \bitslice_1/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_1/mux2_0/active_25_667# , vdd , \bitslice_1/mux2_0/active_141_77# );
pmos #1 ( \bitslice_1/mux2_0/active_25_667# , vdd , \bitslice_1/mux2_0/I0 );
nmos #1 ( \bitslice_1/mux2_0/active_75_135# , gnd , \bitslice_1/mux2_0/I1 );
nmos #1 ( \bitslice_1/mux2_0/active_75_667# , \bitslice_1/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_1/mux2_0/active_75_667# , \bitslice_1/mux2_0/active_207_135# , \bitslice_1/mux2_0/active_141_77# );
nmos #1 ( \bitslice_1/mux2_0/active_207_135# , gnd , \bitslice_1/mux2_0/I0 );
nmos #1 ( \bitslice_1/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_1/mux2_0/Y , gnd , \bitslice_1/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_1/tielow_0/active_43_669# );
nmos #1 ( \bitslice_1/trisbuf_1/A , gnd , \bitslice_1/tielow_0/active_43_669# );
pmos #1 ( \bitslice_1/trisbuf_1/active_101_758# , vdd , \bitslice_1/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_1/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_1/mux2_0/I1 , \bitslice_1/trisbuf_1/active_101_758# , \bitslice_1/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_1/trisbuf_1/active_139_59# , vdd , \bitslice_1/trisbuf_1/A );
nmos #1 ( \bitslice_1/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_1/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_1/mux2_0/I1 , \bitslice_1/trisbuf_1/active_63_144# , \bitslice_1/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_1/trisbuf_1/active_139_59# , gnd , \bitslice_1/trisbuf_1/A );
pmos #1 ( \bitslice_1/trisbuf_0/active_101_758# , vdd , \bitslice_1/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_1/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_1/mux2_0/I0 , \bitslice_1/trisbuf_0/active_101_758# , \bitslice_1/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_1/trisbuf_0/active_139_59# , vdd , Operand2[1] );
nmos #1 ( \bitslice_1/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_1/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_1/mux2_0/I0 , \bitslice_1/trisbuf_0/active_63_144# , \bitslice_1/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_1/trisbuf_0/active_139_59# , gnd , Operand2[1] );
pmos #1 ( \bitslice_2/SDI , vdd , \bitslice_1/leftbuf_0/nSDO );
pmos #1 ( \bitslice_1/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_1/leftbuf_0/active_494_59# , vdd , \bitslice_1/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_566_59# , vdd , \bitslice_1/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_566_59# , vdd , \bitslice_1/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_1/mux2_0/nReset , vdd , \bitslice_1/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_1/mux2_0/nReset , vdd , \bitslice_1/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_1/mux2_0/nReset , vdd , \bitslice_1/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_2/SDI , gnd , \bitslice_1/leftbuf_0/nSDO );
nmos #1 ( \bitslice_1/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_1/leftbuf_0/active_494_59# , gnd , \bitslice_1/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_566_59# , gnd , \bitslice_1/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_566_59# , gnd , \bitslice_1/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_1/mux2_0/nReset , gnd , \bitslice_1/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_1/mux2_0/nReset , gnd , \bitslice_1/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_1/mux2_0/nReset , gnd , \bitslice_1/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_890_59# , vdd , \bitslice_1/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_972_59# , vdd , \bitslice_1/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_972_59# , vdd , \bitslice_1/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_1/mux2_0/Clock , vdd , \bitslice_1/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_1/mux2_0/Clock , vdd , \bitslice_1/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_1/mux2_0/Clock , vdd , \bitslice_1/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_1/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_1/leftbuf_0/active_890_59# , gnd , \bitslice_1/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_972_59# , gnd , \bitslice_1/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_972_59# , gnd , \bitslice_1/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_1/mux2_0/Clock , gnd , \bitslice_1/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_1/mux2_0/Clock , gnd , \bitslice_1/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_1/mux2_0/Clock , gnd , \bitslice_1/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_1319_59# , vdd , \bitslice_1/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_1/leftbuf_0/active_1401_59# , vdd , \bitslice_1/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_1/leftbuf_0/active_1401_59# , vdd , \bitslice_1/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_1/mux2_0/Test , vdd , \bitslice_1/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_1/mux2_0/Test , vdd , \bitslice_1/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_1/mux2_0/Test , vdd , \bitslice_1/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_1/leftbuf_0/active_1319_59# , gnd , \bitslice_1/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_1/leftbuf_0/active_1401_59# , gnd , \bitslice_1/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_1/leftbuf_0/active_1401_59# , gnd , \bitslice_1/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_1/mux2_0/Test , gnd , \bitslice_1/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_1/mux2_0/Test , gnd , \bitslice_1/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_1/mux2_0/Test , gnd , \bitslice_1/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_2/leftbuf_0/nSDO , vdd , Quotient[2] );
nmos #1 ( \bitslice_2/leftbuf_0/nSDO , gnd , Quotient[2] );
pmos #1 ( \bitslice_2/scanreg_4/active_141_169# , vdd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_4/active_660_758# , vdd , \bitslice_2/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_2/scanreg_4/active_660_758# , vdd , \bitslice_2/mux2_0/Clock );
tranif0 #1 ( \bitslice_2/scanreg_4/active_39_668# , \bitslice_2/scanreg_4/active_40_128# , \bitslice_2/A1 );
tranif0 #1 ( \bitslice_2/scanreg_4/active_40_128# , \bitslice_2/scanreg_4/active_39_668# , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_4/active_39_668# , vdd , \bitslice_2/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_2/scanreg_4/active_273_668# , vdd , \bitslice_2/A1 );
pmos #1 ( \bitslice_2/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_2/scanreg_4/active_39_668# , \bitslice_2/scanreg_4/active_273_668# , \bitslice_2/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_2/scanreg_4/active_273_668# , \bitslice_2/scanreg_4/active_39_668# , Quotient[2] );
nmos #1 ( \bitslice_2/scanreg_4/active_141_169# , gnd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_2/scanreg_4/nQ , vdd , \bitslice_2/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_4/nQ , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_4/active_665_81# , vdd , \bitslice_2/mux2_0/Clock );
pmos #1 ( \bitslice_2/scanreg_4/active_665_81# , vdd , \bitslice_2/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_4/active_665_81# , vdd , \bitslice_2/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_4/active_665_81# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( Quotient[2] , vdd , \bitslice_2/scanreg_4/active_665_81# );
pmos #1 ( Quotient[2] , vdd , \bitslice_2/scanreg_4/nQ );
pmos #1 ( \bitslice_2/scanreg_4/nQ , vdd , Quotient[2] );
pmos #1 ( \bitslice_2/scanreg_4/active_645_290# , vdd , \bitslice_2/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_4/active_645_290# , vdd , \bitslice_2/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_4/active_645_290# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_4/active_717_492# , vdd , \bitslice_2/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_4/active_717_492# , vdd , \bitslice_2/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_2/scanreg_4/active_645_290# , \bitslice_2/scanreg_4/active_738_290# , \bitslice_2/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_4/active_738_290# , \bitslice_2/scanreg_4/active_776_290# , \bitslice_2/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_4/active_776_290# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_4/active_852_290# , gnd , \bitslice_2/scanreg_4/active_665_81# );
nmos #1 ( Quotient[2] , \bitslice_2/scanreg_4/active_852_290# , \bitslice_2/scanreg_4/nQ );
nmos #1 ( \bitslice_2/scanreg_4/active_662_183# , gnd , \bitslice_2/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_2/scanreg_4/active_660_758# , \bitslice_2/scanreg_4/active_662_183# , \bitslice_2/mux2_0/Clock );
nmos #1 ( \bitslice_2/scanreg_4/active_40_128# , \bitslice_2/scanreg_4/active_75_128# , \bitslice_2/A1 );
nmos #1 ( \bitslice_2/scanreg_4/active_75_128# , gnd , \bitslice_2/mux2_0/Test );
nmos #1 ( \bitslice_2/scanreg_4/active_207_128# , gnd , \bitslice_2/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_2/scanreg_4/active_207_128# , \bitslice_2/scanreg_4/active_273_128# , \bitslice_2/A1 );
tranif1 #1 ( \bitslice_2/scanreg_4/active_273_128# , \bitslice_2/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_2/scanreg_4/active_40_128# , \bitslice_2/scanreg_4/active_471_129# , \bitslice_2/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_2/scanreg_4/active_471_129# , \bitslice_2/scanreg_4/active_207_128# , Quotient[2] );
nmos #1 ( \bitslice_2/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_2/scanreg_4/active_776_183# , gnd , \bitslice_2/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_4/active_814_183# , \bitslice_2/scanreg_4/active_776_183# , \bitslice_2/mux2_0/nReset );
tranif1 #1 ( \bitslice_2/scanreg_4/nQ , \bitslice_2/scanreg_4/active_814_183# , Quotient[2] );
tranif1 #1 ( \bitslice_2/scanreg_4/active_665_81# , \bitslice_2/scanreg_4/active_698_81# , \bitslice_2/mux2_0/Clock );
tranif1 #1 ( \bitslice_2/scanreg_4/active_698_81# , \bitslice_2/scanreg_4/active_738_81# , \bitslice_2/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_4/active_738_81# , \bitslice_2/scanreg_4/active_776_81# , \bitslice_2/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_4/active_776_81# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_4/active_852_81# , gnd , \bitslice_2/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_4/active_717_492# , \bitslice_2/scanreg_4/active_852_81# , \bitslice_2/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_2/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_2/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_2/halfadder_0/active_88_60# , vdd , \bitslice_2/A1 );
pmos #1 ( \bitslice_2/halfadder_0/active_60_708# , vdd , \bitslice_2/1 );
tranif0 #1 ( \bitslice_2/halfadder_0/active_33_610# , \bitslice_2/S1 , \bitslice_2/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_2/S1 , \bitslice_2/halfadder_0/active_33_610# , \bitslice_2/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_2/halfadder_0/active_33_610# , vdd , \bitslice_2/A1 );
pmos #1 ( \bitslice_2/halfadder_0/active_33_610# , vdd , \bitslice_2/1 );
pmos #1 ( \bitslice_2/halfadder_0/active_70_525# , vdd , \bitslice_2/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_3/1 , \bitslice_2/halfadder_0/active_70_525# , \bitslice_2/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_3/1 , gnd , \bitslice_2/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_3/1 , gnd , \bitslice_2/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_2/halfadder_0/active_70_166# , gnd , \bitslice_2/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_2/S1 , \bitslice_2/halfadder_0/active_70_166# , \bitslice_2/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_2/S1 , \bitslice_2/halfadder_0/active_155_166# , \bitslice_2/A1 );
nmos #1 ( \bitslice_2/halfadder_0/active_155_166# , gnd , \bitslice_2/1 );
nmos #1 ( \bitslice_2/halfadder_0/active_60_708# , gnd , \bitslice_2/1 );
nmos #1 ( \bitslice_2/halfadder_0/active_88_60# , gnd , \bitslice_2/A1 );
pmos #1 ( \bitslice_2/scanreg_3/active_141_169# , vdd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_3/active_660_758# , vdd , \bitslice_2/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_2/scanreg_3/active_660_758# , vdd , \bitslice_2/mux2_0/Clock );
tranif0 #1 ( \bitslice_2/scanreg_3/active_39_668# , \bitslice_2/scanreg_3/active_40_128# , Remainder[2] );
tranif0 #1 ( \bitslice_2/scanreg_3/active_40_128# , \bitslice_2/scanreg_3/active_39_668# , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_3/active_39_668# , vdd , \bitslice_2/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_2/scanreg_3/active_273_668# , vdd , \bitslice_2/mux2_1/Y );
pmos #1 ( \bitslice_2/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_2/scanreg_3/active_39_668# , \bitslice_2/scanreg_3/active_273_668# , \bitslice_2/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_2/scanreg_3/active_273_668# , \bitslice_2/scanreg_3/active_39_668# , \bitslice_2/A1 );
nmos #1 ( \bitslice_2/scanreg_3/active_141_169# , gnd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_2/scanreg_3/nQ , vdd , \bitslice_2/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_3/nQ , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_3/active_665_81# , vdd , \bitslice_2/mux2_0/Clock );
pmos #1 ( \bitslice_2/scanreg_3/active_665_81# , vdd , \bitslice_2/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_3/active_665_81# , vdd , \bitslice_2/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_3/active_665_81# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/A1 , vdd , \bitslice_2/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_2/A1 , vdd , \bitslice_2/scanreg_3/nQ );
pmos #1 ( \bitslice_2/scanreg_3/nQ , vdd , \bitslice_2/A1 );
pmos #1 ( \bitslice_2/scanreg_3/active_645_290# , vdd , \bitslice_2/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_3/active_645_290# , vdd , \bitslice_2/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_3/active_645_290# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_3/active_717_492# , vdd , \bitslice_2/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_3/active_717_492# , vdd , \bitslice_2/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_2/scanreg_3/active_645_290# , \bitslice_2/scanreg_3/active_738_290# , \bitslice_2/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_3/active_738_290# , \bitslice_2/scanreg_3/active_776_290# , \bitslice_2/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_3/active_776_290# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_3/active_852_290# , gnd , \bitslice_2/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_2/A1 , \bitslice_2/scanreg_3/active_852_290# , \bitslice_2/scanreg_3/nQ );
nmos #1 ( \bitslice_2/scanreg_3/active_662_183# , gnd , \bitslice_2/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_2/scanreg_3/active_660_758# , \bitslice_2/scanreg_3/active_662_183# , \bitslice_2/mux2_0/Clock );
nmos #1 ( \bitslice_2/scanreg_3/active_40_128# , \bitslice_2/scanreg_3/active_75_128# , Remainder[2] );
nmos #1 ( \bitslice_2/scanreg_3/active_75_128# , gnd , \bitslice_2/mux2_0/Test );
nmos #1 ( \bitslice_2/scanreg_3/active_207_128# , gnd , \bitslice_2/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_2/scanreg_3/active_207_128# , \bitslice_2/scanreg_3/active_273_128# , \bitslice_2/mux2_1/Y );
tranif1 #1 ( \bitslice_2/scanreg_3/active_273_128# , \bitslice_2/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_2/scanreg_3/active_40_128# , \bitslice_2/scanreg_3/active_471_129# , \bitslice_2/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_2/scanreg_3/active_471_129# , \bitslice_2/scanreg_3/active_207_128# , \bitslice_2/A1 );
nmos #1 ( \bitslice_2/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_2/scanreg_3/active_776_183# , gnd , \bitslice_2/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_3/active_814_183# , \bitslice_2/scanreg_3/active_776_183# , \bitslice_2/mux2_0/nReset );
tranif1 #1 ( \bitslice_2/scanreg_3/nQ , \bitslice_2/scanreg_3/active_814_183# , \bitslice_2/A1 );
tranif1 #1 ( \bitslice_2/scanreg_3/active_665_81# , \bitslice_2/scanreg_3/active_698_81# , \bitslice_2/mux2_0/Clock );
tranif1 #1 ( \bitslice_2/scanreg_3/active_698_81# , \bitslice_2/scanreg_3/active_738_81# , \bitslice_2/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_3/active_738_81# , \bitslice_2/scanreg_3/active_776_81# , \bitslice_2/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_3/active_776_81# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_3/active_852_81# , gnd , \bitslice_2/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_3/active_717_492# , \bitslice_2/scanreg_3/active_852_81# , \bitslice_2/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_2/tielow_1/active_43_669# );
nmos #1 ( \bitslice_2/mux2_1/I0 , gnd , \bitslice_2/tielow_1/active_43_669# );
pmos #1 ( \bitslice_2/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_2/mux2_1/Y , vdd , \bitslice_2/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_2/mux2_1/active_25_667# , \bitslice_2/mux2_1/active_75_667# , \bitslice_2/S1 );
tranif0 #1 ( \bitslice_2/mux2_1/active_75_667# , \bitslice_2/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_2/mux2_1/active_25_667# , vdd , \bitslice_2/mux2_1/active_141_77# );
pmos #1 ( \bitslice_2/mux2_1/active_25_667# , vdd , \bitslice_2/mux2_1/I0 );
nmos #1 ( \bitslice_2/mux2_1/active_75_135# , gnd , \bitslice_2/S1 );
nmos #1 ( \bitslice_2/mux2_1/active_75_667# , \bitslice_2/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_2/mux2_1/active_75_667# , \bitslice_2/mux2_1/active_207_135# , \bitslice_2/mux2_1/active_141_77# );
nmos #1 ( \bitslice_2/mux2_1/active_207_135# , gnd , \bitslice_2/mux2_1/I0 );
nmos #1 ( \bitslice_2/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_2/mux2_1/Y , gnd , \bitslice_2/mux2_1/active_75_667# );
pmos #1 ( \bitslice_2/scanreg_2/active_141_169# , vdd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_2/active_660_758# , vdd , \bitslice_2/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_2/scanreg_2/active_660_758# , vdd , \bitslice_2/mux2_0/Clock );
tranif0 #1 ( \bitslice_2/scanreg_2/active_39_668# , \bitslice_2/scanreg_2/active_40_128# , \bitslice_2/A );
tranif0 #1 ( \bitslice_2/scanreg_2/active_40_128# , \bitslice_2/scanreg_2/active_39_668# , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_2/active_39_668# , vdd , \bitslice_2/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_2/scanreg_2/active_273_668# , vdd , \bitslice_2/subOut );
pmos #1 ( \bitslice_2/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_2/scanreg_2/active_39_668# , \bitslice_2/scanreg_2/active_273_668# , \bitslice_2/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_2/scanreg_2/active_273_668# , \bitslice_2/scanreg_2/active_39_668# , Remainder[2] );
nmos #1 ( \bitslice_2/scanreg_2/active_141_169# , gnd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_2/scanreg_2/nQ , vdd , \bitslice_2/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_2/nQ , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_2/active_665_81# , vdd , \bitslice_2/mux2_0/Clock );
pmos #1 ( \bitslice_2/scanreg_2/active_665_81# , vdd , \bitslice_2/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_2/active_665_81# , vdd , \bitslice_2/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_2/active_665_81# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( Remainder[2] , vdd , \bitslice_2/scanreg_2/active_665_81# );
pmos #1 ( Remainder[2] , vdd , \bitslice_2/scanreg_2/nQ );
pmos #1 ( \bitslice_2/scanreg_2/nQ , vdd , Remainder[2] );
pmos #1 ( \bitslice_2/scanreg_2/active_645_290# , vdd , \bitslice_2/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_2/active_645_290# , vdd , \bitslice_2/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_2/active_645_290# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_2/active_717_492# , vdd , \bitslice_2/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_2/active_717_492# , vdd , \bitslice_2/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_2/scanreg_2/active_645_290# , \bitslice_2/scanreg_2/active_738_290# , \bitslice_2/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_2/active_738_290# , \bitslice_2/scanreg_2/active_776_290# , \bitslice_2/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_2/active_776_290# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_2/active_852_290# , gnd , \bitslice_2/scanreg_2/active_665_81# );
nmos #1 ( Remainder[2] , \bitslice_2/scanreg_2/active_852_290# , \bitslice_2/scanreg_2/nQ );
nmos #1 ( \bitslice_2/scanreg_2/active_662_183# , gnd , \bitslice_2/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_2/scanreg_2/active_660_758# , \bitslice_2/scanreg_2/active_662_183# , \bitslice_2/mux2_0/Clock );
nmos #1 ( \bitslice_2/scanreg_2/active_40_128# , \bitslice_2/scanreg_2/active_75_128# , \bitslice_2/A );
nmos #1 ( \bitslice_2/scanreg_2/active_75_128# , gnd , \bitslice_2/mux2_0/Test );
nmos #1 ( \bitslice_2/scanreg_2/active_207_128# , gnd , \bitslice_2/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_2/scanreg_2/active_207_128# , \bitslice_2/scanreg_2/active_273_128# , \bitslice_2/subOut );
tranif1 #1 ( \bitslice_2/scanreg_2/active_273_128# , \bitslice_2/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_2/scanreg_2/active_40_128# , \bitslice_2/scanreg_2/active_471_129# , \bitslice_2/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_2/scanreg_2/active_471_129# , \bitslice_2/scanreg_2/active_207_128# , Remainder[2] );
nmos #1 ( \bitslice_2/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_2/scanreg_2/active_776_183# , gnd , \bitslice_2/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_2/active_814_183# , \bitslice_2/scanreg_2/active_776_183# , \bitslice_2/mux2_0/nReset );
tranif1 #1 ( \bitslice_2/scanreg_2/nQ , \bitslice_2/scanreg_2/active_814_183# , Remainder[2] );
tranif1 #1 ( \bitslice_2/scanreg_2/active_665_81# , \bitslice_2/scanreg_2/active_698_81# , \bitslice_2/mux2_0/Clock );
tranif1 #1 ( \bitslice_2/scanreg_2/active_698_81# , \bitslice_2/scanreg_2/active_738_81# , \bitslice_2/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_2/active_738_81# , \bitslice_2/scanreg_2/active_776_81# , \bitslice_2/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_2/active_776_81# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_2/active_852_81# , gnd , \bitslice_2/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_2/active_717_492# , \bitslice_2/scanreg_2/active_852_81# , \bitslice_2/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_2/trisbuf_3/active_101_758# , vdd , \bitslice_2/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_2/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_2/subOut , \bitslice_2/trisbuf_3/active_101_758# , \bitslice_2/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_2/trisbuf_3/active_139_59# , vdd , \bitslice_2/S );
nmos #1 ( \bitslice_2/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_2/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_2/subOut , \bitslice_2/trisbuf_3/active_63_144# , \bitslice_2/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_2/trisbuf_3/active_139_59# , gnd , \bitslice_2/S );
pmos #1 ( \bitslice_2/scanreg_1/active_141_169# , vdd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_1/active_660_758# , vdd , \bitslice_2/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_2/scanreg_1/active_660_758# , vdd , \bitslice_2/mux2_0/Clock );
tranif0 #1 ( \bitslice_2/scanreg_1/active_39_668# , \bitslice_2/scanreg_1/active_40_128# , \bitslice_2/scanreg_0/Q );
tranif0 #1 ( \bitslice_2/scanreg_1/active_40_128# , \bitslice_2/scanreg_1/active_39_668# , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_1/active_39_668# , vdd , \bitslice_2/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_2/scanreg_1/active_273_668# , vdd , \bitslice_2/subOut );
pmos #1 ( \bitslice_2/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_2/scanreg_1/active_39_668# , \bitslice_2/scanreg_1/active_273_668# , \bitslice_2/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_2/scanreg_1/active_273_668# , \bitslice_2/scanreg_1/active_39_668# , \bitslice_2/A );
nmos #1 ( \bitslice_2/scanreg_1/active_141_169# , gnd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_2/scanreg_1/nQ , vdd , \bitslice_2/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_1/nQ , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_1/active_665_81# , vdd , \bitslice_2/mux2_0/Clock );
pmos #1 ( \bitslice_2/scanreg_1/active_665_81# , vdd , \bitslice_2/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_1/active_665_81# , vdd , \bitslice_2/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_1/active_665_81# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/A , vdd , \bitslice_2/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_2/A , vdd , \bitslice_2/scanreg_1/nQ );
pmos #1 ( \bitslice_2/scanreg_1/nQ , vdd , \bitslice_2/A );
pmos #1 ( \bitslice_2/scanreg_1/active_645_290# , vdd , \bitslice_2/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_1/active_645_290# , vdd , \bitslice_2/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_1/active_645_290# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_1/active_717_492# , vdd , \bitslice_2/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_1/active_717_492# , vdd , \bitslice_2/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_2/scanreg_1/active_645_290# , \bitslice_2/scanreg_1/active_738_290# , \bitslice_2/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_1/active_738_290# , \bitslice_2/scanreg_1/active_776_290# , \bitslice_2/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_1/active_776_290# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_1/active_852_290# , gnd , \bitslice_2/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_2/A , \bitslice_2/scanreg_1/active_852_290# , \bitslice_2/scanreg_1/nQ );
nmos #1 ( \bitslice_2/scanreg_1/active_662_183# , gnd , \bitslice_2/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_2/scanreg_1/active_660_758# , \bitslice_2/scanreg_1/active_662_183# , \bitslice_2/mux2_0/Clock );
nmos #1 ( \bitslice_2/scanreg_1/active_40_128# , \bitslice_2/scanreg_1/active_75_128# , \bitslice_2/scanreg_0/Q );
nmos #1 ( \bitslice_2/scanreg_1/active_75_128# , gnd , \bitslice_2/mux2_0/Test );
nmos #1 ( \bitslice_2/scanreg_1/active_207_128# , gnd , \bitslice_2/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_2/scanreg_1/active_207_128# , \bitslice_2/scanreg_1/active_273_128# , \bitslice_2/subOut );
tranif1 #1 ( \bitslice_2/scanreg_1/active_273_128# , \bitslice_2/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_2/scanreg_1/active_40_128# , \bitslice_2/scanreg_1/active_471_129# , \bitslice_2/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_2/scanreg_1/active_471_129# , \bitslice_2/scanreg_1/active_207_128# , \bitslice_2/A );
nmos #1 ( \bitslice_2/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_2/scanreg_1/active_776_183# , gnd , \bitslice_2/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_1/active_814_183# , \bitslice_2/scanreg_1/active_776_183# , \bitslice_2/mux2_0/nReset );
tranif1 #1 ( \bitslice_2/scanreg_1/nQ , \bitslice_2/scanreg_1/active_814_183# , \bitslice_2/A );
tranif1 #1 ( \bitslice_2/scanreg_1/active_665_81# , \bitslice_2/scanreg_1/active_698_81# , \bitslice_2/mux2_0/Clock );
tranif1 #1 ( \bitslice_2/scanreg_1/active_698_81# , \bitslice_2/scanreg_1/active_738_81# , \bitslice_2/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_1/active_738_81# , \bitslice_2/scanreg_1/active_776_81# , \bitslice_2/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_1/active_776_81# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_1/active_852_81# , gnd , \bitslice_2/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_1/active_717_492# , \bitslice_2/scanreg_1/active_852_81# , \bitslice_2/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_2/trisbuf_2/active_101_758# , vdd , \bitslice_2/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_2/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_2/subOut , \bitslice_2/trisbuf_2/active_101_758# , \bitslice_2/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_2/trisbuf_2/active_139_59# , vdd , Operand1[2] );
nmos #1 ( \bitslice_2/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_2/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_2/subOut , \bitslice_2/trisbuf_2/active_63_144# , \bitslice_2/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_2/trisbuf_2/active_139_59# , gnd , Operand1[2] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_2/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_2/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_2/fulladder_0/active_43_745# , vdd , \bitslice_2/A );
pmos #1 ( \bitslice_2/fulladder_0/active_43_745# , vdd , \bitslice_2/B );
pmos #1 ( \bitslice_2/fulladder_0/active_43_745# , vdd , \bitslice_2/nB0 );
tranif0 #1 ( \bitslice_2/fulladder_0/active_43_745# , \bitslice_2/fulladder_0/active_117_134# , \bitslice_2/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_2/fulladder_0/active_43_682# , vdd , \bitslice_2/A );
pmos #1 ( \bitslice_2/fulladder_0/active_79_682# , \bitslice_2/fulladder_0/active_43_682# , \bitslice_2/B );
tranif0 #1 ( \bitslice_2/fulladder_0/active_79_682# , \bitslice_2/fulladder_0/active_117_134# , \bitslice_2/nB0 );
pmos #1 ( \bitslice_2/fulladder_0/active_43_619# , vdd , \bitslice_2/A );
pmos #1 ( \bitslice_2/fulladder_0/active_79_191# , \bitslice_2/fulladder_0/active_43_619# , \bitslice_2/B );
pmos #1 ( \bitslice_2/S , vdd , \bitslice_2/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_3/nB0 , vdd , \bitslice_2/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_2/fulladder_0/active_10_553# , vdd , \bitslice_2/A );
pmos #1 ( \bitslice_2/fulladder_0/active_10_553# , vdd , \bitslice_2/B );
tranif0 #1 ( \bitslice_2/fulladder_0/active_10_553# , \bitslice_2/fulladder_0/active_79_191# , \bitslice_2/nB0 );
nmos #1 ( \bitslice_2/fulladder_0/active_10_255# , gnd , \bitslice_2/A );
nmos #1 ( \bitslice_2/fulladder_0/active_10_255# , gnd , \bitslice_2/B );
tranif1 #1 ( \bitslice_2/fulladder_0/active_10_255# , \bitslice_2/fulladder_0/active_79_191# , \bitslice_2/nB0 );
nmos #1 ( \bitslice_2/fulladder_0/active_43_191# , gnd , \bitslice_2/A );
nmos #1 ( \bitslice_2/fulladder_0/active_79_191# , \bitslice_2/fulladder_0/active_43_191# , \bitslice_2/B );
nmos #1 ( \bitslice_3/nB0 , gnd , \bitslice_2/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_2/fulladder_0/active_43_134# , gnd , \bitslice_2/A );
nmos #1 ( \bitslice_2/fulladder_0/active_79_134# , \bitslice_2/fulladder_0/active_43_134# , \bitslice_2/B );
tranif1 #1 ( \bitslice_2/fulladder_0/active_79_134# , \bitslice_2/fulladder_0/active_117_134# , \bitslice_2/nB0 );
nmos #1 ( \bitslice_2/S , gnd , \bitslice_2/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_2/fulladder_0/active_43_68# , gnd , \bitslice_2/A );
nmos #1 ( \bitslice_2/fulladder_0/active_43_68# , gnd , \bitslice_2/B );
nmos #1 ( \bitslice_2/fulladder_0/active_43_68# , gnd , \bitslice_2/nB0 );
tranif1 #1 ( \bitslice_2/fulladder_0/active_43_68# , \bitslice_2/fulladder_0/active_117_134# , \bitslice_2/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_2/scanreg_0/active_141_169# , vdd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_0/active_660_758# , vdd , \bitslice_2/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_2/scanreg_0/active_660_758# , vdd , \bitslice_2/mux2_0/Clock );
tranif0 #1 ( \bitslice_2/scanreg_0/active_39_668# , \bitslice_2/scanreg_0/active_40_128# , \bitslice_2/SDI );
tranif0 #1 ( \bitslice_2/scanreg_0/active_40_128# , \bitslice_2/scanreg_0/active_39_668# , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_0/active_39_668# , vdd , \bitslice_2/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_2/scanreg_0/active_273_668# , vdd , \bitslice_2/mux2_0/Y );
pmos #1 ( \bitslice_2/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_2/scanreg_0/active_39_668# , \bitslice_2/scanreg_0/active_273_668# , \bitslice_2/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_2/scanreg_0/active_273_668# , \bitslice_2/scanreg_0/active_39_668# , \bitslice_2/scanreg_0/Q );
nmos #1 ( \bitslice_2/scanreg_0/active_141_169# , gnd , \bitslice_2/mux2_0/Test );
pmos #1 ( \bitslice_2/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_2/B , vdd , \bitslice_2/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_2/B , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_0/active_665_81# , vdd , \bitslice_2/mux2_0/Clock );
pmos #1 ( \bitslice_2/scanreg_0/active_665_81# , vdd , \bitslice_2/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_0/active_665_81# , vdd , \bitslice_2/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_0/active_665_81# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_0/Q , vdd , \bitslice_2/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_0/Q , vdd , \bitslice_2/B );
pmos #1 ( \bitslice_2/B , vdd , \bitslice_2/scanreg_0/Q );
pmos #1 ( \bitslice_2/scanreg_0/active_645_290# , vdd , \bitslice_2/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_2/scanreg_0/active_645_290# , vdd , \bitslice_2/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_2/scanreg_0/active_645_290# , vdd , \bitslice_2/mux2_0/nReset );
pmos #1 ( \bitslice_2/scanreg_0/active_717_492# , vdd , \bitslice_2/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_2/scanreg_0/active_717_492# , vdd , \bitslice_2/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_2/scanreg_0/active_645_290# , \bitslice_2/scanreg_0/active_738_290# , \bitslice_2/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_0/active_738_290# , \bitslice_2/scanreg_0/active_776_290# , \bitslice_2/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_0/active_776_290# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_0/active_852_290# , gnd , \bitslice_2/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_0/Q , \bitslice_2/scanreg_0/active_852_290# , \bitslice_2/B );
nmos #1 ( \bitslice_2/scanreg_0/active_662_183# , gnd , \bitslice_2/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_2/scanreg_0/active_660_758# , \bitslice_2/scanreg_0/active_662_183# , \bitslice_2/mux2_0/Clock );
nmos #1 ( \bitslice_2/scanreg_0/active_40_128# , \bitslice_2/scanreg_0/active_75_128# , \bitslice_2/SDI );
nmos #1 ( \bitslice_2/scanreg_0/active_75_128# , gnd , \bitslice_2/mux2_0/Test );
nmos #1 ( \bitslice_2/scanreg_0/active_207_128# , gnd , \bitslice_2/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_2/scanreg_0/active_207_128# , \bitslice_2/scanreg_0/active_273_128# , \bitslice_2/mux2_0/Y );
tranif1 #1 ( \bitslice_2/scanreg_0/active_273_128# , \bitslice_2/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_2/scanreg_0/active_40_128# , \bitslice_2/scanreg_0/active_471_129# , \bitslice_2/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_2/scanreg_0/active_471_129# , \bitslice_2/scanreg_0/active_207_128# , \bitslice_2/scanreg_0/Q );
nmos #1 ( \bitslice_2/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_2/scanreg_0/active_776_183# , gnd , \bitslice_2/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_0/active_814_183# , \bitslice_2/scanreg_0/active_776_183# , \bitslice_2/mux2_0/nReset );
tranif1 #1 ( \bitslice_2/B , \bitslice_2/scanreg_0/active_814_183# , \bitslice_2/scanreg_0/Q );
tranif1 #1 ( \bitslice_2/scanreg_0/active_665_81# , \bitslice_2/scanreg_0/active_698_81# , \bitslice_2/mux2_0/Clock );
tranif1 #1 ( \bitslice_2/scanreg_0/active_698_81# , \bitslice_2/scanreg_0/active_738_81# , \bitslice_2/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_2/scanreg_0/active_738_81# , \bitslice_2/scanreg_0/active_776_81# , \bitslice_2/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_2/scanreg_0/active_776_81# , gnd , \bitslice_2/mux2_0/nReset );
nmos #1 ( \bitslice_2/scanreg_0/active_852_81# , gnd , \bitslice_2/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_2/scanreg_0/active_717_492# , \bitslice_2/scanreg_0/active_852_81# , \bitslice_2/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_2/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_2/mux2_0/Y , vdd , \bitslice_2/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_2/mux2_0/active_25_667# , \bitslice_2/mux2_0/active_75_667# , \bitslice_2/mux2_0/I1 );
tranif0 #1 ( \bitslice_2/mux2_0/active_75_667# , \bitslice_2/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_2/mux2_0/active_25_667# , vdd , \bitslice_2/mux2_0/active_141_77# );
pmos #1 ( \bitslice_2/mux2_0/active_25_667# , vdd , \bitslice_2/mux2_0/I0 );
nmos #1 ( \bitslice_2/mux2_0/active_75_135# , gnd , \bitslice_2/mux2_0/I1 );
nmos #1 ( \bitslice_2/mux2_0/active_75_667# , \bitslice_2/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_2/mux2_0/active_75_667# , \bitslice_2/mux2_0/active_207_135# , \bitslice_2/mux2_0/active_141_77# );
nmos #1 ( \bitslice_2/mux2_0/active_207_135# , gnd , \bitslice_2/mux2_0/I0 );
nmos #1 ( \bitslice_2/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_2/mux2_0/Y , gnd , \bitslice_2/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_2/tielow_0/active_43_669# );
nmos #1 ( \bitslice_2/trisbuf_1/A , gnd , \bitslice_2/tielow_0/active_43_669# );
pmos #1 ( \bitslice_2/trisbuf_1/active_101_758# , vdd , \bitslice_2/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_2/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_2/mux2_0/I1 , \bitslice_2/trisbuf_1/active_101_758# , \bitslice_2/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_2/trisbuf_1/active_139_59# , vdd , \bitslice_2/trisbuf_1/A );
nmos #1 ( \bitslice_2/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_2/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_2/mux2_0/I1 , \bitslice_2/trisbuf_1/active_63_144# , \bitslice_2/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_2/trisbuf_1/active_139_59# , gnd , \bitslice_2/trisbuf_1/A );
pmos #1 ( \bitslice_2/trisbuf_0/active_101_758# , vdd , \bitslice_2/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_2/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_2/mux2_0/I0 , \bitslice_2/trisbuf_0/active_101_758# , \bitslice_2/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_2/trisbuf_0/active_139_59# , vdd , Operand2[2] );
nmos #1 ( \bitslice_2/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_2/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_2/mux2_0/I0 , \bitslice_2/trisbuf_0/active_63_144# , \bitslice_2/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_2/trisbuf_0/active_139_59# , gnd , Operand2[2] );
pmos #1 ( \bitslice_3/SDI , vdd , \bitslice_2/leftbuf_0/nSDO );
pmos #1 ( \bitslice_2/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_2/leftbuf_0/active_494_59# , vdd , \bitslice_2/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_566_59# , vdd , \bitslice_2/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_566_59# , vdd , \bitslice_2/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_2/mux2_0/nReset , vdd , \bitslice_2/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_2/mux2_0/nReset , vdd , \bitslice_2/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_2/mux2_0/nReset , vdd , \bitslice_2/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_3/SDI , gnd , \bitslice_2/leftbuf_0/nSDO );
nmos #1 ( \bitslice_2/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_2/leftbuf_0/active_494_59# , gnd , \bitslice_2/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_566_59# , gnd , \bitslice_2/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_566_59# , gnd , \bitslice_2/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_2/mux2_0/nReset , gnd , \bitslice_2/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_2/mux2_0/nReset , gnd , \bitslice_2/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_2/mux2_0/nReset , gnd , \bitslice_2/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_890_59# , vdd , \bitslice_2/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_972_59# , vdd , \bitslice_2/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_972_59# , vdd , \bitslice_2/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_2/mux2_0/Clock , vdd , \bitslice_2/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_2/mux2_0/Clock , vdd , \bitslice_2/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_2/mux2_0/Clock , vdd , \bitslice_2/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_2/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_2/leftbuf_0/active_890_59# , gnd , \bitslice_2/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_972_59# , gnd , \bitslice_2/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_972_59# , gnd , \bitslice_2/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_2/mux2_0/Clock , gnd , \bitslice_2/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_2/mux2_0/Clock , gnd , \bitslice_2/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_2/mux2_0/Clock , gnd , \bitslice_2/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_1319_59# , vdd , \bitslice_2/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_2/leftbuf_0/active_1401_59# , vdd , \bitslice_2/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_2/leftbuf_0/active_1401_59# , vdd , \bitslice_2/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_2/mux2_0/Test , vdd , \bitslice_2/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_2/mux2_0/Test , vdd , \bitslice_2/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_2/mux2_0/Test , vdd , \bitslice_2/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_2/leftbuf_0/active_1319_59# , gnd , \bitslice_2/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_2/leftbuf_0/active_1401_59# , gnd , \bitslice_2/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_2/leftbuf_0/active_1401_59# , gnd , \bitslice_2/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_2/mux2_0/Test , gnd , \bitslice_2/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_2/mux2_0/Test , gnd , \bitslice_2/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_2/mux2_0/Test , gnd , \bitslice_2/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_3/leftbuf_0/nSDO , vdd , Quotient[3] );
nmos #1 ( \bitslice_3/leftbuf_0/nSDO , gnd , Quotient[3] );
pmos #1 ( \bitslice_3/scanreg_4/active_141_169# , vdd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_4/active_660_758# , vdd , \bitslice_3/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_3/scanreg_4/active_660_758# , vdd , \bitslice_3/mux2_0/Clock );
tranif0 #1 ( \bitslice_3/scanreg_4/active_39_668# , \bitslice_3/scanreg_4/active_40_128# , \bitslice_3/A1 );
tranif0 #1 ( \bitslice_3/scanreg_4/active_40_128# , \bitslice_3/scanreg_4/active_39_668# , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_4/active_39_668# , vdd , \bitslice_3/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_3/scanreg_4/active_273_668# , vdd , \bitslice_3/A1 );
pmos #1 ( \bitslice_3/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_3/scanreg_4/active_39_668# , \bitslice_3/scanreg_4/active_273_668# , \bitslice_3/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_3/scanreg_4/active_273_668# , \bitslice_3/scanreg_4/active_39_668# , Quotient[3] );
nmos #1 ( \bitslice_3/scanreg_4/active_141_169# , gnd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_3/scanreg_4/nQ , vdd , \bitslice_3/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_4/nQ , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_4/active_665_81# , vdd , \bitslice_3/mux2_0/Clock );
pmos #1 ( \bitslice_3/scanreg_4/active_665_81# , vdd , \bitslice_3/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_4/active_665_81# , vdd , \bitslice_3/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_4/active_665_81# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( Quotient[3] , vdd , \bitslice_3/scanreg_4/active_665_81# );
pmos #1 ( Quotient[3] , vdd , \bitslice_3/scanreg_4/nQ );
pmos #1 ( \bitslice_3/scanreg_4/nQ , vdd , Quotient[3] );
pmos #1 ( \bitslice_3/scanreg_4/active_645_290# , vdd , \bitslice_3/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_4/active_645_290# , vdd , \bitslice_3/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_4/active_645_290# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_4/active_717_492# , vdd , \bitslice_3/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_4/active_717_492# , vdd , \bitslice_3/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_3/scanreg_4/active_645_290# , \bitslice_3/scanreg_4/active_738_290# , \bitslice_3/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_4/active_738_290# , \bitslice_3/scanreg_4/active_776_290# , \bitslice_3/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_4/active_776_290# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_4/active_852_290# , gnd , \bitslice_3/scanreg_4/active_665_81# );
nmos #1 ( Quotient[3] , \bitslice_3/scanreg_4/active_852_290# , \bitslice_3/scanreg_4/nQ );
nmos #1 ( \bitslice_3/scanreg_4/active_662_183# , gnd , \bitslice_3/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_3/scanreg_4/active_660_758# , \bitslice_3/scanreg_4/active_662_183# , \bitslice_3/mux2_0/Clock );
nmos #1 ( \bitslice_3/scanreg_4/active_40_128# , \bitslice_3/scanreg_4/active_75_128# , \bitslice_3/A1 );
nmos #1 ( \bitslice_3/scanreg_4/active_75_128# , gnd , \bitslice_3/mux2_0/Test );
nmos #1 ( \bitslice_3/scanreg_4/active_207_128# , gnd , \bitslice_3/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_3/scanreg_4/active_207_128# , \bitslice_3/scanreg_4/active_273_128# , \bitslice_3/A1 );
tranif1 #1 ( \bitslice_3/scanreg_4/active_273_128# , \bitslice_3/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_3/scanreg_4/active_40_128# , \bitslice_3/scanreg_4/active_471_129# , \bitslice_3/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_3/scanreg_4/active_471_129# , \bitslice_3/scanreg_4/active_207_128# , Quotient[3] );
nmos #1 ( \bitslice_3/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_3/scanreg_4/active_776_183# , gnd , \bitslice_3/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_4/active_814_183# , \bitslice_3/scanreg_4/active_776_183# , \bitslice_3/mux2_0/nReset );
tranif1 #1 ( \bitslice_3/scanreg_4/nQ , \bitslice_3/scanreg_4/active_814_183# , Quotient[3] );
tranif1 #1 ( \bitslice_3/scanreg_4/active_665_81# , \bitslice_3/scanreg_4/active_698_81# , \bitslice_3/mux2_0/Clock );
tranif1 #1 ( \bitslice_3/scanreg_4/active_698_81# , \bitslice_3/scanreg_4/active_738_81# , \bitslice_3/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_4/active_738_81# , \bitslice_3/scanreg_4/active_776_81# , \bitslice_3/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_4/active_776_81# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_4/active_852_81# , gnd , \bitslice_3/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_4/active_717_492# , \bitslice_3/scanreg_4/active_852_81# , \bitslice_3/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_3/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_3/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_3/halfadder_0/active_88_60# , vdd , \bitslice_3/A1 );
pmos #1 ( \bitslice_3/halfadder_0/active_60_708# , vdd , \bitslice_3/1 );
tranif0 #1 ( \bitslice_3/halfadder_0/active_33_610# , \bitslice_3/S1 , \bitslice_3/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_3/S1 , \bitslice_3/halfadder_0/active_33_610# , \bitslice_3/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_3/halfadder_0/active_33_610# , vdd , \bitslice_3/A1 );
pmos #1 ( \bitslice_3/halfadder_0/active_33_610# , vdd , \bitslice_3/1 );
pmos #1 ( \bitslice_3/halfadder_0/active_70_525# , vdd , \bitslice_3/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_4/1 , \bitslice_3/halfadder_0/active_70_525# , \bitslice_3/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_4/1 , gnd , \bitslice_3/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_4/1 , gnd , \bitslice_3/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_3/halfadder_0/active_70_166# , gnd , \bitslice_3/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_3/S1 , \bitslice_3/halfadder_0/active_70_166# , \bitslice_3/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_3/S1 , \bitslice_3/halfadder_0/active_155_166# , \bitslice_3/A1 );
nmos #1 ( \bitslice_3/halfadder_0/active_155_166# , gnd , \bitslice_3/1 );
nmos #1 ( \bitslice_3/halfadder_0/active_60_708# , gnd , \bitslice_3/1 );
nmos #1 ( \bitslice_3/halfadder_0/active_88_60# , gnd , \bitslice_3/A1 );
pmos #1 ( \bitslice_3/scanreg_3/active_141_169# , vdd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_3/active_660_758# , vdd , \bitslice_3/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_3/scanreg_3/active_660_758# , vdd , \bitslice_3/mux2_0/Clock );
tranif0 #1 ( \bitslice_3/scanreg_3/active_39_668# , \bitslice_3/scanreg_3/active_40_128# , Remainder[3] );
tranif0 #1 ( \bitslice_3/scanreg_3/active_40_128# , \bitslice_3/scanreg_3/active_39_668# , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_3/active_39_668# , vdd , \bitslice_3/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_3/scanreg_3/active_273_668# , vdd , \bitslice_3/mux2_1/Y );
pmos #1 ( \bitslice_3/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_3/scanreg_3/active_39_668# , \bitslice_3/scanreg_3/active_273_668# , \bitslice_3/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_3/scanreg_3/active_273_668# , \bitslice_3/scanreg_3/active_39_668# , \bitslice_3/A1 );
nmos #1 ( \bitslice_3/scanreg_3/active_141_169# , gnd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_3/scanreg_3/nQ , vdd , \bitslice_3/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_3/nQ , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_3/active_665_81# , vdd , \bitslice_3/mux2_0/Clock );
pmos #1 ( \bitslice_3/scanreg_3/active_665_81# , vdd , \bitslice_3/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_3/active_665_81# , vdd , \bitslice_3/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_3/active_665_81# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/A1 , vdd , \bitslice_3/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_3/A1 , vdd , \bitslice_3/scanreg_3/nQ );
pmos #1 ( \bitslice_3/scanreg_3/nQ , vdd , \bitslice_3/A1 );
pmos #1 ( \bitslice_3/scanreg_3/active_645_290# , vdd , \bitslice_3/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_3/active_645_290# , vdd , \bitslice_3/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_3/active_645_290# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_3/active_717_492# , vdd , \bitslice_3/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_3/active_717_492# , vdd , \bitslice_3/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_3/scanreg_3/active_645_290# , \bitslice_3/scanreg_3/active_738_290# , \bitslice_3/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_3/active_738_290# , \bitslice_3/scanreg_3/active_776_290# , \bitslice_3/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_3/active_776_290# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_3/active_852_290# , gnd , \bitslice_3/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_3/A1 , \bitslice_3/scanreg_3/active_852_290# , \bitslice_3/scanreg_3/nQ );
nmos #1 ( \bitslice_3/scanreg_3/active_662_183# , gnd , \bitslice_3/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_3/scanreg_3/active_660_758# , \bitslice_3/scanreg_3/active_662_183# , \bitslice_3/mux2_0/Clock );
nmos #1 ( \bitslice_3/scanreg_3/active_40_128# , \bitslice_3/scanreg_3/active_75_128# , Remainder[3] );
nmos #1 ( \bitslice_3/scanreg_3/active_75_128# , gnd , \bitslice_3/mux2_0/Test );
nmos #1 ( \bitslice_3/scanreg_3/active_207_128# , gnd , \bitslice_3/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_3/scanreg_3/active_207_128# , \bitslice_3/scanreg_3/active_273_128# , \bitslice_3/mux2_1/Y );
tranif1 #1 ( \bitslice_3/scanreg_3/active_273_128# , \bitslice_3/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_3/scanreg_3/active_40_128# , \bitslice_3/scanreg_3/active_471_129# , \bitslice_3/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_3/scanreg_3/active_471_129# , \bitslice_3/scanreg_3/active_207_128# , \bitslice_3/A1 );
nmos #1 ( \bitslice_3/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_3/scanreg_3/active_776_183# , gnd , \bitslice_3/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_3/active_814_183# , \bitslice_3/scanreg_3/active_776_183# , \bitslice_3/mux2_0/nReset );
tranif1 #1 ( \bitslice_3/scanreg_3/nQ , \bitslice_3/scanreg_3/active_814_183# , \bitslice_3/A1 );
tranif1 #1 ( \bitslice_3/scanreg_3/active_665_81# , \bitslice_3/scanreg_3/active_698_81# , \bitslice_3/mux2_0/Clock );
tranif1 #1 ( \bitslice_3/scanreg_3/active_698_81# , \bitslice_3/scanreg_3/active_738_81# , \bitslice_3/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_3/active_738_81# , \bitslice_3/scanreg_3/active_776_81# , \bitslice_3/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_3/active_776_81# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_3/active_852_81# , gnd , \bitslice_3/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_3/active_717_492# , \bitslice_3/scanreg_3/active_852_81# , \bitslice_3/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_3/tielow_1/active_43_669# );
nmos #1 ( \bitslice_3/mux2_1/I0 , gnd , \bitslice_3/tielow_1/active_43_669# );
pmos #1 ( \bitslice_3/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_3/mux2_1/Y , vdd , \bitslice_3/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_3/mux2_1/active_25_667# , \bitslice_3/mux2_1/active_75_667# , \bitslice_3/S1 );
tranif0 #1 ( \bitslice_3/mux2_1/active_75_667# , \bitslice_3/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_3/mux2_1/active_25_667# , vdd , \bitslice_3/mux2_1/active_141_77# );
pmos #1 ( \bitslice_3/mux2_1/active_25_667# , vdd , \bitslice_3/mux2_1/I0 );
nmos #1 ( \bitslice_3/mux2_1/active_75_135# , gnd , \bitslice_3/S1 );
nmos #1 ( \bitslice_3/mux2_1/active_75_667# , \bitslice_3/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_3/mux2_1/active_75_667# , \bitslice_3/mux2_1/active_207_135# , \bitslice_3/mux2_1/active_141_77# );
nmos #1 ( \bitslice_3/mux2_1/active_207_135# , gnd , \bitslice_3/mux2_1/I0 );
nmos #1 ( \bitslice_3/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_3/mux2_1/Y , gnd , \bitslice_3/mux2_1/active_75_667# );
pmos #1 ( \bitslice_3/scanreg_2/active_141_169# , vdd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_2/active_660_758# , vdd , \bitslice_3/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_3/scanreg_2/active_660_758# , vdd , \bitslice_3/mux2_0/Clock );
tranif0 #1 ( \bitslice_3/scanreg_2/active_39_668# , \bitslice_3/scanreg_2/active_40_128# , \bitslice_3/A );
tranif0 #1 ( \bitslice_3/scanreg_2/active_40_128# , \bitslice_3/scanreg_2/active_39_668# , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_2/active_39_668# , vdd , \bitslice_3/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_3/scanreg_2/active_273_668# , vdd , \bitslice_3/subOut );
pmos #1 ( \bitslice_3/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_3/scanreg_2/active_39_668# , \bitslice_3/scanreg_2/active_273_668# , \bitslice_3/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_3/scanreg_2/active_273_668# , \bitslice_3/scanreg_2/active_39_668# , Remainder[3] );
nmos #1 ( \bitslice_3/scanreg_2/active_141_169# , gnd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_3/scanreg_2/nQ , vdd , \bitslice_3/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_2/nQ , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_2/active_665_81# , vdd , \bitslice_3/mux2_0/Clock );
pmos #1 ( \bitslice_3/scanreg_2/active_665_81# , vdd , \bitslice_3/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_2/active_665_81# , vdd , \bitslice_3/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_2/active_665_81# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( Remainder[3] , vdd , \bitslice_3/scanreg_2/active_665_81# );
pmos #1 ( Remainder[3] , vdd , \bitslice_3/scanreg_2/nQ );
pmos #1 ( \bitslice_3/scanreg_2/nQ , vdd , Remainder[3] );
pmos #1 ( \bitslice_3/scanreg_2/active_645_290# , vdd , \bitslice_3/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_2/active_645_290# , vdd , \bitslice_3/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_2/active_645_290# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_2/active_717_492# , vdd , \bitslice_3/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_2/active_717_492# , vdd , \bitslice_3/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_3/scanreg_2/active_645_290# , \bitslice_3/scanreg_2/active_738_290# , \bitslice_3/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_2/active_738_290# , \bitslice_3/scanreg_2/active_776_290# , \bitslice_3/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_2/active_776_290# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_2/active_852_290# , gnd , \bitslice_3/scanreg_2/active_665_81# );
nmos #1 ( Remainder[3] , \bitslice_3/scanreg_2/active_852_290# , \bitslice_3/scanreg_2/nQ );
nmos #1 ( \bitslice_3/scanreg_2/active_662_183# , gnd , \bitslice_3/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_3/scanreg_2/active_660_758# , \bitslice_3/scanreg_2/active_662_183# , \bitslice_3/mux2_0/Clock );
nmos #1 ( \bitslice_3/scanreg_2/active_40_128# , \bitslice_3/scanreg_2/active_75_128# , \bitslice_3/A );
nmos #1 ( \bitslice_3/scanreg_2/active_75_128# , gnd , \bitslice_3/mux2_0/Test );
nmos #1 ( \bitslice_3/scanreg_2/active_207_128# , gnd , \bitslice_3/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_3/scanreg_2/active_207_128# , \bitslice_3/scanreg_2/active_273_128# , \bitslice_3/subOut );
tranif1 #1 ( \bitslice_3/scanreg_2/active_273_128# , \bitslice_3/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_3/scanreg_2/active_40_128# , \bitslice_3/scanreg_2/active_471_129# , \bitslice_3/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_3/scanreg_2/active_471_129# , \bitslice_3/scanreg_2/active_207_128# , Remainder[3] );
nmos #1 ( \bitslice_3/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_3/scanreg_2/active_776_183# , gnd , \bitslice_3/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_2/active_814_183# , \bitslice_3/scanreg_2/active_776_183# , \bitslice_3/mux2_0/nReset );
tranif1 #1 ( \bitslice_3/scanreg_2/nQ , \bitslice_3/scanreg_2/active_814_183# , Remainder[3] );
tranif1 #1 ( \bitslice_3/scanreg_2/active_665_81# , \bitslice_3/scanreg_2/active_698_81# , \bitslice_3/mux2_0/Clock );
tranif1 #1 ( \bitslice_3/scanreg_2/active_698_81# , \bitslice_3/scanreg_2/active_738_81# , \bitslice_3/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_2/active_738_81# , \bitslice_3/scanreg_2/active_776_81# , \bitslice_3/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_2/active_776_81# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_2/active_852_81# , gnd , \bitslice_3/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_2/active_717_492# , \bitslice_3/scanreg_2/active_852_81# , \bitslice_3/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_3/trisbuf_3/active_101_758# , vdd , \bitslice_3/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_3/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_3/subOut , \bitslice_3/trisbuf_3/active_101_758# , \bitslice_3/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_3/trisbuf_3/active_139_59# , vdd , \bitslice_3/S );
nmos #1 ( \bitslice_3/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_3/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_3/subOut , \bitslice_3/trisbuf_3/active_63_144# , \bitslice_3/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_3/trisbuf_3/active_139_59# , gnd , \bitslice_3/S );
pmos #1 ( \bitslice_3/scanreg_1/active_141_169# , vdd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_1/active_660_758# , vdd , \bitslice_3/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_3/scanreg_1/active_660_758# , vdd , \bitslice_3/mux2_0/Clock );
tranif0 #1 ( \bitslice_3/scanreg_1/active_39_668# , \bitslice_3/scanreg_1/active_40_128# , \bitslice_3/scanreg_0/Q );
tranif0 #1 ( \bitslice_3/scanreg_1/active_40_128# , \bitslice_3/scanreg_1/active_39_668# , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_1/active_39_668# , vdd , \bitslice_3/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_3/scanreg_1/active_273_668# , vdd , \bitslice_3/subOut );
pmos #1 ( \bitslice_3/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_3/scanreg_1/active_39_668# , \bitslice_3/scanreg_1/active_273_668# , \bitslice_3/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_3/scanreg_1/active_273_668# , \bitslice_3/scanreg_1/active_39_668# , \bitslice_3/A );
nmos #1 ( \bitslice_3/scanreg_1/active_141_169# , gnd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_3/scanreg_1/nQ , vdd , \bitslice_3/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_1/nQ , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_1/active_665_81# , vdd , \bitslice_3/mux2_0/Clock );
pmos #1 ( \bitslice_3/scanreg_1/active_665_81# , vdd , \bitslice_3/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_1/active_665_81# , vdd , \bitslice_3/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_1/active_665_81# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/A , vdd , \bitslice_3/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_3/A , vdd , \bitslice_3/scanreg_1/nQ );
pmos #1 ( \bitslice_3/scanreg_1/nQ , vdd , \bitslice_3/A );
pmos #1 ( \bitslice_3/scanreg_1/active_645_290# , vdd , \bitslice_3/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_1/active_645_290# , vdd , \bitslice_3/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_1/active_645_290# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_1/active_717_492# , vdd , \bitslice_3/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_1/active_717_492# , vdd , \bitslice_3/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_3/scanreg_1/active_645_290# , \bitslice_3/scanreg_1/active_738_290# , \bitslice_3/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_1/active_738_290# , \bitslice_3/scanreg_1/active_776_290# , \bitslice_3/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_1/active_776_290# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_1/active_852_290# , gnd , \bitslice_3/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_3/A , \bitslice_3/scanreg_1/active_852_290# , \bitslice_3/scanreg_1/nQ );
nmos #1 ( \bitslice_3/scanreg_1/active_662_183# , gnd , \bitslice_3/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_3/scanreg_1/active_660_758# , \bitslice_3/scanreg_1/active_662_183# , \bitslice_3/mux2_0/Clock );
nmos #1 ( \bitslice_3/scanreg_1/active_40_128# , \bitslice_3/scanreg_1/active_75_128# , \bitslice_3/scanreg_0/Q );
nmos #1 ( \bitslice_3/scanreg_1/active_75_128# , gnd , \bitslice_3/mux2_0/Test );
nmos #1 ( \bitslice_3/scanreg_1/active_207_128# , gnd , \bitslice_3/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_3/scanreg_1/active_207_128# , \bitslice_3/scanreg_1/active_273_128# , \bitslice_3/subOut );
tranif1 #1 ( \bitslice_3/scanreg_1/active_273_128# , \bitslice_3/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_3/scanreg_1/active_40_128# , \bitslice_3/scanreg_1/active_471_129# , \bitslice_3/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_3/scanreg_1/active_471_129# , \bitslice_3/scanreg_1/active_207_128# , \bitslice_3/A );
nmos #1 ( \bitslice_3/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_3/scanreg_1/active_776_183# , gnd , \bitslice_3/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_1/active_814_183# , \bitslice_3/scanreg_1/active_776_183# , \bitslice_3/mux2_0/nReset );
tranif1 #1 ( \bitslice_3/scanreg_1/nQ , \bitslice_3/scanreg_1/active_814_183# , \bitslice_3/A );
tranif1 #1 ( \bitslice_3/scanreg_1/active_665_81# , \bitslice_3/scanreg_1/active_698_81# , \bitslice_3/mux2_0/Clock );
tranif1 #1 ( \bitslice_3/scanreg_1/active_698_81# , \bitslice_3/scanreg_1/active_738_81# , \bitslice_3/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_1/active_738_81# , \bitslice_3/scanreg_1/active_776_81# , \bitslice_3/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_1/active_776_81# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_1/active_852_81# , gnd , \bitslice_3/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_1/active_717_492# , \bitslice_3/scanreg_1/active_852_81# , \bitslice_3/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_3/trisbuf_2/active_101_758# , vdd , \bitslice_3/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_3/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_3/subOut , \bitslice_3/trisbuf_2/active_101_758# , \bitslice_3/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_3/trisbuf_2/active_139_59# , vdd , Operand1[3] );
nmos #1 ( \bitslice_3/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_3/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_3/subOut , \bitslice_3/trisbuf_2/active_63_144# , \bitslice_3/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_3/trisbuf_2/active_139_59# , gnd , Operand1[3] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_3/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_3/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_3/fulladder_0/active_43_745# , vdd , \bitslice_3/A );
pmos #1 ( \bitslice_3/fulladder_0/active_43_745# , vdd , \bitslice_3/B );
pmos #1 ( \bitslice_3/fulladder_0/active_43_745# , vdd , \bitslice_3/nB0 );
tranif0 #1 ( \bitslice_3/fulladder_0/active_43_745# , \bitslice_3/fulladder_0/active_117_134# , \bitslice_3/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_3/fulladder_0/active_43_682# , vdd , \bitslice_3/A );
pmos #1 ( \bitslice_3/fulladder_0/active_79_682# , \bitslice_3/fulladder_0/active_43_682# , \bitslice_3/B );
tranif0 #1 ( \bitslice_3/fulladder_0/active_79_682# , \bitslice_3/fulladder_0/active_117_134# , \bitslice_3/nB0 );
pmos #1 ( \bitslice_3/fulladder_0/active_43_619# , vdd , \bitslice_3/A );
pmos #1 ( \bitslice_3/fulladder_0/active_79_191# , \bitslice_3/fulladder_0/active_43_619# , \bitslice_3/B );
pmos #1 ( \bitslice_3/S , vdd , \bitslice_3/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_4/nB0 , vdd , \bitslice_3/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_3/fulladder_0/active_10_553# , vdd , \bitslice_3/A );
pmos #1 ( \bitslice_3/fulladder_0/active_10_553# , vdd , \bitslice_3/B );
tranif0 #1 ( \bitslice_3/fulladder_0/active_10_553# , \bitslice_3/fulladder_0/active_79_191# , \bitslice_3/nB0 );
nmos #1 ( \bitslice_3/fulladder_0/active_10_255# , gnd , \bitslice_3/A );
nmos #1 ( \bitslice_3/fulladder_0/active_10_255# , gnd , \bitslice_3/B );
tranif1 #1 ( \bitslice_3/fulladder_0/active_10_255# , \bitslice_3/fulladder_0/active_79_191# , \bitslice_3/nB0 );
nmos #1 ( \bitslice_3/fulladder_0/active_43_191# , gnd , \bitslice_3/A );
nmos #1 ( \bitslice_3/fulladder_0/active_79_191# , \bitslice_3/fulladder_0/active_43_191# , \bitslice_3/B );
nmos #1 ( \bitslice_4/nB0 , gnd , \bitslice_3/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_3/fulladder_0/active_43_134# , gnd , \bitslice_3/A );
nmos #1 ( \bitslice_3/fulladder_0/active_79_134# , \bitslice_3/fulladder_0/active_43_134# , \bitslice_3/B );
tranif1 #1 ( \bitslice_3/fulladder_0/active_79_134# , \bitslice_3/fulladder_0/active_117_134# , \bitslice_3/nB0 );
nmos #1 ( \bitslice_3/S , gnd , \bitslice_3/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_3/fulladder_0/active_43_68# , gnd , \bitslice_3/A );
nmos #1 ( \bitslice_3/fulladder_0/active_43_68# , gnd , \bitslice_3/B );
nmos #1 ( \bitslice_3/fulladder_0/active_43_68# , gnd , \bitslice_3/nB0 );
tranif1 #1 ( \bitslice_3/fulladder_0/active_43_68# , \bitslice_3/fulladder_0/active_117_134# , \bitslice_3/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_3/scanreg_0/active_141_169# , vdd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_0/active_660_758# , vdd , \bitslice_3/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_3/scanreg_0/active_660_758# , vdd , \bitslice_3/mux2_0/Clock );
tranif0 #1 ( \bitslice_3/scanreg_0/active_39_668# , \bitslice_3/scanreg_0/active_40_128# , \bitslice_3/SDI );
tranif0 #1 ( \bitslice_3/scanreg_0/active_40_128# , \bitslice_3/scanreg_0/active_39_668# , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_0/active_39_668# , vdd , \bitslice_3/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_3/scanreg_0/active_273_668# , vdd , \bitslice_3/mux2_0/Y );
pmos #1 ( \bitslice_3/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_3/scanreg_0/active_39_668# , \bitslice_3/scanreg_0/active_273_668# , \bitslice_3/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_3/scanreg_0/active_273_668# , \bitslice_3/scanreg_0/active_39_668# , \bitslice_3/scanreg_0/Q );
nmos #1 ( \bitslice_3/scanreg_0/active_141_169# , gnd , \bitslice_3/mux2_0/Test );
pmos #1 ( \bitslice_3/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_3/B , vdd , \bitslice_3/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_3/B , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_0/active_665_81# , vdd , \bitslice_3/mux2_0/Clock );
pmos #1 ( \bitslice_3/scanreg_0/active_665_81# , vdd , \bitslice_3/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_0/active_665_81# , vdd , \bitslice_3/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_0/active_665_81# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_0/Q , vdd , \bitslice_3/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_0/Q , vdd , \bitslice_3/B );
pmos #1 ( \bitslice_3/B , vdd , \bitslice_3/scanreg_0/Q );
pmos #1 ( \bitslice_3/scanreg_0/active_645_290# , vdd , \bitslice_3/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_3/scanreg_0/active_645_290# , vdd , \bitslice_3/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_3/scanreg_0/active_645_290# , vdd , \bitslice_3/mux2_0/nReset );
pmos #1 ( \bitslice_3/scanreg_0/active_717_492# , vdd , \bitslice_3/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_3/scanreg_0/active_717_492# , vdd , \bitslice_3/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_3/scanreg_0/active_645_290# , \bitslice_3/scanreg_0/active_738_290# , \bitslice_3/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_0/active_738_290# , \bitslice_3/scanreg_0/active_776_290# , \bitslice_3/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_0/active_776_290# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_0/active_852_290# , gnd , \bitslice_3/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_0/Q , \bitslice_3/scanreg_0/active_852_290# , \bitslice_3/B );
nmos #1 ( \bitslice_3/scanreg_0/active_662_183# , gnd , \bitslice_3/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_3/scanreg_0/active_660_758# , \bitslice_3/scanreg_0/active_662_183# , \bitslice_3/mux2_0/Clock );
nmos #1 ( \bitslice_3/scanreg_0/active_40_128# , \bitslice_3/scanreg_0/active_75_128# , \bitslice_3/SDI );
nmos #1 ( \bitslice_3/scanreg_0/active_75_128# , gnd , \bitslice_3/mux2_0/Test );
nmos #1 ( \bitslice_3/scanreg_0/active_207_128# , gnd , \bitslice_3/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_3/scanreg_0/active_207_128# , \bitslice_3/scanreg_0/active_273_128# , \bitslice_3/mux2_0/Y );
tranif1 #1 ( \bitslice_3/scanreg_0/active_273_128# , \bitslice_3/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_3/scanreg_0/active_40_128# , \bitslice_3/scanreg_0/active_471_129# , \bitslice_3/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_3/scanreg_0/active_471_129# , \bitslice_3/scanreg_0/active_207_128# , \bitslice_3/scanreg_0/Q );
nmos #1 ( \bitslice_3/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_3/scanreg_0/active_776_183# , gnd , \bitslice_3/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_0/active_814_183# , \bitslice_3/scanreg_0/active_776_183# , \bitslice_3/mux2_0/nReset );
tranif1 #1 ( \bitslice_3/B , \bitslice_3/scanreg_0/active_814_183# , \bitslice_3/scanreg_0/Q );
tranif1 #1 ( \bitslice_3/scanreg_0/active_665_81# , \bitslice_3/scanreg_0/active_698_81# , \bitslice_3/mux2_0/Clock );
tranif1 #1 ( \bitslice_3/scanreg_0/active_698_81# , \bitslice_3/scanreg_0/active_738_81# , \bitslice_3/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_3/scanreg_0/active_738_81# , \bitslice_3/scanreg_0/active_776_81# , \bitslice_3/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_3/scanreg_0/active_776_81# , gnd , \bitslice_3/mux2_0/nReset );
nmos #1 ( \bitslice_3/scanreg_0/active_852_81# , gnd , \bitslice_3/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_3/scanreg_0/active_717_492# , \bitslice_3/scanreg_0/active_852_81# , \bitslice_3/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_3/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_3/mux2_0/Y , vdd , \bitslice_3/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_3/mux2_0/active_25_667# , \bitslice_3/mux2_0/active_75_667# , \bitslice_3/mux2_0/I1 );
tranif0 #1 ( \bitslice_3/mux2_0/active_75_667# , \bitslice_3/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_3/mux2_0/active_25_667# , vdd , \bitslice_3/mux2_0/active_141_77# );
pmos #1 ( \bitslice_3/mux2_0/active_25_667# , vdd , \bitslice_3/mux2_0/I0 );
nmos #1 ( \bitslice_3/mux2_0/active_75_135# , gnd , \bitslice_3/mux2_0/I1 );
nmos #1 ( \bitslice_3/mux2_0/active_75_667# , \bitslice_3/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_3/mux2_0/active_75_667# , \bitslice_3/mux2_0/active_207_135# , \bitslice_3/mux2_0/active_141_77# );
nmos #1 ( \bitslice_3/mux2_0/active_207_135# , gnd , \bitslice_3/mux2_0/I0 );
nmos #1 ( \bitslice_3/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_3/mux2_0/Y , gnd , \bitslice_3/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_3/tielow_0/active_43_669# );
nmos #1 ( \bitslice_3/trisbuf_1/A , gnd , \bitslice_3/tielow_0/active_43_669# );
pmos #1 ( \bitslice_3/trisbuf_1/active_101_758# , vdd , \bitslice_3/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_3/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_3/mux2_0/I1 , \bitslice_3/trisbuf_1/active_101_758# , \bitslice_3/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_3/trisbuf_1/active_139_59# , vdd , \bitslice_3/trisbuf_1/A );
nmos #1 ( \bitslice_3/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_3/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_3/mux2_0/I1 , \bitslice_3/trisbuf_1/active_63_144# , \bitslice_3/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_3/trisbuf_1/active_139_59# , gnd , \bitslice_3/trisbuf_1/A );
pmos #1 ( \bitslice_3/trisbuf_0/active_101_758# , vdd , \bitslice_3/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_3/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_3/mux2_0/I0 , \bitslice_3/trisbuf_0/active_101_758# , \bitslice_3/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_3/trisbuf_0/active_139_59# , vdd , Operand2[3] );
nmos #1 ( \bitslice_3/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_3/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_3/mux2_0/I0 , \bitslice_3/trisbuf_0/active_63_144# , \bitslice_3/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_3/trisbuf_0/active_139_59# , gnd , Operand2[3] );
pmos #1 ( \bitslice_4/SDI , vdd , \bitslice_3/leftbuf_0/nSDO );
pmos #1 ( \bitslice_3/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_3/leftbuf_0/active_494_59# , vdd , \bitslice_3/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_566_59# , vdd , \bitslice_3/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_566_59# , vdd , \bitslice_3/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_3/mux2_0/nReset , vdd , \bitslice_3/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_3/mux2_0/nReset , vdd , \bitslice_3/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_3/mux2_0/nReset , vdd , \bitslice_3/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_4/SDI , gnd , \bitslice_3/leftbuf_0/nSDO );
nmos #1 ( \bitslice_3/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_3/leftbuf_0/active_494_59# , gnd , \bitslice_3/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_566_59# , gnd , \bitslice_3/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_566_59# , gnd , \bitslice_3/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_3/mux2_0/nReset , gnd , \bitslice_3/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_3/mux2_0/nReset , gnd , \bitslice_3/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_3/mux2_0/nReset , gnd , \bitslice_3/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_890_59# , vdd , \bitslice_3/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_972_59# , vdd , \bitslice_3/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_972_59# , vdd , \bitslice_3/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_3/mux2_0/Clock , vdd , \bitslice_3/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_3/mux2_0/Clock , vdd , \bitslice_3/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_3/mux2_0/Clock , vdd , \bitslice_3/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_3/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_3/leftbuf_0/active_890_59# , gnd , \bitslice_3/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_972_59# , gnd , \bitslice_3/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_972_59# , gnd , \bitslice_3/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_3/mux2_0/Clock , gnd , \bitslice_3/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_3/mux2_0/Clock , gnd , \bitslice_3/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_3/mux2_0/Clock , gnd , \bitslice_3/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_1319_59# , vdd , \bitslice_3/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_3/leftbuf_0/active_1401_59# , vdd , \bitslice_3/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_3/leftbuf_0/active_1401_59# , vdd , \bitslice_3/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_3/mux2_0/Test , vdd , \bitslice_3/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_3/mux2_0/Test , vdd , \bitslice_3/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_3/mux2_0/Test , vdd , \bitslice_3/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_3/leftbuf_0/active_1319_59# , gnd , \bitslice_3/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_3/leftbuf_0/active_1401_59# , gnd , \bitslice_3/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_3/leftbuf_0/active_1401_59# , gnd , \bitslice_3/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_3/mux2_0/Test , gnd , \bitslice_3/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_3/mux2_0/Test , gnd , \bitslice_3/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_3/mux2_0/Test , gnd , \bitslice_3/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_4/leftbuf_0/nSDO , vdd , Quotient[4] );
nmos #1 ( \bitslice_4/leftbuf_0/nSDO , gnd , Quotient[4] );
pmos #1 ( \bitslice_4/scanreg_4/active_141_169# , vdd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_4/active_660_758# , vdd , \bitslice_4/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_4/scanreg_4/active_660_758# , vdd , \bitslice_4/mux2_0/Clock );
tranif0 #1 ( \bitslice_4/scanreg_4/active_39_668# , \bitslice_4/scanreg_4/active_40_128# , \bitslice_4/A1 );
tranif0 #1 ( \bitslice_4/scanreg_4/active_40_128# , \bitslice_4/scanreg_4/active_39_668# , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_4/active_39_668# , vdd , \bitslice_4/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_4/scanreg_4/active_273_668# , vdd , \bitslice_4/A1 );
pmos #1 ( \bitslice_4/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_4/scanreg_4/active_39_668# , \bitslice_4/scanreg_4/active_273_668# , \bitslice_4/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_4/scanreg_4/active_273_668# , \bitslice_4/scanreg_4/active_39_668# , Quotient[4] );
nmos #1 ( \bitslice_4/scanreg_4/active_141_169# , gnd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_4/scanreg_4/nQ , vdd , \bitslice_4/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_4/nQ , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_4/active_665_81# , vdd , \bitslice_4/mux2_0/Clock );
pmos #1 ( \bitslice_4/scanreg_4/active_665_81# , vdd , \bitslice_4/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_4/active_665_81# , vdd , \bitslice_4/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_4/active_665_81# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( Quotient[4] , vdd , \bitslice_4/scanreg_4/active_665_81# );
pmos #1 ( Quotient[4] , vdd , \bitslice_4/scanreg_4/nQ );
pmos #1 ( \bitslice_4/scanreg_4/nQ , vdd , Quotient[4] );
pmos #1 ( \bitslice_4/scanreg_4/active_645_290# , vdd , \bitslice_4/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_4/active_645_290# , vdd , \bitslice_4/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_4/active_645_290# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_4/active_717_492# , vdd , \bitslice_4/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_4/active_717_492# , vdd , \bitslice_4/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_4/scanreg_4/active_645_290# , \bitslice_4/scanreg_4/active_738_290# , \bitslice_4/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_4/active_738_290# , \bitslice_4/scanreg_4/active_776_290# , \bitslice_4/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_4/active_776_290# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_4/active_852_290# , gnd , \bitslice_4/scanreg_4/active_665_81# );
nmos #1 ( Quotient[4] , \bitslice_4/scanreg_4/active_852_290# , \bitslice_4/scanreg_4/nQ );
nmos #1 ( \bitslice_4/scanreg_4/active_662_183# , gnd , \bitslice_4/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_4/scanreg_4/active_660_758# , \bitslice_4/scanreg_4/active_662_183# , \bitslice_4/mux2_0/Clock );
nmos #1 ( \bitslice_4/scanreg_4/active_40_128# , \bitslice_4/scanreg_4/active_75_128# , \bitslice_4/A1 );
nmos #1 ( \bitslice_4/scanreg_4/active_75_128# , gnd , \bitslice_4/mux2_0/Test );
nmos #1 ( \bitslice_4/scanreg_4/active_207_128# , gnd , \bitslice_4/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_4/scanreg_4/active_207_128# , \bitslice_4/scanreg_4/active_273_128# , \bitslice_4/A1 );
tranif1 #1 ( \bitslice_4/scanreg_4/active_273_128# , \bitslice_4/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_4/scanreg_4/active_40_128# , \bitslice_4/scanreg_4/active_471_129# , \bitslice_4/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_4/scanreg_4/active_471_129# , \bitslice_4/scanreg_4/active_207_128# , Quotient[4] );
nmos #1 ( \bitslice_4/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_4/scanreg_4/active_776_183# , gnd , \bitslice_4/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_4/active_814_183# , \bitslice_4/scanreg_4/active_776_183# , \bitslice_4/mux2_0/nReset );
tranif1 #1 ( \bitslice_4/scanreg_4/nQ , \bitslice_4/scanreg_4/active_814_183# , Quotient[4] );
tranif1 #1 ( \bitslice_4/scanreg_4/active_665_81# , \bitslice_4/scanreg_4/active_698_81# , \bitslice_4/mux2_0/Clock );
tranif1 #1 ( \bitslice_4/scanreg_4/active_698_81# , \bitslice_4/scanreg_4/active_738_81# , \bitslice_4/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_4/active_738_81# , \bitslice_4/scanreg_4/active_776_81# , \bitslice_4/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_4/active_776_81# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_4/active_852_81# , gnd , \bitslice_4/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_4/active_717_492# , \bitslice_4/scanreg_4/active_852_81# , \bitslice_4/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_4/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_4/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_4/halfadder_0/active_88_60# , vdd , \bitslice_4/A1 );
pmos #1 ( \bitslice_4/halfadder_0/active_60_708# , vdd , \bitslice_4/1 );
tranif0 #1 ( \bitslice_4/halfadder_0/active_33_610# , \bitslice_4/S1 , \bitslice_4/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_4/S1 , \bitslice_4/halfadder_0/active_33_610# , \bitslice_4/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_4/halfadder_0/active_33_610# , vdd , \bitslice_4/A1 );
pmos #1 ( \bitslice_4/halfadder_0/active_33_610# , vdd , \bitslice_4/1 );
pmos #1 ( \bitslice_4/halfadder_0/active_70_525# , vdd , \bitslice_4/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_5/1 , \bitslice_4/halfadder_0/active_70_525# , \bitslice_4/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_5/1 , gnd , \bitslice_4/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_5/1 , gnd , \bitslice_4/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_4/halfadder_0/active_70_166# , gnd , \bitslice_4/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_4/S1 , \bitslice_4/halfadder_0/active_70_166# , \bitslice_4/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_4/S1 , \bitslice_4/halfadder_0/active_155_166# , \bitslice_4/A1 );
nmos #1 ( \bitslice_4/halfadder_0/active_155_166# , gnd , \bitslice_4/1 );
nmos #1 ( \bitslice_4/halfadder_0/active_60_708# , gnd , \bitslice_4/1 );
nmos #1 ( \bitslice_4/halfadder_0/active_88_60# , gnd , \bitslice_4/A1 );
pmos #1 ( \bitslice_4/scanreg_3/active_141_169# , vdd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_3/active_660_758# , vdd , \bitslice_4/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_4/scanreg_3/active_660_758# , vdd , \bitslice_4/mux2_0/Clock );
tranif0 #1 ( \bitslice_4/scanreg_3/active_39_668# , \bitslice_4/scanreg_3/active_40_128# , Remainder[4] );
tranif0 #1 ( \bitslice_4/scanreg_3/active_40_128# , \bitslice_4/scanreg_3/active_39_668# , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_3/active_39_668# , vdd , \bitslice_4/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_4/scanreg_3/active_273_668# , vdd , \bitslice_4/mux2_1/Y );
pmos #1 ( \bitslice_4/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_4/scanreg_3/active_39_668# , \bitslice_4/scanreg_3/active_273_668# , \bitslice_4/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_4/scanreg_3/active_273_668# , \bitslice_4/scanreg_3/active_39_668# , \bitslice_4/A1 );
nmos #1 ( \bitslice_4/scanreg_3/active_141_169# , gnd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_4/scanreg_3/nQ , vdd , \bitslice_4/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_3/nQ , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_3/active_665_81# , vdd , \bitslice_4/mux2_0/Clock );
pmos #1 ( \bitslice_4/scanreg_3/active_665_81# , vdd , \bitslice_4/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_3/active_665_81# , vdd , \bitslice_4/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_3/active_665_81# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/A1 , vdd , \bitslice_4/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_4/A1 , vdd , \bitslice_4/scanreg_3/nQ );
pmos #1 ( \bitslice_4/scanreg_3/nQ , vdd , \bitslice_4/A1 );
pmos #1 ( \bitslice_4/scanreg_3/active_645_290# , vdd , \bitslice_4/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_3/active_645_290# , vdd , \bitslice_4/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_3/active_645_290# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_3/active_717_492# , vdd , \bitslice_4/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_3/active_717_492# , vdd , \bitslice_4/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_4/scanreg_3/active_645_290# , \bitslice_4/scanreg_3/active_738_290# , \bitslice_4/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_3/active_738_290# , \bitslice_4/scanreg_3/active_776_290# , \bitslice_4/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_3/active_776_290# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_3/active_852_290# , gnd , \bitslice_4/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_4/A1 , \bitslice_4/scanreg_3/active_852_290# , \bitslice_4/scanreg_3/nQ );
nmos #1 ( \bitslice_4/scanreg_3/active_662_183# , gnd , \bitslice_4/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_4/scanreg_3/active_660_758# , \bitslice_4/scanreg_3/active_662_183# , \bitslice_4/mux2_0/Clock );
nmos #1 ( \bitslice_4/scanreg_3/active_40_128# , \bitslice_4/scanreg_3/active_75_128# , Remainder[4] );
nmos #1 ( \bitslice_4/scanreg_3/active_75_128# , gnd , \bitslice_4/mux2_0/Test );
nmos #1 ( \bitslice_4/scanreg_3/active_207_128# , gnd , \bitslice_4/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_4/scanreg_3/active_207_128# , \bitslice_4/scanreg_3/active_273_128# , \bitslice_4/mux2_1/Y );
tranif1 #1 ( \bitslice_4/scanreg_3/active_273_128# , \bitslice_4/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_4/scanreg_3/active_40_128# , \bitslice_4/scanreg_3/active_471_129# , \bitslice_4/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_4/scanreg_3/active_471_129# , \bitslice_4/scanreg_3/active_207_128# , \bitslice_4/A1 );
nmos #1 ( \bitslice_4/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_4/scanreg_3/active_776_183# , gnd , \bitslice_4/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_3/active_814_183# , \bitslice_4/scanreg_3/active_776_183# , \bitslice_4/mux2_0/nReset );
tranif1 #1 ( \bitslice_4/scanreg_3/nQ , \bitslice_4/scanreg_3/active_814_183# , \bitslice_4/A1 );
tranif1 #1 ( \bitslice_4/scanreg_3/active_665_81# , \bitslice_4/scanreg_3/active_698_81# , \bitslice_4/mux2_0/Clock );
tranif1 #1 ( \bitslice_4/scanreg_3/active_698_81# , \bitslice_4/scanreg_3/active_738_81# , \bitslice_4/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_3/active_738_81# , \bitslice_4/scanreg_3/active_776_81# , \bitslice_4/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_3/active_776_81# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_3/active_852_81# , gnd , \bitslice_4/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_3/active_717_492# , \bitslice_4/scanreg_3/active_852_81# , \bitslice_4/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_4/tielow_1/active_43_669# );
nmos #1 ( \bitslice_4/mux2_1/I0 , gnd , \bitslice_4/tielow_1/active_43_669# );
pmos #1 ( \bitslice_4/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_4/mux2_1/Y , vdd , \bitslice_4/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_4/mux2_1/active_25_667# , \bitslice_4/mux2_1/active_75_667# , \bitslice_4/S1 );
tranif0 #1 ( \bitslice_4/mux2_1/active_75_667# , \bitslice_4/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_4/mux2_1/active_25_667# , vdd , \bitslice_4/mux2_1/active_141_77# );
pmos #1 ( \bitslice_4/mux2_1/active_25_667# , vdd , \bitslice_4/mux2_1/I0 );
nmos #1 ( \bitslice_4/mux2_1/active_75_135# , gnd , \bitslice_4/S1 );
nmos #1 ( \bitslice_4/mux2_1/active_75_667# , \bitslice_4/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_4/mux2_1/active_75_667# , \bitslice_4/mux2_1/active_207_135# , \bitslice_4/mux2_1/active_141_77# );
nmos #1 ( \bitslice_4/mux2_1/active_207_135# , gnd , \bitslice_4/mux2_1/I0 );
nmos #1 ( \bitslice_4/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_4/mux2_1/Y , gnd , \bitslice_4/mux2_1/active_75_667# );
pmos #1 ( \bitslice_4/scanreg_2/active_141_169# , vdd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_2/active_660_758# , vdd , \bitslice_4/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_4/scanreg_2/active_660_758# , vdd , \bitslice_4/mux2_0/Clock );
tranif0 #1 ( \bitslice_4/scanreg_2/active_39_668# , \bitslice_4/scanreg_2/active_40_128# , \bitslice_4/A );
tranif0 #1 ( \bitslice_4/scanreg_2/active_40_128# , \bitslice_4/scanreg_2/active_39_668# , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_2/active_39_668# , vdd , \bitslice_4/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_4/scanreg_2/active_273_668# , vdd , \bitslice_4/subOut );
pmos #1 ( \bitslice_4/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_4/scanreg_2/active_39_668# , \bitslice_4/scanreg_2/active_273_668# , \bitslice_4/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_4/scanreg_2/active_273_668# , \bitslice_4/scanreg_2/active_39_668# , Remainder[4] );
nmos #1 ( \bitslice_4/scanreg_2/active_141_169# , gnd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_4/scanreg_2/nQ , vdd , \bitslice_4/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_2/nQ , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_2/active_665_81# , vdd , \bitslice_4/mux2_0/Clock );
pmos #1 ( \bitslice_4/scanreg_2/active_665_81# , vdd , \bitslice_4/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_2/active_665_81# , vdd , \bitslice_4/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_2/active_665_81# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( Remainder[4] , vdd , \bitslice_4/scanreg_2/active_665_81# );
pmos #1 ( Remainder[4] , vdd , \bitslice_4/scanreg_2/nQ );
pmos #1 ( \bitslice_4/scanreg_2/nQ , vdd , Remainder[4] );
pmos #1 ( \bitslice_4/scanreg_2/active_645_290# , vdd , \bitslice_4/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_2/active_645_290# , vdd , \bitslice_4/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_2/active_645_290# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_2/active_717_492# , vdd , \bitslice_4/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_2/active_717_492# , vdd , \bitslice_4/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_4/scanreg_2/active_645_290# , \bitslice_4/scanreg_2/active_738_290# , \bitslice_4/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_2/active_738_290# , \bitslice_4/scanreg_2/active_776_290# , \bitslice_4/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_2/active_776_290# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_2/active_852_290# , gnd , \bitslice_4/scanreg_2/active_665_81# );
nmos #1 ( Remainder[4] , \bitslice_4/scanreg_2/active_852_290# , \bitslice_4/scanreg_2/nQ );
nmos #1 ( \bitslice_4/scanreg_2/active_662_183# , gnd , \bitslice_4/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_4/scanreg_2/active_660_758# , \bitslice_4/scanreg_2/active_662_183# , \bitslice_4/mux2_0/Clock );
nmos #1 ( \bitslice_4/scanreg_2/active_40_128# , \bitslice_4/scanreg_2/active_75_128# , \bitslice_4/A );
nmos #1 ( \bitslice_4/scanreg_2/active_75_128# , gnd , \bitslice_4/mux2_0/Test );
nmos #1 ( \bitslice_4/scanreg_2/active_207_128# , gnd , \bitslice_4/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_4/scanreg_2/active_207_128# , \bitslice_4/scanreg_2/active_273_128# , \bitslice_4/subOut );
tranif1 #1 ( \bitslice_4/scanreg_2/active_273_128# , \bitslice_4/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_4/scanreg_2/active_40_128# , \bitslice_4/scanreg_2/active_471_129# , \bitslice_4/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_4/scanreg_2/active_471_129# , \bitslice_4/scanreg_2/active_207_128# , Remainder[4] );
nmos #1 ( \bitslice_4/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_4/scanreg_2/active_776_183# , gnd , \bitslice_4/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_2/active_814_183# , \bitslice_4/scanreg_2/active_776_183# , \bitslice_4/mux2_0/nReset );
tranif1 #1 ( \bitslice_4/scanreg_2/nQ , \bitslice_4/scanreg_2/active_814_183# , Remainder[4] );
tranif1 #1 ( \bitslice_4/scanreg_2/active_665_81# , \bitslice_4/scanreg_2/active_698_81# , \bitslice_4/mux2_0/Clock );
tranif1 #1 ( \bitslice_4/scanreg_2/active_698_81# , \bitslice_4/scanreg_2/active_738_81# , \bitslice_4/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_2/active_738_81# , \bitslice_4/scanreg_2/active_776_81# , \bitslice_4/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_2/active_776_81# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_2/active_852_81# , gnd , \bitslice_4/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_2/active_717_492# , \bitslice_4/scanreg_2/active_852_81# , \bitslice_4/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_4/trisbuf_3/active_101_758# , vdd , \bitslice_4/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_4/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_4/subOut , \bitslice_4/trisbuf_3/active_101_758# , \bitslice_4/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_4/trisbuf_3/active_139_59# , vdd , \bitslice_4/S );
nmos #1 ( \bitslice_4/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_4/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_4/subOut , \bitslice_4/trisbuf_3/active_63_144# , \bitslice_4/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_4/trisbuf_3/active_139_59# , gnd , \bitslice_4/S );
pmos #1 ( \bitslice_4/scanreg_1/active_141_169# , vdd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_1/active_660_758# , vdd , \bitslice_4/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_4/scanreg_1/active_660_758# , vdd , \bitslice_4/mux2_0/Clock );
tranif0 #1 ( \bitslice_4/scanreg_1/active_39_668# , \bitslice_4/scanreg_1/active_40_128# , \bitslice_4/scanreg_0/Q );
tranif0 #1 ( \bitslice_4/scanreg_1/active_40_128# , \bitslice_4/scanreg_1/active_39_668# , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_1/active_39_668# , vdd , \bitslice_4/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_4/scanreg_1/active_273_668# , vdd , \bitslice_4/subOut );
pmos #1 ( \bitslice_4/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_4/scanreg_1/active_39_668# , \bitslice_4/scanreg_1/active_273_668# , \bitslice_4/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_4/scanreg_1/active_273_668# , \bitslice_4/scanreg_1/active_39_668# , \bitslice_4/A );
nmos #1 ( \bitslice_4/scanreg_1/active_141_169# , gnd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_4/scanreg_1/nQ , vdd , \bitslice_4/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_1/nQ , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_1/active_665_81# , vdd , \bitslice_4/mux2_0/Clock );
pmos #1 ( \bitslice_4/scanreg_1/active_665_81# , vdd , \bitslice_4/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_1/active_665_81# , vdd , \bitslice_4/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_1/active_665_81# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/A , vdd , \bitslice_4/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_4/A , vdd , \bitslice_4/scanreg_1/nQ );
pmos #1 ( \bitslice_4/scanreg_1/nQ , vdd , \bitslice_4/A );
pmos #1 ( \bitslice_4/scanreg_1/active_645_290# , vdd , \bitslice_4/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_1/active_645_290# , vdd , \bitslice_4/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_1/active_645_290# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_1/active_717_492# , vdd , \bitslice_4/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_1/active_717_492# , vdd , \bitslice_4/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_4/scanreg_1/active_645_290# , \bitslice_4/scanreg_1/active_738_290# , \bitslice_4/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_1/active_738_290# , \bitslice_4/scanreg_1/active_776_290# , \bitslice_4/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_1/active_776_290# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_1/active_852_290# , gnd , \bitslice_4/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_4/A , \bitslice_4/scanreg_1/active_852_290# , \bitslice_4/scanreg_1/nQ );
nmos #1 ( \bitslice_4/scanreg_1/active_662_183# , gnd , \bitslice_4/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_4/scanreg_1/active_660_758# , \bitslice_4/scanreg_1/active_662_183# , \bitslice_4/mux2_0/Clock );
nmos #1 ( \bitslice_4/scanreg_1/active_40_128# , \bitslice_4/scanreg_1/active_75_128# , \bitslice_4/scanreg_0/Q );
nmos #1 ( \bitslice_4/scanreg_1/active_75_128# , gnd , \bitslice_4/mux2_0/Test );
nmos #1 ( \bitslice_4/scanreg_1/active_207_128# , gnd , \bitslice_4/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_4/scanreg_1/active_207_128# , \bitslice_4/scanreg_1/active_273_128# , \bitslice_4/subOut );
tranif1 #1 ( \bitslice_4/scanreg_1/active_273_128# , \bitslice_4/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_4/scanreg_1/active_40_128# , \bitslice_4/scanreg_1/active_471_129# , \bitslice_4/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_4/scanreg_1/active_471_129# , \bitslice_4/scanreg_1/active_207_128# , \bitslice_4/A );
nmos #1 ( \bitslice_4/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_4/scanreg_1/active_776_183# , gnd , \bitslice_4/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_1/active_814_183# , \bitslice_4/scanreg_1/active_776_183# , \bitslice_4/mux2_0/nReset );
tranif1 #1 ( \bitslice_4/scanreg_1/nQ , \bitslice_4/scanreg_1/active_814_183# , \bitslice_4/A );
tranif1 #1 ( \bitslice_4/scanreg_1/active_665_81# , \bitslice_4/scanreg_1/active_698_81# , \bitslice_4/mux2_0/Clock );
tranif1 #1 ( \bitslice_4/scanreg_1/active_698_81# , \bitslice_4/scanreg_1/active_738_81# , \bitslice_4/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_1/active_738_81# , \bitslice_4/scanreg_1/active_776_81# , \bitslice_4/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_1/active_776_81# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_1/active_852_81# , gnd , \bitslice_4/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_1/active_717_492# , \bitslice_4/scanreg_1/active_852_81# , \bitslice_4/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_4/trisbuf_2/active_101_758# , vdd , \bitslice_4/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_4/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_4/subOut , \bitslice_4/trisbuf_2/active_101_758# , \bitslice_4/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_4/trisbuf_2/active_139_59# , vdd , Operand1[4] );
nmos #1 ( \bitslice_4/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_4/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_4/subOut , \bitslice_4/trisbuf_2/active_63_144# , \bitslice_4/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_4/trisbuf_2/active_139_59# , gnd , Operand1[4] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_4/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_4/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_4/fulladder_0/active_43_745# , vdd , \bitslice_4/A );
pmos #1 ( \bitslice_4/fulladder_0/active_43_745# , vdd , \bitslice_4/B );
pmos #1 ( \bitslice_4/fulladder_0/active_43_745# , vdd , \bitslice_4/nB0 );
tranif0 #1 ( \bitslice_4/fulladder_0/active_43_745# , \bitslice_4/fulladder_0/active_117_134# , \bitslice_4/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_4/fulladder_0/active_43_682# , vdd , \bitslice_4/A );
pmos #1 ( \bitslice_4/fulladder_0/active_79_682# , \bitslice_4/fulladder_0/active_43_682# , \bitslice_4/B );
tranif0 #1 ( \bitslice_4/fulladder_0/active_79_682# , \bitslice_4/fulladder_0/active_117_134# , \bitslice_4/nB0 );
pmos #1 ( \bitslice_4/fulladder_0/active_43_619# , vdd , \bitslice_4/A );
pmos #1 ( \bitslice_4/fulladder_0/active_79_191# , \bitslice_4/fulladder_0/active_43_619# , \bitslice_4/B );
pmos #1 ( \bitslice_4/S , vdd , \bitslice_4/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_5/nB0 , vdd , \bitslice_4/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_4/fulladder_0/active_10_553# , vdd , \bitslice_4/A );
pmos #1 ( \bitslice_4/fulladder_0/active_10_553# , vdd , \bitslice_4/B );
tranif0 #1 ( \bitslice_4/fulladder_0/active_10_553# , \bitslice_4/fulladder_0/active_79_191# , \bitslice_4/nB0 );
nmos #1 ( \bitslice_4/fulladder_0/active_10_255# , gnd , \bitslice_4/A );
nmos #1 ( \bitslice_4/fulladder_0/active_10_255# , gnd , \bitslice_4/B );
tranif1 #1 ( \bitslice_4/fulladder_0/active_10_255# , \bitslice_4/fulladder_0/active_79_191# , \bitslice_4/nB0 );
nmos #1 ( \bitslice_4/fulladder_0/active_43_191# , gnd , \bitslice_4/A );
nmos #1 ( \bitslice_4/fulladder_0/active_79_191# , \bitslice_4/fulladder_0/active_43_191# , \bitslice_4/B );
nmos #1 ( \bitslice_5/nB0 , gnd , \bitslice_4/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_4/fulladder_0/active_43_134# , gnd , \bitslice_4/A );
nmos #1 ( \bitslice_4/fulladder_0/active_79_134# , \bitslice_4/fulladder_0/active_43_134# , \bitslice_4/B );
tranif1 #1 ( \bitslice_4/fulladder_0/active_79_134# , \bitslice_4/fulladder_0/active_117_134# , \bitslice_4/nB0 );
nmos #1 ( \bitslice_4/S , gnd , \bitslice_4/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_4/fulladder_0/active_43_68# , gnd , \bitslice_4/A );
nmos #1 ( \bitslice_4/fulladder_0/active_43_68# , gnd , \bitslice_4/B );
nmos #1 ( \bitslice_4/fulladder_0/active_43_68# , gnd , \bitslice_4/nB0 );
tranif1 #1 ( \bitslice_4/fulladder_0/active_43_68# , \bitslice_4/fulladder_0/active_117_134# , \bitslice_4/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_4/scanreg_0/active_141_169# , vdd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_0/active_660_758# , vdd , \bitslice_4/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_4/scanreg_0/active_660_758# , vdd , \bitslice_4/mux2_0/Clock );
tranif0 #1 ( \bitslice_4/scanreg_0/active_39_668# , \bitslice_4/scanreg_0/active_40_128# , \bitslice_4/SDI );
tranif0 #1 ( \bitslice_4/scanreg_0/active_40_128# , \bitslice_4/scanreg_0/active_39_668# , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_0/active_39_668# , vdd , \bitslice_4/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_4/scanreg_0/active_273_668# , vdd , \bitslice_4/mux2_0/Y );
pmos #1 ( \bitslice_4/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_4/scanreg_0/active_39_668# , \bitslice_4/scanreg_0/active_273_668# , \bitslice_4/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_4/scanreg_0/active_273_668# , \bitslice_4/scanreg_0/active_39_668# , \bitslice_4/scanreg_0/Q );
nmos #1 ( \bitslice_4/scanreg_0/active_141_169# , gnd , \bitslice_4/mux2_0/Test );
pmos #1 ( \bitslice_4/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_4/B , vdd , \bitslice_4/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_4/B , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_0/active_665_81# , vdd , \bitslice_4/mux2_0/Clock );
pmos #1 ( \bitslice_4/scanreg_0/active_665_81# , vdd , \bitslice_4/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_0/active_665_81# , vdd , \bitslice_4/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_0/active_665_81# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_0/Q , vdd , \bitslice_4/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_0/Q , vdd , \bitslice_4/B );
pmos #1 ( \bitslice_4/B , vdd , \bitslice_4/scanreg_0/Q );
pmos #1 ( \bitslice_4/scanreg_0/active_645_290# , vdd , \bitslice_4/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_4/scanreg_0/active_645_290# , vdd , \bitslice_4/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_4/scanreg_0/active_645_290# , vdd , \bitslice_4/mux2_0/nReset );
pmos #1 ( \bitslice_4/scanreg_0/active_717_492# , vdd , \bitslice_4/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_4/scanreg_0/active_717_492# , vdd , \bitslice_4/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_4/scanreg_0/active_645_290# , \bitslice_4/scanreg_0/active_738_290# , \bitslice_4/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_0/active_738_290# , \bitslice_4/scanreg_0/active_776_290# , \bitslice_4/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_0/active_776_290# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_0/active_852_290# , gnd , \bitslice_4/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_0/Q , \bitslice_4/scanreg_0/active_852_290# , \bitslice_4/B );
nmos #1 ( \bitslice_4/scanreg_0/active_662_183# , gnd , \bitslice_4/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_4/scanreg_0/active_660_758# , \bitslice_4/scanreg_0/active_662_183# , \bitslice_4/mux2_0/Clock );
nmos #1 ( \bitslice_4/scanreg_0/active_40_128# , \bitslice_4/scanreg_0/active_75_128# , \bitslice_4/SDI );
nmos #1 ( \bitslice_4/scanreg_0/active_75_128# , gnd , \bitslice_4/mux2_0/Test );
nmos #1 ( \bitslice_4/scanreg_0/active_207_128# , gnd , \bitslice_4/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_4/scanreg_0/active_207_128# , \bitslice_4/scanreg_0/active_273_128# , \bitslice_4/mux2_0/Y );
tranif1 #1 ( \bitslice_4/scanreg_0/active_273_128# , \bitslice_4/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_4/scanreg_0/active_40_128# , \bitslice_4/scanreg_0/active_471_129# , \bitslice_4/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_4/scanreg_0/active_471_129# , \bitslice_4/scanreg_0/active_207_128# , \bitslice_4/scanreg_0/Q );
nmos #1 ( \bitslice_4/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_4/scanreg_0/active_776_183# , gnd , \bitslice_4/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_0/active_814_183# , \bitslice_4/scanreg_0/active_776_183# , \bitslice_4/mux2_0/nReset );
tranif1 #1 ( \bitslice_4/B , \bitslice_4/scanreg_0/active_814_183# , \bitslice_4/scanreg_0/Q );
tranif1 #1 ( \bitslice_4/scanreg_0/active_665_81# , \bitslice_4/scanreg_0/active_698_81# , \bitslice_4/mux2_0/Clock );
tranif1 #1 ( \bitslice_4/scanreg_0/active_698_81# , \bitslice_4/scanreg_0/active_738_81# , \bitslice_4/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_4/scanreg_0/active_738_81# , \bitslice_4/scanreg_0/active_776_81# , \bitslice_4/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_4/scanreg_0/active_776_81# , gnd , \bitslice_4/mux2_0/nReset );
nmos #1 ( \bitslice_4/scanreg_0/active_852_81# , gnd , \bitslice_4/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_4/scanreg_0/active_717_492# , \bitslice_4/scanreg_0/active_852_81# , \bitslice_4/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_4/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_4/mux2_0/Y , vdd , \bitslice_4/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_4/mux2_0/active_25_667# , \bitslice_4/mux2_0/active_75_667# , \bitslice_4/mux2_0/I1 );
tranif0 #1 ( \bitslice_4/mux2_0/active_75_667# , \bitslice_4/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_4/mux2_0/active_25_667# , vdd , \bitslice_4/mux2_0/active_141_77# );
pmos #1 ( \bitslice_4/mux2_0/active_25_667# , vdd , \bitslice_4/mux2_0/I0 );
nmos #1 ( \bitslice_4/mux2_0/active_75_135# , gnd , \bitslice_4/mux2_0/I1 );
nmos #1 ( \bitslice_4/mux2_0/active_75_667# , \bitslice_4/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_4/mux2_0/active_75_667# , \bitslice_4/mux2_0/active_207_135# , \bitslice_4/mux2_0/active_141_77# );
nmos #1 ( \bitslice_4/mux2_0/active_207_135# , gnd , \bitslice_4/mux2_0/I0 );
nmos #1 ( \bitslice_4/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_4/mux2_0/Y , gnd , \bitslice_4/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_4/tielow_0/active_43_669# );
nmos #1 ( \bitslice_4/trisbuf_1/A , gnd , \bitslice_4/tielow_0/active_43_669# );
pmos #1 ( \bitslice_4/trisbuf_1/active_101_758# , vdd , \bitslice_4/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_4/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_4/mux2_0/I1 , \bitslice_4/trisbuf_1/active_101_758# , \bitslice_4/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_4/trisbuf_1/active_139_59# , vdd , \bitslice_4/trisbuf_1/A );
nmos #1 ( \bitslice_4/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_4/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_4/mux2_0/I1 , \bitslice_4/trisbuf_1/active_63_144# , \bitslice_4/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_4/trisbuf_1/active_139_59# , gnd , \bitslice_4/trisbuf_1/A );
pmos #1 ( \bitslice_4/trisbuf_0/active_101_758# , vdd , \bitslice_4/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_4/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_4/mux2_0/I0 , \bitslice_4/trisbuf_0/active_101_758# , \bitslice_4/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_4/trisbuf_0/active_139_59# , vdd , Operand2[4] );
nmos #1 ( \bitslice_4/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_4/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_4/mux2_0/I0 , \bitslice_4/trisbuf_0/active_63_144# , \bitslice_4/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_4/trisbuf_0/active_139_59# , gnd , Operand2[4] );
pmos #1 ( \bitslice_5/SDI , vdd , \bitslice_4/leftbuf_0/nSDO );
pmos #1 ( \bitslice_4/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_4/leftbuf_0/active_494_59# , vdd , \bitslice_4/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_566_59# , vdd , \bitslice_4/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_566_59# , vdd , \bitslice_4/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_4/mux2_0/nReset , vdd , \bitslice_4/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_4/mux2_0/nReset , vdd , \bitslice_4/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_4/mux2_0/nReset , vdd , \bitslice_4/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_5/SDI , gnd , \bitslice_4/leftbuf_0/nSDO );
nmos #1 ( \bitslice_4/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_4/leftbuf_0/active_494_59# , gnd , \bitslice_4/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_566_59# , gnd , \bitslice_4/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_566_59# , gnd , \bitslice_4/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_4/mux2_0/nReset , gnd , \bitslice_4/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_4/mux2_0/nReset , gnd , \bitslice_4/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_4/mux2_0/nReset , gnd , \bitslice_4/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_890_59# , vdd , \bitslice_4/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_972_59# , vdd , \bitslice_4/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_972_59# , vdd , \bitslice_4/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_4/mux2_0/Clock , vdd , \bitslice_4/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_4/mux2_0/Clock , vdd , \bitslice_4/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_4/mux2_0/Clock , vdd , \bitslice_4/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_4/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_4/leftbuf_0/active_890_59# , gnd , \bitslice_4/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_972_59# , gnd , \bitslice_4/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_972_59# , gnd , \bitslice_4/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_4/mux2_0/Clock , gnd , \bitslice_4/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_4/mux2_0/Clock , gnd , \bitslice_4/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_4/mux2_0/Clock , gnd , \bitslice_4/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_1319_59# , vdd , \bitslice_4/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_4/leftbuf_0/active_1401_59# , vdd , \bitslice_4/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_4/leftbuf_0/active_1401_59# , vdd , \bitslice_4/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_4/mux2_0/Test , vdd , \bitslice_4/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_4/mux2_0/Test , vdd , \bitslice_4/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_4/mux2_0/Test , vdd , \bitslice_4/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_4/leftbuf_0/active_1319_59# , gnd , \bitslice_4/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_4/leftbuf_0/active_1401_59# , gnd , \bitslice_4/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_4/leftbuf_0/active_1401_59# , gnd , \bitslice_4/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_4/mux2_0/Test , gnd , \bitslice_4/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_4/mux2_0/Test , gnd , \bitslice_4/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_4/mux2_0/Test , gnd , \bitslice_4/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_5/leftbuf_0/nSDO , vdd , Quotient[5] );
nmos #1 ( \bitslice_5/leftbuf_0/nSDO , gnd , Quotient[5] );
pmos #1 ( \bitslice_5/scanreg_4/active_141_169# , vdd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_4/active_660_758# , vdd , \bitslice_5/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_5/scanreg_4/active_660_758# , vdd , \bitslice_5/mux2_0/Clock );
tranif0 #1 ( \bitslice_5/scanreg_4/active_39_668# , \bitslice_5/scanreg_4/active_40_128# , \bitslice_5/A1 );
tranif0 #1 ( \bitslice_5/scanreg_4/active_40_128# , \bitslice_5/scanreg_4/active_39_668# , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_4/active_39_668# , vdd , \bitslice_5/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_5/scanreg_4/active_273_668# , vdd , \bitslice_5/A1 );
pmos #1 ( \bitslice_5/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_5/scanreg_4/active_39_668# , \bitslice_5/scanreg_4/active_273_668# , \bitslice_5/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_5/scanreg_4/active_273_668# , \bitslice_5/scanreg_4/active_39_668# , Quotient[5] );
nmos #1 ( \bitslice_5/scanreg_4/active_141_169# , gnd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_5/scanreg_4/nQ , vdd , \bitslice_5/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_4/nQ , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_4/active_665_81# , vdd , \bitslice_5/mux2_0/Clock );
pmos #1 ( \bitslice_5/scanreg_4/active_665_81# , vdd , \bitslice_5/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_4/active_665_81# , vdd , \bitslice_5/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_4/active_665_81# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( Quotient[5] , vdd , \bitslice_5/scanreg_4/active_665_81# );
pmos #1 ( Quotient[5] , vdd , \bitslice_5/scanreg_4/nQ );
pmos #1 ( \bitslice_5/scanreg_4/nQ , vdd , Quotient[5] );
pmos #1 ( \bitslice_5/scanreg_4/active_645_290# , vdd , \bitslice_5/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_4/active_645_290# , vdd , \bitslice_5/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_4/active_645_290# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_4/active_717_492# , vdd , \bitslice_5/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_4/active_717_492# , vdd , \bitslice_5/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_5/scanreg_4/active_645_290# , \bitslice_5/scanreg_4/active_738_290# , \bitslice_5/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_4/active_738_290# , \bitslice_5/scanreg_4/active_776_290# , \bitslice_5/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_4/active_776_290# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_4/active_852_290# , gnd , \bitslice_5/scanreg_4/active_665_81# );
nmos #1 ( Quotient[5] , \bitslice_5/scanreg_4/active_852_290# , \bitslice_5/scanreg_4/nQ );
nmos #1 ( \bitslice_5/scanreg_4/active_662_183# , gnd , \bitslice_5/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_5/scanreg_4/active_660_758# , \bitslice_5/scanreg_4/active_662_183# , \bitslice_5/mux2_0/Clock );
nmos #1 ( \bitslice_5/scanreg_4/active_40_128# , \bitslice_5/scanreg_4/active_75_128# , \bitslice_5/A1 );
nmos #1 ( \bitslice_5/scanreg_4/active_75_128# , gnd , \bitslice_5/mux2_0/Test );
nmos #1 ( \bitslice_5/scanreg_4/active_207_128# , gnd , \bitslice_5/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_5/scanreg_4/active_207_128# , \bitslice_5/scanreg_4/active_273_128# , \bitslice_5/A1 );
tranif1 #1 ( \bitslice_5/scanreg_4/active_273_128# , \bitslice_5/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_5/scanreg_4/active_40_128# , \bitslice_5/scanreg_4/active_471_129# , \bitslice_5/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_5/scanreg_4/active_471_129# , \bitslice_5/scanreg_4/active_207_128# , Quotient[5] );
nmos #1 ( \bitslice_5/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_5/scanreg_4/active_776_183# , gnd , \bitslice_5/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_4/active_814_183# , \bitslice_5/scanreg_4/active_776_183# , \bitslice_5/mux2_0/nReset );
tranif1 #1 ( \bitslice_5/scanreg_4/nQ , \bitslice_5/scanreg_4/active_814_183# , Quotient[5] );
tranif1 #1 ( \bitslice_5/scanreg_4/active_665_81# , \bitslice_5/scanreg_4/active_698_81# , \bitslice_5/mux2_0/Clock );
tranif1 #1 ( \bitslice_5/scanreg_4/active_698_81# , \bitslice_5/scanreg_4/active_738_81# , \bitslice_5/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_4/active_738_81# , \bitslice_5/scanreg_4/active_776_81# , \bitslice_5/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_4/active_776_81# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_4/active_852_81# , gnd , \bitslice_5/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_4/active_717_492# , \bitslice_5/scanreg_4/active_852_81# , \bitslice_5/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_5/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_5/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_5/halfadder_0/active_88_60# , vdd , \bitslice_5/A1 );
pmos #1 ( \bitslice_5/halfadder_0/active_60_708# , vdd , \bitslice_5/1 );
tranif0 #1 ( \bitslice_5/halfadder_0/active_33_610# , \bitslice_5/S1 , \bitslice_5/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_5/S1 , \bitslice_5/halfadder_0/active_33_610# , \bitslice_5/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_5/halfadder_0/active_33_610# , vdd , \bitslice_5/A1 );
pmos #1 ( \bitslice_5/halfadder_0/active_33_610# , vdd , \bitslice_5/1 );
pmos #1 ( \bitslice_5/halfadder_0/active_70_525# , vdd , \bitslice_5/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_6/1 , \bitslice_5/halfadder_0/active_70_525# , \bitslice_5/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_6/1 , gnd , \bitslice_5/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_6/1 , gnd , \bitslice_5/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_5/halfadder_0/active_70_166# , gnd , \bitslice_5/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_5/S1 , \bitslice_5/halfadder_0/active_70_166# , \bitslice_5/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_5/S1 , \bitslice_5/halfadder_0/active_155_166# , \bitslice_5/A1 );
nmos #1 ( \bitslice_5/halfadder_0/active_155_166# , gnd , \bitslice_5/1 );
nmos #1 ( \bitslice_5/halfadder_0/active_60_708# , gnd , \bitslice_5/1 );
nmos #1 ( \bitslice_5/halfadder_0/active_88_60# , gnd , \bitslice_5/A1 );
pmos #1 ( \bitslice_5/scanreg_3/active_141_169# , vdd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_3/active_660_758# , vdd , \bitslice_5/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_5/scanreg_3/active_660_758# , vdd , \bitslice_5/mux2_0/Clock );
tranif0 #1 ( \bitslice_5/scanreg_3/active_39_668# , \bitslice_5/scanreg_3/active_40_128# , Remainder[5] );
tranif0 #1 ( \bitslice_5/scanreg_3/active_40_128# , \bitslice_5/scanreg_3/active_39_668# , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_3/active_39_668# , vdd , \bitslice_5/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_5/scanreg_3/active_273_668# , vdd , \bitslice_5/mux2_1/Y );
pmos #1 ( \bitslice_5/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_5/scanreg_3/active_39_668# , \bitslice_5/scanreg_3/active_273_668# , \bitslice_5/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_5/scanreg_3/active_273_668# , \bitslice_5/scanreg_3/active_39_668# , \bitslice_5/A1 );
nmos #1 ( \bitslice_5/scanreg_3/active_141_169# , gnd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_5/scanreg_3/nQ , vdd , \bitslice_5/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_3/nQ , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_3/active_665_81# , vdd , \bitslice_5/mux2_0/Clock );
pmos #1 ( \bitslice_5/scanreg_3/active_665_81# , vdd , \bitslice_5/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_3/active_665_81# , vdd , \bitslice_5/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_3/active_665_81# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/A1 , vdd , \bitslice_5/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_5/A1 , vdd , \bitslice_5/scanreg_3/nQ );
pmos #1 ( \bitslice_5/scanreg_3/nQ , vdd , \bitslice_5/A1 );
pmos #1 ( \bitslice_5/scanreg_3/active_645_290# , vdd , \bitslice_5/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_3/active_645_290# , vdd , \bitslice_5/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_3/active_645_290# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_3/active_717_492# , vdd , \bitslice_5/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_3/active_717_492# , vdd , \bitslice_5/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_5/scanreg_3/active_645_290# , \bitslice_5/scanreg_3/active_738_290# , \bitslice_5/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_3/active_738_290# , \bitslice_5/scanreg_3/active_776_290# , \bitslice_5/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_3/active_776_290# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_3/active_852_290# , gnd , \bitslice_5/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_5/A1 , \bitslice_5/scanreg_3/active_852_290# , \bitslice_5/scanreg_3/nQ );
nmos #1 ( \bitslice_5/scanreg_3/active_662_183# , gnd , \bitslice_5/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_5/scanreg_3/active_660_758# , \bitslice_5/scanreg_3/active_662_183# , \bitslice_5/mux2_0/Clock );
nmos #1 ( \bitslice_5/scanreg_3/active_40_128# , \bitslice_5/scanreg_3/active_75_128# , Remainder[5] );
nmos #1 ( \bitslice_5/scanreg_3/active_75_128# , gnd , \bitslice_5/mux2_0/Test );
nmos #1 ( \bitslice_5/scanreg_3/active_207_128# , gnd , \bitslice_5/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_5/scanreg_3/active_207_128# , \bitslice_5/scanreg_3/active_273_128# , \bitslice_5/mux2_1/Y );
tranif1 #1 ( \bitslice_5/scanreg_3/active_273_128# , \bitslice_5/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_5/scanreg_3/active_40_128# , \bitslice_5/scanreg_3/active_471_129# , \bitslice_5/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_5/scanreg_3/active_471_129# , \bitslice_5/scanreg_3/active_207_128# , \bitslice_5/A1 );
nmos #1 ( \bitslice_5/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_5/scanreg_3/active_776_183# , gnd , \bitslice_5/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_3/active_814_183# , \bitslice_5/scanreg_3/active_776_183# , \bitslice_5/mux2_0/nReset );
tranif1 #1 ( \bitslice_5/scanreg_3/nQ , \bitslice_5/scanreg_3/active_814_183# , \bitslice_5/A1 );
tranif1 #1 ( \bitslice_5/scanreg_3/active_665_81# , \bitslice_5/scanreg_3/active_698_81# , \bitslice_5/mux2_0/Clock );
tranif1 #1 ( \bitslice_5/scanreg_3/active_698_81# , \bitslice_5/scanreg_3/active_738_81# , \bitslice_5/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_3/active_738_81# , \bitslice_5/scanreg_3/active_776_81# , \bitslice_5/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_3/active_776_81# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_3/active_852_81# , gnd , \bitslice_5/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_3/active_717_492# , \bitslice_5/scanreg_3/active_852_81# , \bitslice_5/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_5/tielow_1/active_43_669# );
nmos #1 ( \bitslice_5/mux2_1/I0 , gnd , \bitslice_5/tielow_1/active_43_669# );
pmos #1 ( \bitslice_5/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_5/mux2_1/Y , vdd , \bitslice_5/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_5/mux2_1/active_25_667# , \bitslice_5/mux2_1/active_75_667# , \bitslice_5/S1 );
tranif0 #1 ( \bitslice_5/mux2_1/active_75_667# , \bitslice_5/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_5/mux2_1/active_25_667# , vdd , \bitslice_5/mux2_1/active_141_77# );
pmos #1 ( \bitslice_5/mux2_1/active_25_667# , vdd , \bitslice_5/mux2_1/I0 );
nmos #1 ( \bitslice_5/mux2_1/active_75_135# , gnd , \bitslice_5/S1 );
nmos #1 ( \bitslice_5/mux2_1/active_75_667# , \bitslice_5/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_5/mux2_1/active_75_667# , \bitslice_5/mux2_1/active_207_135# , \bitslice_5/mux2_1/active_141_77# );
nmos #1 ( \bitslice_5/mux2_1/active_207_135# , gnd , \bitslice_5/mux2_1/I0 );
nmos #1 ( \bitslice_5/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_5/mux2_1/Y , gnd , \bitslice_5/mux2_1/active_75_667# );
pmos #1 ( \bitslice_5/scanreg_2/active_141_169# , vdd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_2/active_660_758# , vdd , \bitslice_5/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_5/scanreg_2/active_660_758# , vdd , \bitslice_5/mux2_0/Clock );
tranif0 #1 ( \bitslice_5/scanreg_2/active_39_668# , \bitslice_5/scanreg_2/active_40_128# , \bitslice_5/A );
tranif0 #1 ( \bitslice_5/scanreg_2/active_40_128# , \bitslice_5/scanreg_2/active_39_668# , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_2/active_39_668# , vdd , \bitslice_5/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_5/scanreg_2/active_273_668# , vdd , \bitslice_5/subOut );
pmos #1 ( \bitslice_5/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_5/scanreg_2/active_39_668# , \bitslice_5/scanreg_2/active_273_668# , \bitslice_5/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_5/scanreg_2/active_273_668# , \bitslice_5/scanreg_2/active_39_668# , Remainder[5] );
nmos #1 ( \bitslice_5/scanreg_2/active_141_169# , gnd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_5/scanreg_2/nQ , vdd , \bitslice_5/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_2/nQ , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_2/active_665_81# , vdd , \bitslice_5/mux2_0/Clock );
pmos #1 ( \bitslice_5/scanreg_2/active_665_81# , vdd , \bitslice_5/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_2/active_665_81# , vdd , \bitslice_5/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_2/active_665_81# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( Remainder[5] , vdd , \bitslice_5/scanreg_2/active_665_81# );
pmos #1 ( Remainder[5] , vdd , \bitslice_5/scanreg_2/nQ );
pmos #1 ( \bitslice_5/scanreg_2/nQ , vdd , Remainder[5] );
pmos #1 ( \bitslice_5/scanreg_2/active_645_290# , vdd , \bitslice_5/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_2/active_645_290# , vdd , \bitslice_5/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_2/active_645_290# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_2/active_717_492# , vdd , \bitslice_5/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_2/active_717_492# , vdd , \bitslice_5/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_5/scanreg_2/active_645_290# , \bitslice_5/scanreg_2/active_738_290# , \bitslice_5/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_2/active_738_290# , \bitslice_5/scanreg_2/active_776_290# , \bitslice_5/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_2/active_776_290# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_2/active_852_290# , gnd , \bitslice_5/scanreg_2/active_665_81# );
nmos #1 ( Remainder[5] , \bitslice_5/scanreg_2/active_852_290# , \bitslice_5/scanreg_2/nQ );
nmos #1 ( \bitslice_5/scanreg_2/active_662_183# , gnd , \bitslice_5/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_5/scanreg_2/active_660_758# , \bitslice_5/scanreg_2/active_662_183# , \bitslice_5/mux2_0/Clock );
nmos #1 ( \bitslice_5/scanreg_2/active_40_128# , \bitslice_5/scanreg_2/active_75_128# , \bitslice_5/A );
nmos #1 ( \bitslice_5/scanreg_2/active_75_128# , gnd , \bitslice_5/mux2_0/Test );
nmos #1 ( \bitslice_5/scanreg_2/active_207_128# , gnd , \bitslice_5/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_5/scanreg_2/active_207_128# , \bitslice_5/scanreg_2/active_273_128# , \bitslice_5/subOut );
tranif1 #1 ( \bitslice_5/scanreg_2/active_273_128# , \bitslice_5/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_5/scanreg_2/active_40_128# , \bitslice_5/scanreg_2/active_471_129# , \bitslice_5/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_5/scanreg_2/active_471_129# , \bitslice_5/scanreg_2/active_207_128# , Remainder[5] );
nmos #1 ( \bitslice_5/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_5/scanreg_2/active_776_183# , gnd , \bitslice_5/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_2/active_814_183# , \bitslice_5/scanreg_2/active_776_183# , \bitslice_5/mux2_0/nReset );
tranif1 #1 ( \bitslice_5/scanreg_2/nQ , \bitslice_5/scanreg_2/active_814_183# , Remainder[5] );
tranif1 #1 ( \bitslice_5/scanreg_2/active_665_81# , \bitslice_5/scanreg_2/active_698_81# , \bitslice_5/mux2_0/Clock );
tranif1 #1 ( \bitslice_5/scanreg_2/active_698_81# , \bitslice_5/scanreg_2/active_738_81# , \bitslice_5/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_2/active_738_81# , \bitslice_5/scanreg_2/active_776_81# , \bitslice_5/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_2/active_776_81# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_2/active_852_81# , gnd , \bitslice_5/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_2/active_717_492# , \bitslice_5/scanreg_2/active_852_81# , \bitslice_5/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_5/trisbuf_3/active_101_758# , vdd , \bitslice_5/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_5/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_5/subOut , \bitslice_5/trisbuf_3/active_101_758# , \bitslice_5/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_5/trisbuf_3/active_139_59# , vdd , \bitslice_5/S );
nmos #1 ( \bitslice_5/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_5/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_5/subOut , \bitslice_5/trisbuf_3/active_63_144# , \bitslice_5/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_5/trisbuf_3/active_139_59# , gnd , \bitslice_5/S );
pmos #1 ( \bitslice_5/scanreg_1/active_141_169# , vdd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_1/active_660_758# , vdd , \bitslice_5/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_5/scanreg_1/active_660_758# , vdd , \bitslice_5/mux2_0/Clock );
tranif0 #1 ( \bitslice_5/scanreg_1/active_39_668# , \bitslice_5/scanreg_1/active_40_128# , \bitslice_5/scanreg_0/Q );
tranif0 #1 ( \bitslice_5/scanreg_1/active_40_128# , \bitslice_5/scanreg_1/active_39_668# , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_1/active_39_668# , vdd , \bitslice_5/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_5/scanreg_1/active_273_668# , vdd , \bitslice_5/subOut );
pmos #1 ( \bitslice_5/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_5/scanreg_1/active_39_668# , \bitslice_5/scanreg_1/active_273_668# , \bitslice_5/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_5/scanreg_1/active_273_668# , \bitslice_5/scanreg_1/active_39_668# , \bitslice_5/A );
nmos #1 ( \bitslice_5/scanreg_1/active_141_169# , gnd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_5/scanreg_1/nQ , vdd , \bitslice_5/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_1/nQ , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_1/active_665_81# , vdd , \bitslice_5/mux2_0/Clock );
pmos #1 ( \bitslice_5/scanreg_1/active_665_81# , vdd , \bitslice_5/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_1/active_665_81# , vdd , \bitslice_5/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_1/active_665_81# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/A , vdd , \bitslice_5/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_5/A , vdd , \bitslice_5/scanreg_1/nQ );
pmos #1 ( \bitslice_5/scanreg_1/nQ , vdd , \bitslice_5/A );
pmos #1 ( \bitslice_5/scanreg_1/active_645_290# , vdd , \bitslice_5/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_1/active_645_290# , vdd , \bitslice_5/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_1/active_645_290# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_1/active_717_492# , vdd , \bitslice_5/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_1/active_717_492# , vdd , \bitslice_5/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_5/scanreg_1/active_645_290# , \bitslice_5/scanreg_1/active_738_290# , \bitslice_5/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_1/active_738_290# , \bitslice_5/scanreg_1/active_776_290# , \bitslice_5/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_1/active_776_290# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_1/active_852_290# , gnd , \bitslice_5/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_5/A , \bitslice_5/scanreg_1/active_852_290# , \bitslice_5/scanreg_1/nQ );
nmos #1 ( \bitslice_5/scanreg_1/active_662_183# , gnd , \bitslice_5/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_5/scanreg_1/active_660_758# , \bitslice_5/scanreg_1/active_662_183# , \bitslice_5/mux2_0/Clock );
nmos #1 ( \bitslice_5/scanreg_1/active_40_128# , \bitslice_5/scanreg_1/active_75_128# , \bitslice_5/scanreg_0/Q );
nmos #1 ( \bitslice_5/scanreg_1/active_75_128# , gnd , \bitslice_5/mux2_0/Test );
nmos #1 ( \bitslice_5/scanreg_1/active_207_128# , gnd , \bitslice_5/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_5/scanreg_1/active_207_128# , \bitslice_5/scanreg_1/active_273_128# , \bitslice_5/subOut );
tranif1 #1 ( \bitslice_5/scanreg_1/active_273_128# , \bitslice_5/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_5/scanreg_1/active_40_128# , \bitslice_5/scanreg_1/active_471_129# , \bitslice_5/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_5/scanreg_1/active_471_129# , \bitslice_5/scanreg_1/active_207_128# , \bitslice_5/A );
nmos #1 ( \bitslice_5/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_5/scanreg_1/active_776_183# , gnd , \bitslice_5/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_1/active_814_183# , \bitslice_5/scanreg_1/active_776_183# , \bitslice_5/mux2_0/nReset );
tranif1 #1 ( \bitslice_5/scanreg_1/nQ , \bitslice_5/scanreg_1/active_814_183# , \bitslice_5/A );
tranif1 #1 ( \bitslice_5/scanreg_1/active_665_81# , \bitslice_5/scanreg_1/active_698_81# , \bitslice_5/mux2_0/Clock );
tranif1 #1 ( \bitslice_5/scanreg_1/active_698_81# , \bitslice_5/scanreg_1/active_738_81# , \bitslice_5/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_1/active_738_81# , \bitslice_5/scanreg_1/active_776_81# , \bitslice_5/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_1/active_776_81# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_1/active_852_81# , gnd , \bitslice_5/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_1/active_717_492# , \bitslice_5/scanreg_1/active_852_81# , \bitslice_5/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_5/trisbuf_2/active_101_758# , vdd , \bitslice_5/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_5/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_5/subOut , \bitslice_5/trisbuf_2/active_101_758# , \bitslice_5/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_5/trisbuf_2/active_139_59# , vdd , Operand1[5] );
nmos #1 ( \bitslice_5/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_5/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_5/subOut , \bitslice_5/trisbuf_2/active_63_144# , \bitslice_5/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_5/trisbuf_2/active_139_59# , gnd , Operand1[5] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_5/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_5/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_5/fulladder_0/active_43_745# , vdd , \bitslice_5/A );
pmos #1 ( \bitslice_5/fulladder_0/active_43_745# , vdd , \bitslice_5/B );
pmos #1 ( \bitslice_5/fulladder_0/active_43_745# , vdd , \bitslice_5/nB0 );
tranif0 #1 ( \bitslice_5/fulladder_0/active_43_745# , \bitslice_5/fulladder_0/active_117_134# , \bitslice_5/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_5/fulladder_0/active_43_682# , vdd , \bitslice_5/A );
pmos #1 ( \bitslice_5/fulladder_0/active_79_682# , \bitslice_5/fulladder_0/active_43_682# , \bitslice_5/B );
tranif0 #1 ( \bitslice_5/fulladder_0/active_79_682# , \bitslice_5/fulladder_0/active_117_134# , \bitslice_5/nB0 );
pmos #1 ( \bitslice_5/fulladder_0/active_43_619# , vdd , \bitslice_5/A );
pmos #1 ( \bitslice_5/fulladder_0/active_79_191# , \bitslice_5/fulladder_0/active_43_619# , \bitslice_5/B );
pmos #1 ( \bitslice_5/S , vdd , \bitslice_5/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_6/nB0 , vdd , \bitslice_5/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_5/fulladder_0/active_10_553# , vdd , \bitslice_5/A );
pmos #1 ( \bitslice_5/fulladder_0/active_10_553# , vdd , \bitslice_5/B );
tranif0 #1 ( \bitslice_5/fulladder_0/active_10_553# , \bitslice_5/fulladder_0/active_79_191# , \bitslice_5/nB0 );
nmos #1 ( \bitslice_5/fulladder_0/active_10_255# , gnd , \bitslice_5/A );
nmos #1 ( \bitslice_5/fulladder_0/active_10_255# , gnd , \bitslice_5/B );
tranif1 #1 ( \bitslice_5/fulladder_0/active_10_255# , \bitslice_5/fulladder_0/active_79_191# , \bitslice_5/nB0 );
nmos #1 ( \bitslice_5/fulladder_0/active_43_191# , gnd , \bitslice_5/A );
nmos #1 ( \bitslice_5/fulladder_0/active_79_191# , \bitslice_5/fulladder_0/active_43_191# , \bitslice_5/B );
nmos #1 ( \bitslice_6/nB0 , gnd , \bitslice_5/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_5/fulladder_0/active_43_134# , gnd , \bitslice_5/A );
nmos #1 ( \bitslice_5/fulladder_0/active_79_134# , \bitslice_5/fulladder_0/active_43_134# , \bitslice_5/B );
tranif1 #1 ( \bitslice_5/fulladder_0/active_79_134# , \bitslice_5/fulladder_0/active_117_134# , \bitslice_5/nB0 );
nmos #1 ( \bitslice_5/S , gnd , \bitslice_5/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_5/fulladder_0/active_43_68# , gnd , \bitslice_5/A );
nmos #1 ( \bitslice_5/fulladder_0/active_43_68# , gnd , \bitslice_5/B );
nmos #1 ( \bitslice_5/fulladder_0/active_43_68# , gnd , \bitslice_5/nB0 );
tranif1 #1 ( \bitslice_5/fulladder_0/active_43_68# , \bitslice_5/fulladder_0/active_117_134# , \bitslice_5/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_5/scanreg_0/active_141_169# , vdd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_0/active_660_758# , vdd , \bitslice_5/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_5/scanreg_0/active_660_758# , vdd , \bitslice_5/mux2_0/Clock );
tranif0 #1 ( \bitslice_5/scanreg_0/active_39_668# , \bitslice_5/scanreg_0/active_40_128# , \bitslice_5/SDI );
tranif0 #1 ( \bitslice_5/scanreg_0/active_40_128# , \bitslice_5/scanreg_0/active_39_668# , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_0/active_39_668# , vdd , \bitslice_5/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_5/scanreg_0/active_273_668# , vdd , \bitslice_5/mux2_0/Y );
pmos #1 ( \bitslice_5/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_5/scanreg_0/active_39_668# , \bitslice_5/scanreg_0/active_273_668# , \bitslice_5/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_5/scanreg_0/active_273_668# , \bitslice_5/scanreg_0/active_39_668# , \bitslice_5/scanreg_0/Q );
nmos #1 ( \bitslice_5/scanreg_0/active_141_169# , gnd , \bitslice_5/mux2_0/Test );
pmos #1 ( \bitslice_5/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_5/B , vdd , \bitslice_5/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_5/B , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_0/active_665_81# , vdd , \bitslice_5/mux2_0/Clock );
pmos #1 ( \bitslice_5/scanreg_0/active_665_81# , vdd , \bitslice_5/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_0/active_665_81# , vdd , \bitslice_5/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_0/active_665_81# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_0/Q , vdd , \bitslice_5/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_0/Q , vdd , \bitslice_5/B );
pmos #1 ( \bitslice_5/B , vdd , \bitslice_5/scanreg_0/Q );
pmos #1 ( \bitslice_5/scanreg_0/active_645_290# , vdd , \bitslice_5/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_5/scanreg_0/active_645_290# , vdd , \bitslice_5/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_5/scanreg_0/active_645_290# , vdd , \bitslice_5/mux2_0/nReset );
pmos #1 ( \bitslice_5/scanreg_0/active_717_492# , vdd , \bitslice_5/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_5/scanreg_0/active_717_492# , vdd , \bitslice_5/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_5/scanreg_0/active_645_290# , \bitslice_5/scanreg_0/active_738_290# , \bitslice_5/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_0/active_738_290# , \bitslice_5/scanreg_0/active_776_290# , \bitslice_5/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_0/active_776_290# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_0/active_852_290# , gnd , \bitslice_5/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_0/Q , \bitslice_5/scanreg_0/active_852_290# , \bitslice_5/B );
nmos #1 ( \bitslice_5/scanreg_0/active_662_183# , gnd , \bitslice_5/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_5/scanreg_0/active_660_758# , \bitslice_5/scanreg_0/active_662_183# , \bitslice_5/mux2_0/Clock );
nmos #1 ( \bitslice_5/scanreg_0/active_40_128# , \bitslice_5/scanreg_0/active_75_128# , \bitslice_5/SDI );
nmos #1 ( \bitslice_5/scanreg_0/active_75_128# , gnd , \bitslice_5/mux2_0/Test );
nmos #1 ( \bitslice_5/scanreg_0/active_207_128# , gnd , \bitslice_5/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_5/scanreg_0/active_207_128# , \bitslice_5/scanreg_0/active_273_128# , \bitslice_5/mux2_0/Y );
tranif1 #1 ( \bitslice_5/scanreg_0/active_273_128# , \bitslice_5/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_5/scanreg_0/active_40_128# , \bitslice_5/scanreg_0/active_471_129# , \bitslice_5/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_5/scanreg_0/active_471_129# , \bitslice_5/scanreg_0/active_207_128# , \bitslice_5/scanreg_0/Q );
nmos #1 ( \bitslice_5/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_5/scanreg_0/active_776_183# , gnd , \bitslice_5/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_0/active_814_183# , \bitslice_5/scanreg_0/active_776_183# , \bitslice_5/mux2_0/nReset );
tranif1 #1 ( \bitslice_5/B , \bitslice_5/scanreg_0/active_814_183# , \bitslice_5/scanreg_0/Q );
tranif1 #1 ( \bitslice_5/scanreg_0/active_665_81# , \bitslice_5/scanreg_0/active_698_81# , \bitslice_5/mux2_0/Clock );
tranif1 #1 ( \bitslice_5/scanreg_0/active_698_81# , \bitslice_5/scanreg_0/active_738_81# , \bitslice_5/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_5/scanreg_0/active_738_81# , \bitslice_5/scanreg_0/active_776_81# , \bitslice_5/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_5/scanreg_0/active_776_81# , gnd , \bitslice_5/mux2_0/nReset );
nmos #1 ( \bitslice_5/scanreg_0/active_852_81# , gnd , \bitslice_5/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_5/scanreg_0/active_717_492# , \bitslice_5/scanreg_0/active_852_81# , \bitslice_5/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_5/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_5/mux2_0/Y , vdd , \bitslice_5/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_5/mux2_0/active_25_667# , \bitslice_5/mux2_0/active_75_667# , \bitslice_5/mux2_0/I1 );
tranif0 #1 ( \bitslice_5/mux2_0/active_75_667# , \bitslice_5/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_5/mux2_0/active_25_667# , vdd , \bitslice_5/mux2_0/active_141_77# );
pmos #1 ( \bitslice_5/mux2_0/active_25_667# , vdd , \bitslice_5/mux2_0/I0 );
nmos #1 ( \bitslice_5/mux2_0/active_75_135# , gnd , \bitslice_5/mux2_0/I1 );
nmos #1 ( \bitslice_5/mux2_0/active_75_667# , \bitslice_5/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_5/mux2_0/active_75_667# , \bitslice_5/mux2_0/active_207_135# , \bitslice_5/mux2_0/active_141_77# );
nmos #1 ( \bitslice_5/mux2_0/active_207_135# , gnd , \bitslice_5/mux2_0/I0 );
nmos #1 ( \bitslice_5/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_5/mux2_0/Y , gnd , \bitslice_5/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_5/tielow_0/active_43_669# );
nmos #1 ( \bitslice_5/trisbuf_1/A , gnd , \bitslice_5/tielow_0/active_43_669# );
pmos #1 ( \bitslice_5/trisbuf_1/active_101_758# , vdd , \bitslice_5/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_5/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_5/mux2_0/I1 , \bitslice_5/trisbuf_1/active_101_758# , \bitslice_5/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_5/trisbuf_1/active_139_59# , vdd , \bitslice_5/trisbuf_1/A );
nmos #1 ( \bitslice_5/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_5/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_5/mux2_0/I1 , \bitslice_5/trisbuf_1/active_63_144# , \bitslice_5/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_5/trisbuf_1/active_139_59# , gnd , \bitslice_5/trisbuf_1/A );
pmos #1 ( \bitslice_5/trisbuf_0/active_101_758# , vdd , \bitslice_5/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_5/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_5/mux2_0/I0 , \bitslice_5/trisbuf_0/active_101_758# , \bitslice_5/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_5/trisbuf_0/active_139_59# , vdd , Operand2[5] );
nmos #1 ( \bitslice_5/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_5/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_5/mux2_0/I0 , \bitslice_5/trisbuf_0/active_63_144# , \bitslice_5/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_5/trisbuf_0/active_139_59# , gnd , Operand2[5] );
pmos #1 ( \bitslice_6/SDI , vdd , \bitslice_5/leftbuf_0/nSDO );
pmos #1 ( \bitslice_5/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_5/leftbuf_0/active_494_59# , vdd , \bitslice_5/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_566_59# , vdd , \bitslice_5/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_566_59# , vdd , \bitslice_5/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_5/mux2_0/nReset , vdd , \bitslice_5/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_5/mux2_0/nReset , vdd , \bitslice_5/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_5/mux2_0/nReset , vdd , \bitslice_5/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_6/SDI , gnd , \bitslice_5/leftbuf_0/nSDO );
nmos #1 ( \bitslice_5/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_5/leftbuf_0/active_494_59# , gnd , \bitslice_5/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_566_59# , gnd , \bitslice_5/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_566_59# , gnd , \bitslice_5/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_5/mux2_0/nReset , gnd , \bitslice_5/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_5/mux2_0/nReset , gnd , \bitslice_5/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_5/mux2_0/nReset , gnd , \bitslice_5/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_890_59# , vdd , \bitslice_5/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_972_59# , vdd , \bitslice_5/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_972_59# , vdd , \bitslice_5/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_5/mux2_0/Clock , vdd , \bitslice_5/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_5/mux2_0/Clock , vdd , \bitslice_5/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_5/mux2_0/Clock , vdd , \bitslice_5/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_5/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_5/leftbuf_0/active_890_59# , gnd , \bitslice_5/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_972_59# , gnd , \bitslice_5/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_972_59# , gnd , \bitslice_5/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_5/mux2_0/Clock , gnd , \bitslice_5/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_5/mux2_0/Clock , gnd , \bitslice_5/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_5/mux2_0/Clock , gnd , \bitslice_5/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_1319_59# , vdd , \bitslice_5/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_5/leftbuf_0/active_1401_59# , vdd , \bitslice_5/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_5/leftbuf_0/active_1401_59# , vdd , \bitslice_5/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_5/mux2_0/Test , vdd , \bitslice_5/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_5/mux2_0/Test , vdd , \bitslice_5/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_5/mux2_0/Test , vdd , \bitslice_5/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_5/leftbuf_0/active_1319_59# , gnd , \bitslice_5/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_5/leftbuf_0/active_1401_59# , gnd , \bitslice_5/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_5/leftbuf_0/active_1401_59# , gnd , \bitslice_5/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_5/mux2_0/Test , gnd , \bitslice_5/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_5/mux2_0/Test , gnd , \bitslice_5/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_5/mux2_0/Test , gnd , \bitslice_5/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_6/leftbuf_0/nSDO , vdd , Quotient[6] );
nmos #1 ( \bitslice_6/leftbuf_0/nSDO , gnd , Quotient[6] );
pmos #1 ( \bitslice_6/scanreg_4/active_141_169# , vdd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_4/active_660_758# , vdd , \bitslice_6/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_6/scanreg_4/active_660_758# , vdd , \bitslice_6/mux2_0/Clock );
tranif0 #1 ( \bitslice_6/scanreg_4/active_39_668# , \bitslice_6/scanreg_4/active_40_128# , \bitslice_6/A1 );
tranif0 #1 ( \bitslice_6/scanreg_4/active_40_128# , \bitslice_6/scanreg_4/active_39_668# , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_4/active_39_668# , vdd , \bitslice_6/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_6/scanreg_4/active_273_668# , vdd , \bitslice_6/A1 );
pmos #1 ( \bitslice_6/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_6/scanreg_4/active_39_668# , \bitslice_6/scanreg_4/active_273_668# , \bitslice_6/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_6/scanreg_4/active_273_668# , \bitslice_6/scanreg_4/active_39_668# , Quotient[6] );
nmos #1 ( \bitslice_6/scanreg_4/active_141_169# , gnd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_6/scanreg_4/nQ , vdd , \bitslice_6/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_4/nQ , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_4/active_665_81# , vdd , \bitslice_6/mux2_0/Clock );
pmos #1 ( \bitslice_6/scanreg_4/active_665_81# , vdd , \bitslice_6/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_4/active_665_81# , vdd , \bitslice_6/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_4/active_665_81# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( Quotient[6] , vdd , \bitslice_6/scanreg_4/active_665_81# );
pmos #1 ( Quotient[6] , vdd , \bitslice_6/scanreg_4/nQ );
pmos #1 ( \bitslice_6/scanreg_4/nQ , vdd , Quotient[6] );
pmos #1 ( \bitslice_6/scanreg_4/active_645_290# , vdd , \bitslice_6/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_4/active_645_290# , vdd , \bitslice_6/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_4/active_645_290# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_4/active_717_492# , vdd , \bitslice_6/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_4/active_717_492# , vdd , \bitslice_6/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_6/scanreg_4/active_645_290# , \bitslice_6/scanreg_4/active_738_290# , \bitslice_6/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_4/active_738_290# , \bitslice_6/scanreg_4/active_776_290# , \bitslice_6/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_4/active_776_290# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_4/active_852_290# , gnd , \bitslice_6/scanreg_4/active_665_81# );
nmos #1 ( Quotient[6] , \bitslice_6/scanreg_4/active_852_290# , \bitslice_6/scanreg_4/nQ );
nmos #1 ( \bitslice_6/scanreg_4/active_662_183# , gnd , \bitslice_6/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_6/scanreg_4/active_660_758# , \bitslice_6/scanreg_4/active_662_183# , \bitslice_6/mux2_0/Clock );
nmos #1 ( \bitslice_6/scanreg_4/active_40_128# , \bitslice_6/scanreg_4/active_75_128# , \bitslice_6/A1 );
nmos #1 ( \bitslice_6/scanreg_4/active_75_128# , gnd , \bitslice_6/mux2_0/Test );
nmos #1 ( \bitslice_6/scanreg_4/active_207_128# , gnd , \bitslice_6/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_6/scanreg_4/active_207_128# , \bitslice_6/scanreg_4/active_273_128# , \bitslice_6/A1 );
tranif1 #1 ( \bitslice_6/scanreg_4/active_273_128# , \bitslice_6/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_6/scanreg_4/active_40_128# , \bitslice_6/scanreg_4/active_471_129# , \bitslice_6/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_6/scanreg_4/active_471_129# , \bitslice_6/scanreg_4/active_207_128# , Quotient[6] );
nmos #1 ( \bitslice_6/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_6/scanreg_4/active_776_183# , gnd , \bitslice_6/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_4/active_814_183# , \bitslice_6/scanreg_4/active_776_183# , \bitslice_6/mux2_0/nReset );
tranif1 #1 ( \bitslice_6/scanreg_4/nQ , \bitslice_6/scanreg_4/active_814_183# , Quotient[6] );
tranif1 #1 ( \bitslice_6/scanreg_4/active_665_81# , \bitslice_6/scanreg_4/active_698_81# , \bitslice_6/mux2_0/Clock );
tranif1 #1 ( \bitslice_6/scanreg_4/active_698_81# , \bitslice_6/scanreg_4/active_738_81# , \bitslice_6/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_4/active_738_81# , \bitslice_6/scanreg_4/active_776_81# , \bitslice_6/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_4/active_776_81# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_4/active_852_81# , gnd , \bitslice_6/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_4/active_717_492# , \bitslice_6/scanreg_4/active_852_81# , \bitslice_6/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_6/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_6/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_6/halfadder_0/active_88_60# , vdd , \bitslice_6/A1 );
pmos #1 ( \bitslice_6/halfadder_0/active_60_708# , vdd , \bitslice_6/1 );
tranif0 #1 ( \bitslice_6/halfadder_0/active_33_610# , \bitslice_6/S1 , \bitslice_6/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_6/S1 , \bitslice_6/halfadder_0/active_33_610# , \bitslice_6/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_6/halfadder_0/active_33_610# , vdd , \bitslice_6/A1 );
pmos #1 ( \bitslice_6/halfadder_0/active_33_610# , vdd , \bitslice_6/1 );
pmos #1 ( \bitslice_6/halfadder_0/active_70_525# , vdd , \bitslice_6/halfadder_0/active_60_708# );
pmos #1 ( \bitslice_7/1 , \bitslice_6/halfadder_0/active_70_525# , \bitslice_6/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_7/1 , gnd , \bitslice_6/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_7/1 , gnd , \bitslice_6/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_6/halfadder_0/active_70_166# , gnd , \bitslice_6/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_6/S1 , \bitslice_6/halfadder_0/active_70_166# , \bitslice_6/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_6/S1 , \bitslice_6/halfadder_0/active_155_166# , \bitslice_6/A1 );
nmos #1 ( \bitslice_6/halfadder_0/active_155_166# , gnd , \bitslice_6/1 );
nmos #1 ( \bitslice_6/halfadder_0/active_60_708# , gnd , \bitslice_6/1 );
nmos #1 ( \bitslice_6/halfadder_0/active_88_60# , gnd , \bitslice_6/A1 );
pmos #1 ( \bitslice_6/scanreg_3/active_141_169# , vdd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_3/active_660_758# , vdd , \bitslice_6/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_6/scanreg_3/active_660_758# , vdd , \bitslice_6/mux2_0/Clock );
tranif0 #1 ( \bitslice_6/scanreg_3/active_39_668# , \bitslice_6/scanreg_3/active_40_128# , Remainder[6] );
tranif0 #1 ( \bitslice_6/scanreg_3/active_40_128# , \bitslice_6/scanreg_3/active_39_668# , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_3/active_39_668# , vdd , \bitslice_6/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_6/scanreg_3/active_273_668# , vdd , \bitslice_6/mux2_1/Y );
pmos #1 ( \bitslice_6/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_6/scanreg_3/active_39_668# , \bitslice_6/scanreg_3/active_273_668# , \bitslice_6/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_6/scanreg_3/active_273_668# , \bitslice_6/scanreg_3/active_39_668# , \bitslice_6/A1 );
nmos #1 ( \bitslice_6/scanreg_3/active_141_169# , gnd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_6/scanreg_3/nQ , vdd , \bitslice_6/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_3/nQ , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_3/active_665_81# , vdd , \bitslice_6/mux2_0/Clock );
pmos #1 ( \bitslice_6/scanreg_3/active_665_81# , vdd , \bitslice_6/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_3/active_665_81# , vdd , \bitslice_6/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_3/active_665_81# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/A1 , vdd , \bitslice_6/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_6/A1 , vdd , \bitslice_6/scanreg_3/nQ );
pmos #1 ( \bitslice_6/scanreg_3/nQ , vdd , \bitslice_6/A1 );
pmos #1 ( \bitslice_6/scanreg_3/active_645_290# , vdd , \bitslice_6/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_3/active_645_290# , vdd , \bitslice_6/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_3/active_645_290# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_3/active_717_492# , vdd , \bitslice_6/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_3/active_717_492# , vdd , \bitslice_6/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_6/scanreg_3/active_645_290# , \bitslice_6/scanreg_3/active_738_290# , \bitslice_6/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_3/active_738_290# , \bitslice_6/scanreg_3/active_776_290# , \bitslice_6/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_3/active_776_290# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_3/active_852_290# , gnd , \bitslice_6/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_6/A1 , \bitslice_6/scanreg_3/active_852_290# , \bitslice_6/scanreg_3/nQ );
nmos #1 ( \bitslice_6/scanreg_3/active_662_183# , gnd , \bitslice_6/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_6/scanreg_3/active_660_758# , \bitslice_6/scanreg_3/active_662_183# , \bitslice_6/mux2_0/Clock );
nmos #1 ( \bitslice_6/scanreg_3/active_40_128# , \bitslice_6/scanreg_3/active_75_128# , Remainder[6] );
nmos #1 ( \bitslice_6/scanreg_3/active_75_128# , gnd , \bitslice_6/mux2_0/Test );
nmos #1 ( \bitslice_6/scanreg_3/active_207_128# , gnd , \bitslice_6/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_6/scanreg_3/active_207_128# , \bitslice_6/scanreg_3/active_273_128# , \bitslice_6/mux2_1/Y );
tranif1 #1 ( \bitslice_6/scanreg_3/active_273_128# , \bitslice_6/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_6/scanreg_3/active_40_128# , \bitslice_6/scanreg_3/active_471_129# , \bitslice_6/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_6/scanreg_3/active_471_129# , \bitslice_6/scanreg_3/active_207_128# , \bitslice_6/A1 );
nmos #1 ( \bitslice_6/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_6/scanreg_3/active_776_183# , gnd , \bitslice_6/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_3/active_814_183# , \bitslice_6/scanreg_3/active_776_183# , \bitslice_6/mux2_0/nReset );
tranif1 #1 ( \bitslice_6/scanreg_3/nQ , \bitslice_6/scanreg_3/active_814_183# , \bitslice_6/A1 );
tranif1 #1 ( \bitslice_6/scanreg_3/active_665_81# , \bitslice_6/scanreg_3/active_698_81# , \bitslice_6/mux2_0/Clock );
tranif1 #1 ( \bitslice_6/scanreg_3/active_698_81# , \bitslice_6/scanreg_3/active_738_81# , \bitslice_6/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_3/active_738_81# , \bitslice_6/scanreg_3/active_776_81# , \bitslice_6/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_3/active_776_81# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_3/active_852_81# , gnd , \bitslice_6/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_3/active_717_492# , \bitslice_6/scanreg_3/active_852_81# , \bitslice_6/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_6/tielow_1/active_43_669# );
nmos #1 ( \bitslice_6/mux2_1/I0 , gnd , \bitslice_6/tielow_1/active_43_669# );
pmos #1 ( \bitslice_6/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_6/mux2_1/Y , vdd , \bitslice_6/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_6/mux2_1/active_25_667# , \bitslice_6/mux2_1/active_75_667# , \bitslice_6/S1 );
tranif0 #1 ( \bitslice_6/mux2_1/active_75_667# , \bitslice_6/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_6/mux2_1/active_25_667# , vdd , \bitslice_6/mux2_1/active_141_77# );
pmos #1 ( \bitslice_6/mux2_1/active_25_667# , vdd , \bitslice_6/mux2_1/I0 );
nmos #1 ( \bitslice_6/mux2_1/active_75_135# , gnd , \bitslice_6/S1 );
nmos #1 ( \bitslice_6/mux2_1/active_75_667# , \bitslice_6/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_6/mux2_1/active_75_667# , \bitslice_6/mux2_1/active_207_135# , \bitslice_6/mux2_1/active_141_77# );
nmos #1 ( \bitslice_6/mux2_1/active_207_135# , gnd , \bitslice_6/mux2_1/I0 );
nmos #1 ( \bitslice_6/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_6/mux2_1/Y , gnd , \bitslice_6/mux2_1/active_75_667# );
pmos #1 ( \bitslice_6/scanreg_2/active_141_169# , vdd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_2/active_660_758# , vdd , \bitslice_6/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_6/scanreg_2/active_660_758# , vdd , \bitslice_6/mux2_0/Clock );
tranif0 #1 ( \bitslice_6/scanreg_2/active_39_668# , \bitslice_6/scanreg_2/active_40_128# , \bitslice_6/A );
tranif0 #1 ( \bitslice_6/scanreg_2/active_40_128# , \bitslice_6/scanreg_2/active_39_668# , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_2/active_39_668# , vdd , \bitslice_6/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_6/scanreg_2/active_273_668# , vdd , \bitslice_6/subOut );
pmos #1 ( \bitslice_6/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_6/scanreg_2/active_39_668# , \bitslice_6/scanreg_2/active_273_668# , \bitslice_6/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_6/scanreg_2/active_273_668# , \bitslice_6/scanreg_2/active_39_668# , Remainder[6] );
nmos #1 ( \bitslice_6/scanreg_2/active_141_169# , gnd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_6/scanreg_2/nQ , vdd , \bitslice_6/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_2/nQ , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_2/active_665_81# , vdd , \bitslice_6/mux2_0/Clock );
pmos #1 ( \bitslice_6/scanreg_2/active_665_81# , vdd , \bitslice_6/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_2/active_665_81# , vdd , \bitslice_6/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_2/active_665_81# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( Remainder[6] , vdd , \bitslice_6/scanreg_2/active_665_81# );
pmos #1 ( Remainder[6] , vdd , \bitslice_6/scanreg_2/nQ );
pmos #1 ( \bitslice_6/scanreg_2/nQ , vdd , Remainder[6] );
pmos #1 ( \bitslice_6/scanreg_2/active_645_290# , vdd , \bitslice_6/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_2/active_645_290# , vdd , \bitslice_6/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_2/active_645_290# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_2/active_717_492# , vdd , \bitslice_6/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_2/active_717_492# , vdd , \bitslice_6/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_6/scanreg_2/active_645_290# , \bitslice_6/scanreg_2/active_738_290# , \bitslice_6/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_2/active_738_290# , \bitslice_6/scanreg_2/active_776_290# , \bitslice_6/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_2/active_776_290# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_2/active_852_290# , gnd , \bitslice_6/scanreg_2/active_665_81# );
nmos #1 ( Remainder[6] , \bitslice_6/scanreg_2/active_852_290# , \bitslice_6/scanreg_2/nQ );
nmos #1 ( \bitslice_6/scanreg_2/active_662_183# , gnd , \bitslice_6/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_6/scanreg_2/active_660_758# , \bitslice_6/scanreg_2/active_662_183# , \bitslice_6/mux2_0/Clock );
nmos #1 ( \bitslice_6/scanreg_2/active_40_128# , \bitslice_6/scanreg_2/active_75_128# , \bitslice_6/A );
nmos #1 ( \bitslice_6/scanreg_2/active_75_128# , gnd , \bitslice_6/mux2_0/Test );
nmos #1 ( \bitslice_6/scanreg_2/active_207_128# , gnd , \bitslice_6/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_6/scanreg_2/active_207_128# , \bitslice_6/scanreg_2/active_273_128# , \bitslice_6/subOut );
tranif1 #1 ( \bitslice_6/scanreg_2/active_273_128# , \bitslice_6/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_6/scanreg_2/active_40_128# , \bitslice_6/scanreg_2/active_471_129# , \bitslice_6/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_6/scanreg_2/active_471_129# , \bitslice_6/scanreg_2/active_207_128# , Remainder[6] );
nmos #1 ( \bitslice_6/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_6/scanreg_2/active_776_183# , gnd , \bitslice_6/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_2/active_814_183# , \bitslice_6/scanreg_2/active_776_183# , \bitslice_6/mux2_0/nReset );
tranif1 #1 ( \bitslice_6/scanreg_2/nQ , \bitslice_6/scanreg_2/active_814_183# , Remainder[6] );
tranif1 #1 ( \bitslice_6/scanreg_2/active_665_81# , \bitslice_6/scanreg_2/active_698_81# , \bitslice_6/mux2_0/Clock );
tranif1 #1 ( \bitslice_6/scanreg_2/active_698_81# , \bitslice_6/scanreg_2/active_738_81# , \bitslice_6/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_2/active_738_81# , \bitslice_6/scanreg_2/active_776_81# , \bitslice_6/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_2/active_776_81# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_2/active_852_81# , gnd , \bitslice_6/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_2/active_717_492# , \bitslice_6/scanreg_2/active_852_81# , \bitslice_6/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_6/trisbuf_3/active_101_758# , vdd , \bitslice_6/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_6/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_6/subOut , \bitslice_6/trisbuf_3/active_101_758# , \bitslice_6/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_6/trisbuf_3/active_139_59# , vdd , \bitslice_6/S );
nmos #1 ( \bitslice_6/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_6/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_6/subOut , \bitslice_6/trisbuf_3/active_63_144# , \bitslice_6/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_6/trisbuf_3/active_139_59# , gnd , \bitslice_6/S );
pmos #1 ( \bitslice_6/scanreg_1/active_141_169# , vdd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_1/active_660_758# , vdd , \bitslice_6/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_6/scanreg_1/active_660_758# , vdd , \bitslice_6/mux2_0/Clock );
tranif0 #1 ( \bitslice_6/scanreg_1/active_39_668# , \bitslice_6/scanreg_1/active_40_128# , \bitslice_6/scanreg_0/Q );
tranif0 #1 ( \bitslice_6/scanreg_1/active_40_128# , \bitslice_6/scanreg_1/active_39_668# , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_1/active_39_668# , vdd , \bitslice_6/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_6/scanreg_1/active_273_668# , vdd , \bitslice_6/subOut );
pmos #1 ( \bitslice_6/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_6/scanreg_1/active_39_668# , \bitslice_6/scanreg_1/active_273_668# , \bitslice_6/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_6/scanreg_1/active_273_668# , \bitslice_6/scanreg_1/active_39_668# , \bitslice_6/A );
nmos #1 ( \bitslice_6/scanreg_1/active_141_169# , gnd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_6/scanreg_1/nQ , vdd , \bitslice_6/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_1/nQ , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_1/active_665_81# , vdd , \bitslice_6/mux2_0/Clock );
pmos #1 ( \bitslice_6/scanreg_1/active_665_81# , vdd , \bitslice_6/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_1/active_665_81# , vdd , \bitslice_6/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_1/active_665_81# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/A , vdd , \bitslice_6/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_6/A , vdd , \bitslice_6/scanreg_1/nQ );
pmos #1 ( \bitslice_6/scanreg_1/nQ , vdd , \bitslice_6/A );
pmos #1 ( \bitslice_6/scanreg_1/active_645_290# , vdd , \bitslice_6/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_1/active_645_290# , vdd , \bitslice_6/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_1/active_645_290# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_1/active_717_492# , vdd , \bitslice_6/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_1/active_717_492# , vdd , \bitslice_6/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_6/scanreg_1/active_645_290# , \bitslice_6/scanreg_1/active_738_290# , \bitslice_6/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_1/active_738_290# , \bitslice_6/scanreg_1/active_776_290# , \bitslice_6/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_1/active_776_290# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_1/active_852_290# , gnd , \bitslice_6/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_6/A , \bitslice_6/scanreg_1/active_852_290# , \bitslice_6/scanreg_1/nQ );
nmos #1 ( \bitslice_6/scanreg_1/active_662_183# , gnd , \bitslice_6/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_6/scanreg_1/active_660_758# , \bitslice_6/scanreg_1/active_662_183# , \bitslice_6/mux2_0/Clock );
nmos #1 ( \bitslice_6/scanreg_1/active_40_128# , \bitslice_6/scanreg_1/active_75_128# , \bitslice_6/scanreg_0/Q );
nmos #1 ( \bitslice_6/scanreg_1/active_75_128# , gnd , \bitslice_6/mux2_0/Test );
nmos #1 ( \bitslice_6/scanreg_1/active_207_128# , gnd , \bitslice_6/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_6/scanreg_1/active_207_128# , \bitslice_6/scanreg_1/active_273_128# , \bitslice_6/subOut );
tranif1 #1 ( \bitslice_6/scanreg_1/active_273_128# , \bitslice_6/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_6/scanreg_1/active_40_128# , \bitslice_6/scanreg_1/active_471_129# , \bitslice_6/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_6/scanreg_1/active_471_129# , \bitslice_6/scanreg_1/active_207_128# , \bitslice_6/A );
nmos #1 ( \bitslice_6/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_6/scanreg_1/active_776_183# , gnd , \bitslice_6/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_1/active_814_183# , \bitslice_6/scanreg_1/active_776_183# , \bitslice_6/mux2_0/nReset );
tranif1 #1 ( \bitslice_6/scanreg_1/nQ , \bitslice_6/scanreg_1/active_814_183# , \bitslice_6/A );
tranif1 #1 ( \bitslice_6/scanreg_1/active_665_81# , \bitslice_6/scanreg_1/active_698_81# , \bitslice_6/mux2_0/Clock );
tranif1 #1 ( \bitslice_6/scanreg_1/active_698_81# , \bitslice_6/scanreg_1/active_738_81# , \bitslice_6/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_1/active_738_81# , \bitslice_6/scanreg_1/active_776_81# , \bitslice_6/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_1/active_776_81# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_1/active_852_81# , gnd , \bitslice_6/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_1/active_717_492# , \bitslice_6/scanreg_1/active_852_81# , \bitslice_6/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_6/trisbuf_2/active_101_758# , vdd , \bitslice_6/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_6/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_6/subOut , \bitslice_6/trisbuf_2/active_101_758# , \bitslice_6/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_6/trisbuf_2/active_139_59# , vdd , Operand1[6] );
nmos #1 ( \bitslice_6/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_6/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_6/subOut , \bitslice_6/trisbuf_2/active_63_144# , \bitslice_6/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_6/trisbuf_2/active_139_59# , gnd , Operand1[6] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_6/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_6/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_6/fulladder_0/active_43_745# , vdd , \bitslice_6/A );
pmos #1 ( \bitslice_6/fulladder_0/active_43_745# , vdd , \bitslice_6/B );
pmos #1 ( \bitslice_6/fulladder_0/active_43_745# , vdd , \bitslice_6/nB0 );
tranif0 #1 ( \bitslice_6/fulladder_0/active_43_745# , \bitslice_6/fulladder_0/active_117_134# , \bitslice_6/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_6/fulladder_0/active_43_682# , vdd , \bitslice_6/A );
pmos #1 ( \bitslice_6/fulladder_0/active_79_682# , \bitslice_6/fulladder_0/active_43_682# , \bitslice_6/B );
tranif0 #1 ( \bitslice_6/fulladder_0/active_79_682# , \bitslice_6/fulladder_0/active_117_134# , \bitslice_6/nB0 );
pmos #1 ( \bitslice_6/fulladder_0/active_43_619# , vdd , \bitslice_6/A );
pmos #1 ( \bitslice_6/fulladder_0/active_79_191# , \bitslice_6/fulladder_0/active_43_619# , \bitslice_6/B );
pmos #1 ( \bitslice_6/S , vdd , \bitslice_6/fulladder_0/active_117_134# );
pmos #1 ( \bitslice_7/nB0 , vdd , \bitslice_6/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_6/fulladder_0/active_10_553# , vdd , \bitslice_6/A );
pmos #1 ( \bitslice_6/fulladder_0/active_10_553# , vdd , \bitslice_6/B );
tranif0 #1 ( \bitslice_6/fulladder_0/active_10_553# , \bitslice_6/fulladder_0/active_79_191# , \bitslice_6/nB0 );
nmos #1 ( \bitslice_6/fulladder_0/active_10_255# , gnd , \bitslice_6/A );
nmos #1 ( \bitslice_6/fulladder_0/active_10_255# , gnd , \bitslice_6/B );
tranif1 #1 ( \bitslice_6/fulladder_0/active_10_255# , \bitslice_6/fulladder_0/active_79_191# , \bitslice_6/nB0 );
nmos #1 ( \bitslice_6/fulladder_0/active_43_191# , gnd , \bitslice_6/A );
nmos #1 ( \bitslice_6/fulladder_0/active_79_191# , \bitslice_6/fulladder_0/active_43_191# , \bitslice_6/B );
nmos #1 ( \bitslice_7/nB0 , gnd , \bitslice_6/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_6/fulladder_0/active_43_134# , gnd , \bitslice_6/A );
nmos #1 ( \bitslice_6/fulladder_0/active_79_134# , \bitslice_6/fulladder_0/active_43_134# , \bitslice_6/B );
tranif1 #1 ( \bitslice_6/fulladder_0/active_79_134# , \bitslice_6/fulladder_0/active_117_134# , \bitslice_6/nB0 );
nmos #1 ( \bitslice_6/S , gnd , \bitslice_6/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_6/fulladder_0/active_43_68# , gnd , \bitslice_6/A );
nmos #1 ( \bitslice_6/fulladder_0/active_43_68# , gnd , \bitslice_6/B );
nmos #1 ( \bitslice_6/fulladder_0/active_43_68# , gnd , \bitslice_6/nB0 );
tranif1 #1 ( \bitslice_6/fulladder_0/active_43_68# , \bitslice_6/fulladder_0/active_117_134# , \bitslice_6/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_6/scanreg_0/active_141_169# , vdd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_0/active_660_758# , vdd , \bitslice_6/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_6/scanreg_0/active_660_758# , vdd , \bitslice_6/mux2_0/Clock );
tranif0 #1 ( \bitslice_6/scanreg_0/active_39_668# , \bitslice_6/scanreg_0/active_40_128# , \bitslice_6/SDI );
tranif0 #1 ( \bitslice_6/scanreg_0/active_40_128# , \bitslice_6/scanreg_0/active_39_668# , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_0/active_39_668# , vdd , \bitslice_6/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_6/scanreg_0/active_273_668# , vdd , \bitslice_6/mux2_0/Y );
pmos #1 ( \bitslice_6/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_6/scanreg_0/active_39_668# , \bitslice_6/scanreg_0/active_273_668# , \bitslice_6/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_6/scanreg_0/active_273_668# , \bitslice_6/scanreg_0/active_39_668# , \bitslice_6/scanreg_0/Q );
nmos #1 ( \bitslice_6/scanreg_0/active_141_169# , gnd , \bitslice_6/mux2_0/Test );
pmos #1 ( \bitslice_6/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_6/B , vdd , \bitslice_6/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_6/B , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_0/active_665_81# , vdd , \bitslice_6/mux2_0/Clock );
pmos #1 ( \bitslice_6/scanreg_0/active_665_81# , vdd , \bitslice_6/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_0/active_665_81# , vdd , \bitslice_6/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_0/active_665_81# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_0/Q , vdd , \bitslice_6/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_0/Q , vdd , \bitslice_6/B );
pmos #1 ( \bitslice_6/B , vdd , \bitslice_6/scanreg_0/Q );
pmos #1 ( \bitslice_6/scanreg_0/active_645_290# , vdd , \bitslice_6/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_6/scanreg_0/active_645_290# , vdd , \bitslice_6/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_6/scanreg_0/active_645_290# , vdd , \bitslice_6/mux2_0/nReset );
pmos #1 ( \bitslice_6/scanreg_0/active_717_492# , vdd , \bitslice_6/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_6/scanreg_0/active_717_492# , vdd , \bitslice_6/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_6/scanreg_0/active_645_290# , \bitslice_6/scanreg_0/active_738_290# , \bitslice_6/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_0/active_738_290# , \bitslice_6/scanreg_0/active_776_290# , \bitslice_6/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_0/active_776_290# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_0/active_852_290# , gnd , \bitslice_6/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_0/Q , \bitslice_6/scanreg_0/active_852_290# , \bitslice_6/B );
nmos #1 ( \bitslice_6/scanreg_0/active_662_183# , gnd , \bitslice_6/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_6/scanreg_0/active_660_758# , \bitslice_6/scanreg_0/active_662_183# , \bitslice_6/mux2_0/Clock );
nmos #1 ( \bitslice_6/scanreg_0/active_40_128# , \bitslice_6/scanreg_0/active_75_128# , \bitslice_6/SDI );
nmos #1 ( \bitslice_6/scanreg_0/active_75_128# , gnd , \bitslice_6/mux2_0/Test );
nmos #1 ( \bitslice_6/scanreg_0/active_207_128# , gnd , \bitslice_6/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_6/scanreg_0/active_207_128# , \bitslice_6/scanreg_0/active_273_128# , \bitslice_6/mux2_0/Y );
tranif1 #1 ( \bitslice_6/scanreg_0/active_273_128# , \bitslice_6/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_6/scanreg_0/active_40_128# , \bitslice_6/scanreg_0/active_471_129# , \bitslice_6/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_6/scanreg_0/active_471_129# , \bitslice_6/scanreg_0/active_207_128# , \bitslice_6/scanreg_0/Q );
nmos #1 ( \bitslice_6/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_6/scanreg_0/active_776_183# , gnd , \bitslice_6/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_0/active_814_183# , \bitslice_6/scanreg_0/active_776_183# , \bitslice_6/mux2_0/nReset );
tranif1 #1 ( \bitslice_6/B , \bitslice_6/scanreg_0/active_814_183# , \bitslice_6/scanreg_0/Q );
tranif1 #1 ( \bitslice_6/scanreg_0/active_665_81# , \bitslice_6/scanreg_0/active_698_81# , \bitslice_6/mux2_0/Clock );
tranif1 #1 ( \bitslice_6/scanreg_0/active_698_81# , \bitslice_6/scanreg_0/active_738_81# , \bitslice_6/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_6/scanreg_0/active_738_81# , \bitslice_6/scanreg_0/active_776_81# , \bitslice_6/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_6/scanreg_0/active_776_81# , gnd , \bitslice_6/mux2_0/nReset );
nmos #1 ( \bitslice_6/scanreg_0/active_852_81# , gnd , \bitslice_6/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_6/scanreg_0/active_717_492# , \bitslice_6/scanreg_0/active_852_81# , \bitslice_6/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_6/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_6/mux2_0/Y , vdd , \bitslice_6/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_6/mux2_0/active_25_667# , \bitslice_6/mux2_0/active_75_667# , \bitslice_6/mux2_0/I1 );
tranif0 #1 ( \bitslice_6/mux2_0/active_75_667# , \bitslice_6/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_6/mux2_0/active_25_667# , vdd , \bitslice_6/mux2_0/active_141_77# );
pmos #1 ( \bitslice_6/mux2_0/active_25_667# , vdd , \bitslice_6/mux2_0/I0 );
nmos #1 ( \bitslice_6/mux2_0/active_75_135# , gnd , \bitslice_6/mux2_0/I1 );
nmos #1 ( \bitslice_6/mux2_0/active_75_667# , \bitslice_6/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_6/mux2_0/active_75_667# , \bitslice_6/mux2_0/active_207_135# , \bitslice_6/mux2_0/active_141_77# );
nmos #1 ( \bitslice_6/mux2_0/active_207_135# , gnd , \bitslice_6/mux2_0/I0 );
nmos #1 ( \bitslice_6/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_6/mux2_0/Y , gnd , \bitslice_6/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_6/tielow_0/active_43_669# );
nmos #1 ( \bitslice_6/trisbuf_1/A , gnd , \bitslice_6/tielow_0/active_43_669# );
pmos #1 ( \bitslice_6/trisbuf_1/active_101_758# , vdd , \bitslice_6/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_6/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_6/mux2_0/I1 , \bitslice_6/trisbuf_1/active_101_758# , \bitslice_6/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_6/trisbuf_1/active_139_59# , vdd , \bitslice_6/trisbuf_1/A );
nmos #1 ( \bitslice_6/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_6/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_6/mux2_0/I1 , \bitslice_6/trisbuf_1/active_63_144# , \bitslice_6/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_6/trisbuf_1/active_139_59# , gnd , \bitslice_6/trisbuf_1/A );
pmos #1 ( \bitslice_6/trisbuf_0/active_101_758# , vdd , \bitslice_6/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_6/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_6/mux2_0/I0 , \bitslice_6/trisbuf_0/active_101_758# , \bitslice_6/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_6/trisbuf_0/active_139_59# , vdd , Operand2[6] );
nmos #1 ( \bitslice_6/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_6/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_6/mux2_0/I0 , \bitslice_6/trisbuf_0/active_63_144# , \bitslice_6/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_6/trisbuf_0/active_139_59# , gnd , Operand2[6] );
pmos #1 ( \bitslice_7/SDI , vdd , \bitslice_6/leftbuf_0/nSDO );
pmos #1 ( \bitslice_6/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_6/leftbuf_0/active_494_59# , vdd , \bitslice_6/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_566_59# , vdd , \bitslice_6/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_566_59# , vdd , \bitslice_6/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_6/mux2_0/nReset , vdd , \bitslice_6/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_6/mux2_0/nReset , vdd , \bitslice_6/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_6/mux2_0/nReset , vdd , \bitslice_6/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( \bitslice_7/SDI , gnd , \bitslice_6/leftbuf_0/nSDO );
nmos #1 ( \bitslice_6/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_6/leftbuf_0/active_494_59# , gnd , \bitslice_6/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_566_59# , gnd , \bitslice_6/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_566_59# , gnd , \bitslice_6/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_6/mux2_0/nReset , gnd , \bitslice_6/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_6/mux2_0/nReset , gnd , \bitslice_6/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_6/mux2_0/nReset , gnd , \bitslice_6/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_890_59# , vdd , \bitslice_6/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_972_59# , vdd , \bitslice_6/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_972_59# , vdd , \bitslice_6/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_6/mux2_0/Clock , vdd , \bitslice_6/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_6/mux2_0/Clock , vdd , \bitslice_6/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_6/mux2_0/Clock , vdd , \bitslice_6/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_6/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_6/leftbuf_0/active_890_59# , gnd , \bitslice_6/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_972_59# , gnd , \bitslice_6/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_972_59# , gnd , \bitslice_6/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_6/mux2_0/Clock , gnd , \bitslice_6/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_6/mux2_0/Clock , gnd , \bitslice_6/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_6/mux2_0/Clock , gnd , \bitslice_6/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_1319_59# , vdd , \bitslice_6/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_6/leftbuf_0/active_1401_59# , vdd , \bitslice_6/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_6/leftbuf_0/active_1401_59# , vdd , \bitslice_6/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_6/mux2_0/Test , vdd , \bitslice_6/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_6/mux2_0/Test , vdd , \bitslice_6/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_6/mux2_0/Test , vdd , \bitslice_6/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_6/leftbuf_0/active_1319_59# , gnd , \bitslice_6/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_6/leftbuf_0/active_1401_59# , gnd , \bitslice_6/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_6/leftbuf_0/active_1401_59# , gnd , \bitslice_6/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_6/mux2_0/Test , gnd , \bitslice_6/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_6/mux2_0/Test , gnd , \bitslice_6/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_6/mux2_0/Test , gnd , \bitslice_6/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_7/leftbuf_0/nSDO , vdd , Quotient[7] );
nmos #1 ( \bitslice_7/leftbuf_0/nSDO , gnd , Quotient[7] );
pmos #1 ( \bitslice_7/scanreg_4/active_141_169# , vdd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_4/active_660_758# , vdd , \bitslice_7/scanreg_4/active_645_290# );
pmos #1 ( \bitslice_7/scanreg_4/active_660_758# , vdd , \bitslice_7/mux2_0/Clock );
tranif0 #1 ( \bitslice_7/scanreg_4/active_39_668# , \bitslice_7/scanreg_4/active_40_128# , \bitslice_7/A1 );
tranif0 #1 ( \bitslice_7/scanreg_4/active_40_128# , \bitslice_7/scanreg_4/active_39_668# , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_4/active_39_668# , vdd , \bitslice_7/scanreg_4/active_141_169# );
pmos #1 ( \bitslice_7/scanreg_4/active_273_668# , vdd , \bitslice_7/A1 );
pmos #1 ( \bitslice_7/scanreg_4/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_7/scanreg_4/active_39_668# , \bitslice_7/scanreg_4/active_273_668# , \bitslice_7/scanreg_4/active_343_61# );
tranif0 #1 ( \bitslice_7/scanreg_4/active_273_668# , \bitslice_7/scanreg_4/active_39_668# , Quotient[7] );
nmos #1 ( \bitslice_7/scanreg_4/active_141_169# , gnd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_4/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_7/scanreg_4/nQ , vdd , \bitslice_7/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_4/nQ , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_4/active_665_81# , vdd , \bitslice_7/mux2_0/Clock );
pmos #1 ( \bitslice_7/scanreg_4/active_665_81# , vdd , \bitslice_7/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_4/active_665_81# , vdd , \bitslice_7/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_4/active_665_81# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( Quotient[7] , vdd , \bitslice_7/scanreg_4/active_665_81# );
pmos #1 ( Quotient[7] , vdd , \bitslice_7/scanreg_4/nQ );
pmos #1 ( \bitslice_7/scanreg_4/nQ , vdd , Quotient[7] );
pmos #1 ( \bitslice_7/scanreg_4/active_645_290# , vdd , \bitslice_7/scanreg_4/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_4/active_645_290# , vdd , \bitslice_7/scanreg_4/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_4/active_645_290# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_4/active_717_492# , vdd , \bitslice_7/scanreg_4/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_4/active_717_492# , vdd , \bitslice_7/scanreg_4/active_40_128# );
tranif1 #1 ( \bitslice_7/scanreg_4/active_645_290# , \bitslice_7/scanreg_4/active_738_290# , \bitslice_7/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_4/active_738_290# , \bitslice_7/scanreg_4/active_776_290# , \bitslice_7/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_4/active_776_290# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_4/active_852_290# , gnd , \bitslice_7/scanreg_4/active_665_81# );
nmos #1 ( Quotient[7] , \bitslice_7/scanreg_4/active_852_290# , \bitslice_7/scanreg_4/nQ );
nmos #1 ( \bitslice_7/scanreg_4/active_662_183# , gnd , \bitslice_7/scanreg_4/active_645_290# );
nmos #1 ( \bitslice_7/scanreg_4/active_660_758# , \bitslice_7/scanreg_4/active_662_183# , \bitslice_7/mux2_0/Clock );
nmos #1 ( \bitslice_7/scanreg_4/active_40_128# , \bitslice_7/scanreg_4/active_75_128# , \bitslice_7/A1 );
nmos #1 ( \bitslice_7/scanreg_4/active_75_128# , gnd , \bitslice_7/mux2_0/Test );
nmos #1 ( \bitslice_7/scanreg_4/active_207_128# , gnd , \bitslice_7/scanreg_4/active_141_169# );
tranif1 #1 ( \bitslice_7/scanreg_4/active_207_128# , \bitslice_7/scanreg_4/active_273_128# , \bitslice_7/A1 );
tranif1 #1 ( \bitslice_7/scanreg_4/active_273_128# , \bitslice_7/scanreg_4/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_7/scanreg_4/active_40_128# , \bitslice_7/scanreg_4/active_471_129# , \bitslice_7/scanreg_4/active_343_61# );
tranif1 #1 ( \bitslice_7/scanreg_4/active_471_129# , \bitslice_7/scanreg_4/active_207_128# , Quotient[7] );
nmos #1 ( \bitslice_7/scanreg_4/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_7/scanreg_4/active_776_183# , gnd , \bitslice_7/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_4/active_814_183# , \bitslice_7/scanreg_4/active_776_183# , \bitslice_7/mux2_0/nReset );
tranif1 #1 ( \bitslice_7/scanreg_4/nQ , \bitslice_7/scanreg_4/active_814_183# , Quotient[7] );
tranif1 #1 ( \bitslice_7/scanreg_4/active_665_81# , \bitslice_7/scanreg_4/active_698_81# , \bitslice_7/mux2_0/Clock );
tranif1 #1 ( \bitslice_7/scanreg_4/active_698_81# , \bitslice_7/scanreg_4/active_738_81# , \bitslice_7/scanreg_4/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_4/active_738_81# , \bitslice_7/scanreg_4/active_776_81# , \bitslice_7/scanreg_4/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_4/active_776_81# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_4/active_852_81# , gnd , \bitslice_7/scanreg_4/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_4/active_717_492# , \bitslice_7/scanreg_4/active_852_81# , \bitslice_7/scanreg_4/active_40_128# );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_7/tiehigh_1/active_30_202# );
pulldown (weak0,weak1)( \bitslice_7/tiehigh_1/active_30_202# );
pmos #1 ( \bitslice_7/halfadder_0/active_88_60# , vdd , \bitslice_7/A1 );
pmos #1 ( \bitslice_7/halfadder_0/active_60_708# , vdd , \bitslice_7/1 );
tranif0 #1 ( \bitslice_7/halfadder_0/active_33_610# , \bitslice_7/S1 , \bitslice_7/halfadder_0/active_60_708# );
tranif0 #1 ( \bitslice_7/S1 , \bitslice_7/halfadder_0/active_33_610# , \bitslice_7/halfadder_0/active_88_60# );
pmos #1 ( \bitslice_7/halfadder_0/active_33_610# , vdd , \bitslice_7/A1 );
pmos #1 ( \bitslice_7/halfadder_0/active_33_610# , vdd , \bitslice_7/1 );
pmos #1 ( \bitslice_7/halfadder_0/active_70_525# , vdd , \bitslice_7/halfadder_0/active_60_708# );
pmos #1 ( Overflow , \bitslice_7/halfadder_0/active_70_525# , \bitslice_7/halfadder_0/active_88_60# );
nmos #1 ( Overflow , gnd , \bitslice_7/halfadder_0/active_60_708# );
nmos #1 ( Overflow , gnd , \bitslice_7/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_7/halfadder_0/active_70_166# , gnd , \bitslice_7/halfadder_0/active_60_708# );
nmos #1 ( \bitslice_7/S1 , \bitslice_7/halfadder_0/active_70_166# , \bitslice_7/halfadder_0/active_88_60# );
nmos #1 ( \bitslice_7/S1 , \bitslice_7/halfadder_0/active_155_166# , \bitslice_7/A1 );
nmos #1 ( \bitslice_7/halfadder_0/active_155_166# , gnd , \bitslice_7/1 );
nmos #1 ( \bitslice_7/halfadder_0/active_60_708# , gnd , \bitslice_7/1 );
nmos #1 ( \bitslice_7/halfadder_0/active_88_60# , gnd , \bitslice_7/A1 );
pmos #1 ( \bitslice_7/scanreg_3/active_141_169# , vdd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_3/active_660_758# , vdd , \bitslice_7/scanreg_3/active_645_290# );
pmos #1 ( \bitslice_7/scanreg_3/active_660_758# , vdd , \bitslice_7/mux2_0/Clock );
tranif0 #1 ( \bitslice_7/scanreg_3/active_39_668# , \bitslice_7/scanreg_3/active_40_128# , Remainder[7] );
tranif0 #1 ( \bitslice_7/scanreg_3/active_40_128# , \bitslice_7/scanreg_3/active_39_668# , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_3/active_39_668# , vdd , \bitslice_7/scanreg_3/active_141_169# );
pmos #1 ( \bitslice_7/scanreg_3/active_273_668# , vdd , \bitslice_7/mux2_1/Y );
pmos #1 ( \bitslice_7/scanreg_3/active_273_668# , vdd , LoadM );
tranif0 #1 ( \bitslice_7/scanreg_3/active_39_668# , \bitslice_7/scanreg_3/active_273_668# , \bitslice_7/scanreg_3/active_343_61# );
tranif0 #1 ( \bitslice_7/scanreg_3/active_273_668# , \bitslice_7/scanreg_3/active_39_668# , \bitslice_7/A1 );
nmos #1 ( \bitslice_7/scanreg_3/active_141_169# , gnd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_3/active_343_61# , vdd , LoadM );
pmos #1 ( \bitslice_7/scanreg_3/nQ , vdd , \bitslice_7/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_3/nQ , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_3/active_665_81# , vdd , \bitslice_7/mux2_0/Clock );
pmos #1 ( \bitslice_7/scanreg_3/active_665_81# , vdd , \bitslice_7/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_3/active_665_81# , vdd , \bitslice_7/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_3/active_665_81# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/A1 , vdd , \bitslice_7/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_7/A1 , vdd , \bitslice_7/scanreg_3/nQ );
pmos #1 ( \bitslice_7/scanreg_3/nQ , vdd , \bitslice_7/A1 );
pmos #1 ( \bitslice_7/scanreg_3/active_645_290# , vdd , \bitslice_7/scanreg_3/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_3/active_645_290# , vdd , \bitslice_7/scanreg_3/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_3/active_645_290# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_3/active_717_492# , vdd , \bitslice_7/scanreg_3/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_3/active_717_492# , vdd , \bitslice_7/scanreg_3/active_40_128# );
tranif1 #1 ( \bitslice_7/scanreg_3/active_645_290# , \bitslice_7/scanreg_3/active_738_290# , \bitslice_7/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_3/active_738_290# , \bitslice_7/scanreg_3/active_776_290# , \bitslice_7/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_3/active_776_290# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_3/active_852_290# , gnd , \bitslice_7/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_7/A1 , \bitslice_7/scanreg_3/active_852_290# , \bitslice_7/scanreg_3/nQ );
nmos #1 ( \bitslice_7/scanreg_3/active_662_183# , gnd , \bitslice_7/scanreg_3/active_645_290# );
nmos #1 ( \bitslice_7/scanreg_3/active_660_758# , \bitslice_7/scanreg_3/active_662_183# , \bitslice_7/mux2_0/Clock );
nmos #1 ( \bitslice_7/scanreg_3/active_40_128# , \bitslice_7/scanreg_3/active_75_128# , Remainder[7] );
nmos #1 ( \bitslice_7/scanreg_3/active_75_128# , gnd , \bitslice_7/mux2_0/Test );
nmos #1 ( \bitslice_7/scanreg_3/active_207_128# , gnd , \bitslice_7/scanreg_3/active_141_169# );
tranif1 #1 ( \bitslice_7/scanreg_3/active_207_128# , \bitslice_7/scanreg_3/active_273_128# , \bitslice_7/mux2_1/Y );
tranif1 #1 ( \bitslice_7/scanreg_3/active_273_128# , \bitslice_7/scanreg_3/active_40_128# , LoadM );
tranif1 #1 ( \bitslice_7/scanreg_3/active_40_128# , \bitslice_7/scanreg_3/active_471_129# , \bitslice_7/scanreg_3/active_343_61# );
tranif1 #1 ( \bitslice_7/scanreg_3/active_471_129# , \bitslice_7/scanreg_3/active_207_128# , \bitslice_7/A1 );
nmos #1 ( \bitslice_7/scanreg_3/active_343_61# , gnd , LoadM );
nmos #1 ( \bitslice_7/scanreg_3/active_776_183# , gnd , \bitslice_7/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_3/active_814_183# , \bitslice_7/scanreg_3/active_776_183# , \bitslice_7/mux2_0/nReset );
tranif1 #1 ( \bitslice_7/scanreg_3/nQ , \bitslice_7/scanreg_3/active_814_183# , \bitslice_7/A1 );
tranif1 #1 ( \bitslice_7/scanreg_3/active_665_81# , \bitslice_7/scanreg_3/active_698_81# , \bitslice_7/mux2_0/Clock );
tranif1 #1 ( \bitslice_7/scanreg_3/active_698_81# , \bitslice_7/scanreg_3/active_738_81# , \bitslice_7/scanreg_3/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_3/active_738_81# , \bitslice_7/scanreg_3/active_776_81# , \bitslice_7/scanreg_3/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_3/active_776_81# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_3/active_852_81# , gnd , \bitslice_7/scanreg_3/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_3/active_717_492# , \bitslice_7/scanreg_3/active_852_81# , \bitslice_7/scanreg_3/active_40_128# );
pullup (weak0,weak1)( \bitslice_7/tielow_1/active_43_669# );
nmos #1 ( \bitslice_7/mux2_1/I0 , gnd , \bitslice_7/tielow_1/active_43_669# );
pmos #1 ( \bitslice_7/mux2_1/active_141_77# , vdd , Increment );
pmos #1 ( \bitslice_7/mux2_1/Y , vdd , \bitslice_7/mux2_1/active_75_667# );
tranif0 #1 ( \bitslice_7/mux2_1/active_25_667# , \bitslice_7/mux2_1/active_75_667# , \bitslice_7/S1 );
tranif0 #1 ( \bitslice_7/mux2_1/active_75_667# , \bitslice_7/mux2_1/active_25_667# , Increment );
pmos #1 ( \bitslice_7/mux2_1/active_25_667# , vdd , \bitslice_7/mux2_1/active_141_77# );
pmos #1 ( \bitslice_7/mux2_1/active_25_667# , vdd , \bitslice_7/mux2_1/I0 );
nmos #1 ( \bitslice_7/mux2_1/active_75_135# , gnd , \bitslice_7/S1 );
nmos #1 ( \bitslice_7/mux2_1/active_75_667# , \bitslice_7/mux2_1/active_75_135# , Increment );
nmos #1 ( \bitslice_7/mux2_1/active_75_667# , \bitslice_7/mux2_1/active_207_135# , \bitslice_7/mux2_1/active_141_77# );
nmos #1 ( \bitslice_7/mux2_1/active_207_135# , gnd , \bitslice_7/mux2_1/I0 );
nmos #1 ( \bitslice_7/mux2_1/active_141_77# , gnd , Increment );
nmos #1 ( \bitslice_7/mux2_1/Y , gnd , \bitslice_7/mux2_1/active_75_667# );
pmos #1 ( \bitslice_7/scanreg_2/active_141_169# , vdd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_2/active_660_758# , vdd , \bitslice_7/scanreg_2/active_645_290# );
pmos #1 ( \bitslice_7/scanreg_2/active_660_758# , vdd , \bitslice_7/mux2_0/Clock );
tranif0 #1 ( \bitslice_7/scanreg_2/active_39_668# , \bitslice_7/scanreg_2/active_40_128# , \bitslice_7/A );
tranif0 #1 ( \bitslice_7/scanreg_2/active_40_128# , \bitslice_7/scanreg_2/active_39_668# , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_2/active_39_668# , vdd , \bitslice_7/scanreg_2/active_141_169# );
pmos #1 ( \bitslice_7/scanreg_2/active_273_668# , vdd , \bitslice_7/subOut );
pmos #1 ( \bitslice_7/scanreg_2/active_273_668# , vdd , LoadResult );
tranif0 #1 ( \bitslice_7/scanreg_2/active_39_668# , \bitslice_7/scanreg_2/active_273_668# , \bitslice_7/scanreg_2/active_343_61# );
tranif0 #1 ( \bitslice_7/scanreg_2/active_273_668# , \bitslice_7/scanreg_2/active_39_668# , Remainder[7] );
nmos #1 ( \bitslice_7/scanreg_2/active_141_169# , gnd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_2/active_343_61# , vdd , LoadResult );
pmos #1 ( \bitslice_7/scanreg_2/nQ , vdd , \bitslice_7/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_2/nQ , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_2/active_665_81# , vdd , \bitslice_7/mux2_0/Clock );
pmos #1 ( \bitslice_7/scanreg_2/active_665_81# , vdd , \bitslice_7/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_2/active_665_81# , vdd , \bitslice_7/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_2/active_665_81# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( Remainder[7] , vdd , \bitslice_7/scanreg_2/active_665_81# );
pmos #1 ( Remainder[7] , vdd , \bitslice_7/scanreg_2/nQ );
pmos #1 ( \bitslice_7/scanreg_2/nQ , vdd , Remainder[7] );
pmos #1 ( \bitslice_7/scanreg_2/active_645_290# , vdd , \bitslice_7/scanreg_2/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_2/active_645_290# , vdd , \bitslice_7/scanreg_2/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_2/active_645_290# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_2/active_717_492# , vdd , \bitslice_7/scanreg_2/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_2/active_717_492# , vdd , \bitslice_7/scanreg_2/active_40_128# );
tranif1 #1 ( \bitslice_7/scanreg_2/active_645_290# , \bitslice_7/scanreg_2/active_738_290# , \bitslice_7/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_2/active_738_290# , \bitslice_7/scanreg_2/active_776_290# , \bitslice_7/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_2/active_776_290# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_2/active_852_290# , gnd , \bitslice_7/scanreg_2/active_665_81# );
nmos #1 ( Remainder[7] , \bitslice_7/scanreg_2/active_852_290# , \bitslice_7/scanreg_2/nQ );
nmos #1 ( \bitslice_7/scanreg_2/active_662_183# , gnd , \bitslice_7/scanreg_2/active_645_290# );
nmos #1 ( \bitslice_7/scanreg_2/active_660_758# , \bitslice_7/scanreg_2/active_662_183# , \bitslice_7/mux2_0/Clock );
nmos #1 ( \bitslice_7/scanreg_2/active_40_128# , \bitslice_7/scanreg_2/active_75_128# , \bitslice_7/A );
nmos #1 ( \bitslice_7/scanreg_2/active_75_128# , gnd , \bitslice_7/mux2_0/Test );
nmos #1 ( \bitslice_7/scanreg_2/active_207_128# , gnd , \bitslice_7/scanreg_2/active_141_169# );
tranif1 #1 ( \bitslice_7/scanreg_2/active_207_128# , \bitslice_7/scanreg_2/active_273_128# , \bitslice_7/subOut );
tranif1 #1 ( \bitslice_7/scanreg_2/active_273_128# , \bitslice_7/scanreg_2/active_40_128# , LoadResult );
tranif1 #1 ( \bitslice_7/scanreg_2/active_40_128# , \bitslice_7/scanreg_2/active_471_129# , \bitslice_7/scanreg_2/active_343_61# );
tranif1 #1 ( \bitslice_7/scanreg_2/active_471_129# , \bitslice_7/scanreg_2/active_207_128# , Remainder[7] );
nmos #1 ( \bitslice_7/scanreg_2/active_343_61# , gnd , LoadResult );
nmos #1 ( \bitslice_7/scanreg_2/active_776_183# , gnd , \bitslice_7/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_2/active_814_183# , \bitslice_7/scanreg_2/active_776_183# , \bitslice_7/mux2_0/nReset );
tranif1 #1 ( \bitslice_7/scanreg_2/nQ , \bitslice_7/scanreg_2/active_814_183# , Remainder[7] );
tranif1 #1 ( \bitslice_7/scanreg_2/active_665_81# , \bitslice_7/scanreg_2/active_698_81# , \bitslice_7/mux2_0/Clock );
tranif1 #1 ( \bitslice_7/scanreg_2/active_698_81# , \bitslice_7/scanreg_2/active_738_81# , \bitslice_7/scanreg_2/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_2/active_738_81# , \bitslice_7/scanreg_2/active_776_81# , \bitslice_7/scanreg_2/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_2/active_776_81# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_2/active_852_81# , gnd , \bitslice_7/scanreg_2/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_2/active_717_492# , \bitslice_7/scanreg_2/active_852_81# , \bitslice_7/scanreg_2/active_40_128# );
pmos #1 ( \bitslice_7/trisbuf_3/active_101_758# , vdd , \bitslice_7/trisbuf_3/active_30_651# );
pmos #1 ( \bitslice_7/trisbuf_3/active_30_651# , vdd , EnableSub );
pmos #1 ( \bitslice_7/subOut , \bitslice_7/trisbuf_3/active_101_758# , \bitslice_7/trisbuf_3/active_139_59# );
pmos #1 ( \bitslice_7/trisbuf_3/active_139_59# , vdd , \bitslice_7/S );
nmos #1 ( \bitslice_7/trisbuf_3/active_63_144# , gnd , EnableSub );
nmos #1 ( \bitslice_7/trisbuf_3/active_30_651# , gnd , EnableSub );
nmos #1 ( \bitslice_7/subOut , \bitslice_7/trisbuf_3/active_63_144# , \bitslice_7/trisbuf_3/active_139_59# );
nmos #1 ( \bitslice_7/trisbuf_3/active_139_59# , gnd , \bitslice_7/S );
pmos #1 ( \bitslice_7/scanreg_1/active_141_169# , vdd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_1/active_660_758# , vdd , \bitslice_7/scanreg_1/active_645_290# );
pmos #1 ( \bitslice_7/scanreg_1/active_660_758# , vdd , \bitslice_7/mux2_0/Clock );
tranif0 #1 ( \bitslice_7/scanreg_1/active_39_668# , \bitslice_7/scanreg_1/active_40_128# , \bitslice_7/scanreg_0/Q );
tranif0 #1 ( \bitslice_7/scanreg_1/active_40_128# , \bitslice_7/scanreg_1/active_39_668# , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_1/active_39_668# , vdd , \bitslice_7/scanreg_1/active_141_169# );
pmos #1 ( \bitslice_7/scanreg_1/active_273_668# , vdd , \bitslice_7/subOut );
pmos #1 ( \bitslice_7/scanreg_1/active_273_668# , vdd , LoadA );
tranif0 #1 ( \bitslice_7/scanreg_1/active_39_668# , \bitslice_7/scanreg_1/active_273_668# , \bitslice_7/scanreg_1/active_343_61# );
tranif0 #1 ( \bitslice_7/scanreg_1/active_273_668# , \bitslice_7/scanreg_1/active_39_668# , \bitslice_7/A );
nmos #1 ( \bitslice_7/scanreg_1/active_141_169# , gnd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_1/active_343_61# , vdd , LoadA );
pmos #1 ( \bitslice_7/scanreg_1/nQ , vdd , \bitslice_7/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_1/nQ , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_1/active_665_81# , vdd , \bitslice_7/mux2_0/Clock );
pmos #1 ( \bitslice_7/scanreg_1/active_665_81# , vdd , \bitslice_7/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_1/active_665_81# , vdd , \bitslice_7/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_1/active_665_81# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/A , vdd , \bitslice_7/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_7/A , vdd , \bitslice_7/scanreg_1/nQ );
pmos #1 ( \bitslice_7/scanreg_1/nQ , vdd , \bitslice_7/A );
pmos #1 ( \bitslice_7/scanreg_1/active_645_290# , vdd , \bitslice_7/scanreg_1/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_1/active_645_290# , vdd , \bitslice_7/scanreg_1/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_1/active_645_290# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_1/active_717_492# , vdd , \bitslice_7/scanreg_1/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_1/active_717_492# , vdd , \bitslice_7/scanreg_1/active_40_128# );
tranif1 #1 ( \bitslice_7/scanreg_1/active_645_290# , \bitslice_7/scanreg_1/active_738_290# , \bitslice_7/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_1/active_738_290# , \bitslice_7/scanreg_1/active_776_290# , \bitslice_7/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_1/active_776_290# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_1/active_852_290# , gnd , \bitslice_7/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_7/A , \bitslice_7/scanreg_1/active_852_290# , \bitslice_7/scanreg_1/nQ );
nmos #1 ( \bitslice_7/scanreg_1/active_662_183# , gnd , \bitslice_7/scanreg_1/active_645_290# );
nmos #1 ( \bitslice_7/scanreg_1/active_660_758# , \bitslice_7/scanreg_1/active_662_183# , \bitslice_7/mux2_0/Clock );
nmos #1 ( \bitslice_7/scanreg_1/active_40_128# , \bitslice_7/scanreg_1/active_75_128# , \bitslice_7/scanreg_0/Q );
nmos #1 ( \bitslice_7/scanreg_1/active_75_128# , gnd , \bitslice_7/mux2_0/Test );
nmos #1 ( \bitslice_7/scanreg_1/active_207_128# , gnd , \bitslice_7/scanreg_1/active_141_169# );
tranif1 #1 ( \bitslice_7/scanreg_1/active_207_128# , \bitslice_7/scanreg_1/active_273_128# , \bitslice_7/subOut );
tranif1 #1 ( \bitslice_7/scanreg_1/active_273_128# , \bitslice_7/scanreg_1/active_40_128# , LoadA );
tranif1 #1 ( \bitslice_7/scanreg_1/active_40_128# , \bitslice_7/scanreg_1/active_471_129# , \bitslice_7/scanreg_1/active_343_61# );
tranif1 #1 ( \bitslice_7/scanreg_1/active_471_129# , \bitslice_7/scanreg_1/active_207_128# , \bitslice_7/A );
nmos #1 ( \bitslice_7/scanreg_1/active_343_61# , gnd , LoadA );
nmos #1 ( \bitslice_7/scanreg_1/active_776_183# , gnd , \bitslice_7/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_1/active_814_183# , \bitslice_7/scanreg_1/active_776_183# , \bitslice_7/mux2_0/nReset );
tranif1 #1 ( \bitslice_7/scanreg_1/nQ , \bitslice_7/scanreg_1/active_814_183# , \bitslice_7/A );
tranif1 #1 ( \bitslice_7/scanreg_1/active_665_81# , \bitslice_7/scanreg_1/active_698_81# , \bitslice_7/mux2_0/Clock );
tranif1 #1 ( \bitslice_7/scanreg_1/active_698_81# , \bitslice_7/scanreg_1/active_738_81# , \bitslice_7/scanreg_1/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_1/active_738_81# , \bitslice_7/scanreg_1/active_776_81# , \bitslice_7/scanreg_1/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_1/active_776_81# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_1/active_852_81# , gnd , \bitslice_7/scanreg_1/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_1/active_717_492# , \bitslice_7/scanreg_1/active_852_81# , \bitslice_7/scanreg_1/active_40_128# );
pmos #1 ( \bitslice_7/trisbuf_2/active_101_758# , vdd , \bitslice_7/trisbuf_2/active_30_651# );
pmos #1 ( \bitslice_7/trisbuf_2/active_30_651# , vdd , EnableOp1 );
pmos #1 ( \bitslice_7/subOut , \bitslice_7/trisbuf_2/active_101_758# , \bitslice_7/trisbuf_2/active_139_59# );
pmos #1 ( \bitslice_7/trisbuf_2/active_139_59# , vdd , Operand1[7] );
nmos #1 ( \bitslice_7/trisbuf_2/active_63_144# , gnd , EnableOp1 );
nmos #1 ( \bitslice_7/trisbuf_2/active_30_651# , gnd , EnableOp1 );
nmos #1 ( \bitslice_7/subOut , \bitslice_7/trisbuf_2/active_63_144# , \bitslice_7/trisbuf_2/active_139_59# );
nmos #1 ( \bitslice_7/trisbuf_2/active_139_59# , gnd , Operand1[7] );
pmos #1 ( \bitslice_0/1 , vdd , \bitslice_7/tiehigh_0/active_30_202# );
pulldown (weak0,weak1)( \bitslice_7/tiehigh_0/active_30_202# );
pmos #1 ( \bitslice_7/fulladder_0/active_43_745# , vdd , \bitslice_7/A );
pmos #1 ( \bitslice_7/fulladder_0/active_43_745# , vdd , \bitslice_7/B );
pmos #1 ( \bitslice_7/fulladder_0/active_43_745# , vdd , \bitslice_7/nB0 );
tranif0 #1 ( \bitslice_7/fulladder_0/active_43_745# , \bitslice_7/fulladder_0/active_117_134# , \bitslice_7/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_7/fulladder_0/active_43_682# , vdd , \bitslice_7/A );
pmos #1 ( \bitslice_7/fulladder_0/active_79_682# , \bitslice_7/fulladder_0/active_43_682# , \bitslice_7/B );
tranif0 #1 ( \bitslice_7/fulladder_0/active_79_682# , \bitslice_7/fulladder_0/active_117_134# , \bitslice_7/nB0 );
pmos #1 ( \bitslice_7/fulladder_0/active_43_619# , vdd , \bitslice_7/A );
pmos #1 ( \bitslice_7/fulladder_0/active_79_191# , \bitslice_7/fulladder_0/active_43_619# , \bitslice_7/B );
pmos #1 ( \bitslice_7/S , vdd , \bitslice_7/fulladder_0/active_117_134# );
pmos #1 ( nBorrow , vdd , \bitslice_7/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_7/fulladder_0/active_10_553# , vdd , \bitslice_7/A );
pmos #1 ( \bitslice_7/fulladder_0/active_10_553# , vdd , \bitslice_7/B );
tranif0 #1 ( \bitslice_7/fulladder_0/active_10_553# , \bitslice_7/fulladder_0/active_79_191# , \bitslice_7/nB0 );
nmos #1 ( \bitslice_7/fulladder_0/active_10_255# , gnd , \bitslice_7/A );
nmos #1 ( \bitslice_7/fulladder_0/active_10_255# , gnd , \bitslice_7/B );
tranif1 #1 ( \bitslice_7/fulladder_0/active_10_255# , \bitslice_7/fulladder_0/active_79_191# , \bitslice_7/nB0 );
nmos #1 ( \bitslice_7/fulladder_0/active_43_191# , gnd , \bitslice_7/A );
nmos #1 ( \bitslice_7/fulladder_0/active_79_191# , \bitslice_7/fulladder_0/active_43_191# , \bitslice_7/B );
nmos #1 ( nBorrow , gnd , \bitslice_7/fulladder_0/active_79_191# );
nmos #1 ( \bitslice_7/fulladder_0/active_43_134# , gnd , \bitslice_7/A );
nmos #1 ( \bitslice_7/fulladder_0/active_79_134# , \bitslice_7/fulladder_0/active_43_134# , \bitslice_7/B );
tranif1 #1 ( \bitslice_7/fulladder_0/active_79_134# , \bitslice_7/fulladder_0/active_117_134# , \bitslice_7/nB0 );
nmos #1 ( \bitslice_7/S , gnd , \bitslice_7/fulladder_0/active_117_134# );
nmos #1 ( \bitslice_7/fulladder_0/active_43_68# , gnd , \bitslice_7/A );
nmos #1 ( \bitslice_7/fulladder_0/active_43_68# , gnd , \bitslice_7/B );
nmos #1 ( \bitslice_7/fulladder_0/active_43_68# , gnd , \bitslice_7/nB0 );
tranif1 #1 ( \bitslice_7/fulladder_0/active_43_68# , \bitslice_7/fulladder_0/active_117_134# , \bitslice_7/fulladder_0/active_79_191# );
pmos #1 ( \bitslice_7/scanreg_0/active_141_169# , vdd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_0/active_660_758# , vdd , \bitslice_7/scanreg_0/active_645_290# );
pmos #1 ( \bitslice_7/scanreg_0/active_660_758# , vdd , \bitslice_7/mux2_0/Clock );
tranif0 #1 ( \bitslice_7/scanreg_0/active_39_668# , \bitslice_7/scanreg_0/active_40_128# , \bitslice_7/SDI );
tranif0 #1 ( \bitslice_7/scanreg_0/active_40_128# , \bitslice_7/scanreg_0/active_39_668# , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_0/active_39_668# , vdd , \bitslice_7/scanreg_0/active_141_169# );
pmos #1 ( \bitslice_7/scanreg_0/active_273_668# , vdd , \bitslice_7/mux2_0/Y );
pmos #1 ( \bitslice_7/scanreg_0/active_273_668# , vdd , LoadB );
tranif0 #1 ( \bitslice_7/scanreg_0/active_39_668# , \bitslice_7/scanreg_0/active_273_668# , \bitslice_7/scanreg_0/active_343_61# );
tranif0 #1 ( \bitslice_7/scanreg_0/active_273_668# , \bitslice_7/scanreg_0/active_39_668# , \bitslice_7/scanreg_0/Q );
nmos #1 ( \bitslice_7/scanreg_0/active_141_169# , gnd , \bitslice_7/mux2_0/Test );
pmos #1 ( \bitslice_7/scanreg_0/active_343_61# , vdd , LoadB );
pmos #1 ( \bitslice_7/B , vdd , \bitslice_7/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_7/B , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_0/active_665_81# , vdd , \bitslice_7/mux2_0/Clock );
pmos #1 ( \bitslice_7/scanreg_0/active_665_81# , vdd , \bitslice_7/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_0/active_665_81# , vdd , \bitslice_7/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_0/active_665_81# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_0/Q , vdd , \bitslice_7/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_0/Q , vdd , \bitslice_7/B );
pmos #1 ( \bitslice_7/B , vdd , \bitslice_7/scanreg_0/Q );
pmos #1 ( \bitslice_7/scanreg_0/active_645_290# , vdd , \bitslice_7/scanreg_0/active_717_492# );
pmos #1 ( \bitslice_7/scanreg_0/active_645_290# , vdd , \bitslice_7/scanreg_0/active_660_758# );
pmos #1 ( \bitslice_7/scanreg_0/active_645_290# , vdd , \bitslice_7/mux2_0/nReset );
pmos #1 ( \bitslice_7/scanreg_0/active_717_492# , vdd , \bitslice_7/scanreg_0/active_665_81# );
pmos #1 ( \bitslice_7/scanreg_0/active_717_492# , vdd , \bitslice_7/scanreg_0/active_40_128# );
tranif1 #1 ( \bitslice_7/scanreg_0/active_645_290# , \bitslice_7/scanreg_0/active_738_290# , \bitslice_7/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_0/active_738_290# , \bitslice_7/scanreg_0/active_776_290# , \bitslice_7/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_0/active_776_290# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_0/active_852_290# , gnd , \bitslice_7/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_0/Q , \bitslice_7/scanreg_0/active_852_290# , \bitslice_7/B );
nmos #1 ( \bitslice_7/scanreg_0/active_662_183# , gnd , \bitslice_7/scanreg_0/active_645_290# );
nmos #1 ( \bitslice_7/scanreg_0/active_660_758# , \bitslice_7/scanreg_0/active_662_183# , \bitslice_7/mux2_0/Clock );
nmos #1 ( \bitslice_7/scanreg_0/active_40_128# , \bitslice_7/scanreg_0/active_75_128# , \bitslice_7/SDI );
nmos #1 ( \bitslice_7/scanreg_0/active_75_128# , gnd , \bitslice_7/mux2_0/Test );
nmos #1 ( \bitslice_7/scanreg_0/active_207_128# , gnd , \bitslice_7/scanreg_0/active_141_169# );
tranif1 #1 ( \bitslice_7/scanreg_0/active_207_128# , \bitslice_7/scanreg_0/active_273_128# , \bitslice_7/mux2_0/Y );
tranif1 #1 ( \bitslice_7/scanreg_0/active_273_128# , \bitslice_7/scanreg_0/active_40_128# , LoadB );
tranif1 #1 ( \bitslice_7/scanreg_0/active_40_128# , \bitslice_7/scanreg_0/active_471_129# , \bitslice_7/scanreg_0/active_343_61# );
tranif1 #1 ( \bitslice_7/scanreg_0/active_471_129# , \bitslice_7/scanreg_0/active_207_128# , \bitslice_7/scanreg_0/Q );
nmos #1 ( \bitslice_7/scanreg_0/active_343_61# , gnd , LoadB );
nmos #1 ( \bitslice_7/scanreg_0/active_776_183# , gnd , \bitslice_7/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_0/active_814_183# , \bitslice_7/scanreg_0/active_776_183# , \bitslice_7/mux2_0/nReset );
tranif1 #1 ( \bitslice_7/B , \bitslice_7/scanreg_0/active_814_183# , \bitslice_7/scanreg_0/Q );
tranif1 #1 ( \bitslice_7/scanreg_0/active_665_81# , \bitslice_7/scanreg_0/active_698_81# , \bitslice_7/mux2_0/Clock );
tranif1 #1 ( \bitslice_7/scanreg_0/active_698_81# , \bitslice_7/scanreg_0/active_738_81# , \bitslice_7/scanreg_0/active_717_492# );
nmos #1 ( \bitslice_7/scanreg_0/active_738_81# , \bitslice_7/scanreg_0/active_776_81# , \bitslice_7/scanreg_0/active_660_758# );
nmos #1 ( \bitslice_7/scanreg_0/active_776_81# , gnd , \bitslice_7/mux2_0/nReset );
nmos #1 ( \bitslice_7/scanreg_0/active_852_81# , gnd , \bitslice_7/scanreg_0/active_665_81# );
nmos #1 ( \bitslice_7/scanreg_0/active_717_492# , \bitslice_7/scanreg_0/active_852_81# , \bitslice_7/scanreg_0/active_40_128# );
pmos #1 ( \bitslice_7/mux2_0/active_141_77# , vdd , EnableZero );
pmos #1 ( \bitslice_7/mux2_0/Y , vdd , \bitslice_7/mux2_0/active_75_667# );
tranif0 #1 ( \bitslice_7/mux2_0/active_25_667# , \bitslice_7/mux2_0/active_75_667# , \bitslice_7/mux2_0/I1 );
tranif0 #1 ( \bitslice_7/mux2_0/active_75_667# , \bitslice_7/mux2_0/active_25_667# , EnableZero );
pmos #1 ( \bitslice_7/mux2_0/active_25_667# , vdd , \bitslice_7/mux2_0/active_141_77# );
pmos #1 ( \bitslice_7/mux2_0/active_25_667# , vdd , \bitslice_7/mux2_0/I0 );
nmos #1 ( \bitslice_7/mux2_0/active_75_135# , gnd , \bitslice_7/mux2_0/I1 );
nmos #1 ( \bitslice_7/mux2_0/active_75_667# , \bitslice_7/mux2_0/active_75_135# , EnableZero );
nmos #1 ( \bitslice_7/mux2_0/active_75_667# , \bitslice_7/mux2_0/active_207_135# , \bitslice_7/mux2_0/active_141_77# );
nmos #1 ( \bitslice_7/mux2_0/active_207_135# , gnd , \bitslice_7/mux2_0/I0 );
nmos #1 ( \bitslice_7/mux2_0/active_141_77# , gnd , EnableZero );
nmos #1 ( \bitslice_7/mux2_0/Y , gnd , \bitslice_7/mux2_0/active_75_667# );
pullup (weak0,weak1)( \bitslice_7/tielow_0/active_43_669# );
nmos #1 ( \bitslice_7/trisbuf_1/A , gnd , \bitslice_7/tielow_0/active_43_669# );
pmos #1 ( \bitslice_7/trisbuf_1/active_101_758# , vdd , \bitslice_7/trisbuf_1/active_30_651# );
pmos #1 ( \bitslice_7/trisbuf_1/active_30_651# , vdd , EnableZero );
pmos #1 ( \bitslice_7/mux2_0/I1 , \bitslice_7/trisbuf_1/active_101_758# , \bitslice_7/trisbuf_1/active_139_59# );
pmos #1 ( \bitslice_7/trisbuf_1/active_139_59# , vdd , \bitslice_7/trisbuf_1/A );
nmos #1 ( \bitslice_7/trisbuf_1/active_63_144# , gnd , EnableZero );
nmos #1 ( \bitslice_7/trisbuf_1/active_30_651# , gnd , EnableZero );
nmos #1 ( \bitslice_7/mux2_0/I1 , \bitslice_7/trisbuf_1/active_63_144# , \bitslice_7/trisbuf_1/active_139_59# );
nmos #1 ( \bitslice_7/trisbuf_1/active_139_59# , gnd , \bitslice_7/trisbuf_1/A );
pmos #1 ( \bitslice_7/trisbuf_0/active_101_758# , vdd , \bitslice_7/trisbuf_0/active_30_651# );
pmos #1 ( \bitslice_7/trisbuf_0/active_30_651# , vdd , EnableOp2 );
pmos #1 ( \bitslice_7/mux2_0/I0 , \bitslice_7/trisbuf_0/active_101_758# , \bitslice_7/trisbuf_0/active_139_59# );
pmos #1 ( \bitslice_7/trisbuf_0/active_139_59# , vdd , Operand2[7] );
nmos #1 ( \bitslice_7/trisbuf_0/active_63_144# , gnd , EnableOp2 );
nmos #1 ( \bitslice_7/trisbuf_0/active_30_651# , gnd , EnableOp2 );
nmos #1 ( \bitslice_7/mux2_0/I0 , \bitslice_7/trisbuf_0/active_63_144# , \bitslice_7/trisbuf_0/active_139_59# );
nmos #1 ( \bitslice_7/trisbuf_0/active_139_59# , gnd , Operand2[7] );
pmos #1 ( SDO , vdd , \bitslice_7/leftbuf_0/nSDO );
pmos #1 ( \bitslice_7/leftbuf_0/active_423_59# , vdd , nReset );
pmos #1 ( \bitslice_7/leftbuf_0/active_494_59# , vdd , \bitslice_7/leftbuf_0/active_423_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_566_59# , vdd , \bitslice_7/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_566_59# , vdd , \bitslice_7/leftbuf_0/active_494_59# );
pmos #1 ( \bitslice_7/mux2_0/nReset , vdd , \bitslice_7/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_7/mux2_0/nReset , vdd , \bitslice_7/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_7/mux2_0/nReset , vdd , \bitslice_7/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_819_59# , vdd , Clock );
nmos #1 ( SDO , gnd , \bitslice_7/leftbuf_0/nSDO );
nmos #1 ( \bitslice_7/leftbuf_0/active_423_59# , gnd , nReset );
nmos #1 ( \bitslice_7/leftbuf_0/active_494_59# , gnd , \bitslice_7/leftbuf_0/active_423_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_566_59# , gnd , \bitslice_7/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_566_59# , gnd , \bitslice_7/leftbuf_0/active_494_59# );
nmos #1 ( \bitslice_7/mux2_0/nReset , gnd , \bitslice_7/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_7/mux2_0/nReset , gnd , \bitslice_7/leftbuf_0/active_566_59# );
nmos #1 ( \bitslice_7/mux2_0/nReset , gnd , \bitslice_7/leftbuf_0/active_566_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_890_59# , vdd , \bitslice_7/leftbuf_0/active_819_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_972_59# , vdd , \bitslice_7/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_972_59# , vdd , \bitslice_7/leftbuf_0/active_890_59# );
pmos #1 ( \bitslice_7/mux2_0/Clock , vdd , \bitslice_7/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_7/mux2_0/Clock , vdd , \bitslice_7/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_7/mux2_0/Clock , vdd , \bitslice_7/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_1248_61# , vdd , Test );
nmos #1 ( \bitslice_7/leftbuf_0/active_819_59# , gnd , Clock );
nmos #1 ( \bitslice_7/leftbuf_0/active_890_59# , gnd , \bitslice_7/leftbuf_0/active_819_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_972_59# , gnd , \bitslice_7/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_972_59# , gnd , \bitslice_7/leftbuf_0/active_890_59# );
nmos #1 ( \bitslice_7/mux2_0/Clock , gnd , \bitslice_7/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_7/mux2_0/Clock , gnd , \bitslice_7/leftbuf_0/active_972_59# );
nmos #1 ( \bitslice_7/mux2_0/Clock , gnd , \bitslice_7/leftbuf_0/active_972_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_1319_59# , vdd , \bitslice_7/leftbuf_0/active_1248_61# );
pmos #1 ( \bitslice_7/leftbuf_0/active_1401_59# , vdd , \bitslice_7/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_7/leftbuf_0/active_1401_59# , vdd , \bitslice_7/leftbuf_0/active_1319_59# );
pmos #1 ( \bitslice_7/mux2_0/Test , vdd , \bitslice_7/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_7/mux2_0/Test , vdd , \bitslice_7/leftbuf_0/active_1401_59# );
pmos #1 ( \bitslice_7/mux2_0/Test , vdd , \bitslice_7/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_1248_61# , gnd , Test );
nmos #1 ( \bitslice_7/leftbuf_0/active_1319_59# , gnd , \bitslice_7/leftbuf_0/active_1248_61# );
nmos #1 ( \bitslice_7/leftbuf_0/active_1401_59# , gnd , \bitslice_7/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_7/leftbuf_0/active_1401_59# , gnd , \bitslice_7/leftbuf_0/active_1319_59# );
nmos #1 ( \bitslice_7/mux2_0/Test , gnd , \bitslice_7/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_7/mux2_0/Test , gnd , \bitslice_7/leftbuf_0/active_1401_59# );
nmos #1 ( \bitslice_7/mux2_0/Test , gnd , \bitslice_7/leftbuf_0/active_1401_59# );
