##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockPWM
		4.2::Critical Path Report for ClockPWM_1
		4.3::Critical Path Report for Clock_100kHz
		4.4::Critical Path Report for Clock_10kHz
		4.5::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_100kHz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_10kHz:R)
		5.3::Critical Path Report for (Clock_100kHz:R vs. Clock_100kHz:R)
		5.4::Critical Path Report for (Clock_10kHz:R vs. Clock_10kHz:R)
		5.5::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
		5.6::Critical Path Report for (ClockPWM_1:R vs. ClockPWM_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_SAR_1_theACLK                  | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz   | 
Clock: ClockPWM                           | Frequency: 88.89 MHz  | Target: 0.05 MHz   | 
Clock: ClockPWM_1                         | Frequency: 90.47 MHz  | Target: 0.05 MHz   | 
Clock: Clock_100kHz                       | Frequency: 46.59 MHz  | Target: 0.10 MHz   | 
Clock: Clock_10kHz                        | Frequency: 62.69 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                          | Frequency: 48.30 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)          | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockPWM      ClockPWM       2e+007           19988750    N/A              N/A         N/A              N/A         N/A              N/A         
ClockPWM_1    ClockPWM_1     2e+007           19988947    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_100kHz  Clock_100kHz   1e+007           9978535     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_10kHz   Clock_10kHz    1e+007           9984050     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_100kHz   41666.7          20963       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_10kHz    41666.7          26198       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SensorOut(0)_PAD  31053         Clock_100kHz:R    


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
PwmPIN1(0)_PAD    23164         ClockPWM:R                   
PwmPIN2(0)_PAD    22466         ClockPWM_1:R                 
SCL_1(0)_PAD:out  25374         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25192         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockPWM
**************************************
Clock: ClockPWM
Frequency: 88.89 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                         -500
----------------------------------------------   -------- 
End-of-path required time (ps)                   19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  19988750  RISE       1
\PWM1:PWMUDB:status_2\/main_1          macrocell1      2789   5079  19988750  RISE       1
\PWM1:PWMUDB:status_2\/q               macrocell1      3350   8429  19988750  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockPWM_1
****************************************
Clock: ClockPWM_1
Frequency: 90.47 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19988947  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell7      2598   4888  19988947  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell7      3350   8238  19988947  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10553  19988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_100kHz
******************************************
Clock: Clock_100kHz
Frequency: 46.59 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9978535p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17235
-------------------------------------   ----- 
End-of-path arrival time (ps)           17235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell2   1240   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell3      0   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell3   2270   3510  9978535  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell2      2569   6079  9978535  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   9429  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  12105  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  17235  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  17235  9978535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_10kHz
*****************************************
Clock: Clock_10kHz
Frequency: 62.69 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3090   6590  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11720  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11720  9984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0             controlcell2    2050   2050  20963  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell2      3268   5318  20963  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   8668  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  11344  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  16474  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  16474  20963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_100kHz:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0             controlcell2    2050   2050  20963  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell2      3268   5318  20963  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   8668  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  11344  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  16474  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  16474  20963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_10kHz:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26198p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0       controlcell2    2050   2050  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4059   6109  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11239  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11239  26198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (Clock_100kHz:R vs. Clock_100kHz:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9978535p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17235
-------------------------------------   ----- 
End-of-path arrival time (ps)           17235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell2   1240   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell3      0   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell3   2270   3510  9978535  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell2      2569   6079  9978535  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   9429  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  12105  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  17235  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  17235  9978535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_10kHz:R vs. Clock_10kHz:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3090   6590  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11720  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11720  9984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                         -500
----------------------------------------------   -------- 
End-of-path required time (ps)                   19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  19988750  RISE       1
\PWM1:PWMUDB:status_2\/main_1          macrocell1      2789   5079  19988750  RISE       1
\PWM1:PWMUDB:status_2\/q               macrocell1      3350   8429  19988750  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1


5.6::Critical Path Report for (ClockPWM_1:R vs. ClockPWM_1:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19988947  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell7      2598   4888  19988947  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell7      3350   8238  19988947  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10553  19988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0             controlcell2    2050   2050  20963  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell2      3268   5318  20963  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   8668  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  11344  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  16474  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  16474  20963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24112p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Setup time                                            -6190
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0             controlcell2    2050   2050  20963  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell2      3268   5318  20963  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   8668  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell3   2697  11365  24112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24133p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Setup time                                            -6190
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11344
-------------------------------------   ----- 
End-of-path arrival time (ps)           11344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0             controlcell2    2050   2050  20963  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell2      3268   5318  20963  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell2      3350   8668  20963  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   2676  11344  24133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26198p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0       controlcell2    2050   2050  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4059   6109  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11239  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11239  26198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28556p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0       controlcell2    2050   2050  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   5000   7050  28556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29498p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0       controlcell2    2050   2050  26198  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4059   6109  29498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 32839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26198  RISE       1
\Timer:TimerUDB:timer_enable\/main_0   macrocell17    3268   5318  32839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 32839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26198  RISE       1
\Timer:TimerUDB:trig_disable\/main_0   macrocell18    3268   5318  32839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34059p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_10kHz:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26198  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/reset   statusicell3   5557   7607  34059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36343p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_100kHz:R#2)   41667
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0      controlcell2   2050   2050  20963  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   3273   5323  36343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9984424p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -6190
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9386
-------------------------------------   ---- 
End-of-path arrival time (ps)           9386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell15     1250   1250  9981255  RISE       1
\Counter:CounterUDB:count_enable\/main_1          macrocell5      2225   3475  9981255  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell5      3350   6825  9981255  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell3   2561   9386  9984424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9984425p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -6190
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell15     1250   1250  9981255  RISE       1
\Counter:CounterUDB:count_enable\/main_1          macrocell5      2225   3475  9981255  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell5      3350   6825  9981255  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell2   2560   9385  9984425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9987231p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell6      3105   6605  9987231  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell6      3350   9955  9987231  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2314  12269  9987231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9987350p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3090   6590  9987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9987472p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2968   6468  9987472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell2   1600   1600  9987482  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell3      0   1600  9987482  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell3   2270   3870  9987482  RISE       1
\Counter:CounterUDB:status_0\/main_0             macrocell3      2547   6417  9987482  RISE       1
\Counter:CounterUDB:status_0\/q                  macrocell3      3350   9767  9987482  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2251  12018  9987482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell2   1240   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell3      0   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell3   2270   3510  9978535  RISE       1
\Counter:CounterUDB:status_2\/main_0             macrocell4      2572   6082  9987813  RISE       1
\Counter:CounterUDB:status_2\/q                  macrocell4      3350   9432  9987813  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2255  11687  9987813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9988995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:timer_enable\/main_4      macrocell17     3995   7495  9988995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9988995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  9984050  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  9984050  RISE       1
\Timer:TimerUDB:trig_disable\/main_3      macrocell18     3995   7495  9988995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9989196p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell17     1250   1250  9985896  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3494   4744  9989196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9989197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:timer_enable\/q             macrocell17     1250   1250  9985896  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   3493   4743  9989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 9990079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell2   1600   1600  9987482  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell3      0   1600  9987482  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell3   2270   3870  9987482  RISE       1
\Counter:CounterUDB:prevCompare\/main_0          macrocell14     2541   6411  9990079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCompare\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9990408p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell2   1240   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell3      0   1240  9978535  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell3   2270   3510  9978535  RISE       1
\Counter:CounterUDB:overflow_reg_i\/main_0       macrocell13     2572   6082  9990408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9992007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_100kHz:R#1 vs. Clock_100kHz:R#2)   10000000
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                            9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell2    760    760  9992007  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell3      0    760  9992007  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell3   2740   3500  9992007  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    3993   7493  9992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell16   1250   1250  9990299  RISE       1
\Timer:TimerUDB:timer_enable\/main_3  macrocell17   3177   4427  9992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell16   1250   1250  9990299  RISE       1
\Timer:TimerUDB:trig_disable\/main_2  macrocell18   3177   4427  9992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992064p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  9992064  RISE       1
\Timer:TimerUDB:timer_enable\/main_1                 macrocell17    3216   4426  9992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell17   1250   1250  9985896  RISE       1
\Timer:TimerUDB:timer_enable\/main_2  macrocell17   2535   3785  9992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell17   1250   1250  9985896  RISE       1
\Timer:TimerUDB:trig_disable\/main_1  macrocell18   2535   3785  9992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer:TimerUDB:run_mode\/clock_0
Path slack     : 9992954p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  9992064  RISE       1
\Timer:TimerUDB:run_mode\/main_0                     macrocell16    2326   3536  9992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9993011p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell18   1250   1250  9993011  RISE       1
\Timer:TimerUDB:timer_enable\/main_5  macrocell17   2229   3479  9993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9993011p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_10kHz:R#1 vs. Clock_10kHz:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell18   1250   1250  9993011  RISE       1
\Timer:TimerUDB:trig_disable\/main_4  macrocell18   2229   3479  9993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                         -500
----------------------------------------------   -------- 
End-of-path required time (ps)                   19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  19988750  RISE       1
\PWM1:PWMUDB:status_2\/main_1          macrocell1      2789   5079  19988750  RISE       1
\PWM1:PWMUDB:status_2\/q               macrocell1      3350   8429  19988750  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988851p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -6060
----------------------------------------------   -------- 
End-of-path required time (ps)                   19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  19988750  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2799   5089  19988851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19988947  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell7      2598   4888  19988947  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell7      3350   8238  19988947  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  10553  19988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  19988947  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2579   4869  19989071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989554p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q        macrocell19     1250   1250  19989457  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3136   4386  19989554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : \PWM1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19990107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -6060
----------------------------------------------   -------- 
End-of-path required time (ps)                   19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q        macrocell9      1250   1250  19990002  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2583   3833  19990107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_420/main_1
Capture Clock  : Net_420/clock_0
Path slack     : 19990416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19990416  RISE       1
Net_420/main_1                       macrocell12     3564   6074  19990416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_467/main_1
Capture Clock  : Net_467/clock_0
Path slack     : 19990461p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19990461  RISE       1
Net_467/main_1                       macrocell22     3519   6029  19990461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM1:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19990416  RISE       1
\PWM1:PWMUDB:prevCompare1\/main_0    macrocell10     2949   5459  19991031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 19991040p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19990416  RISE       1
\PWM1:PWMUDB:status_0\/main_1        macrocell11     2940   5450  19991040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_467/main_0
Capture Clock  : Net_467/clock_0
Path slack     : 19991355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell19   1250   1250  19989457  RISE       1
Net_467/main_0                  macrocell22   3885   5135  19991355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991373p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19990461  RISE       1
\PWM2:PWMUDB:prevCompare1\/main_0    macrocell20     2607   5117  19991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 19991387p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell6       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19990461  RISE       1
\PWM2:PWMUDB:status_0\/main_1        macrocell21     2593   5103  19991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : Net_420/main_0
Capture Clock  : Net_420/clock_0
Path slack     : 19991751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  19990002  RISE       1
Net_420/main_0                  macrocell12   3489   4739  19991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:prevCompare1\/q
Path End       : \PWM1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 19992921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  19992921  RISE       1
\PWM1:PWMUDB:status_0\/main_0  macrocell11   2319   3569  19992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992937p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk1:ctrlreg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  19992937  RISE       1
\PWM2:PWMUDB:runmode_enable\/main_0      macrocell19    2343   3553  19992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare1\/q
Path End       : \PWM2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:prevCompare1\/q   macrocell20   1250   1250  19992944  RISE       1
\PWM2:PWMUDB:status_0\/main_0  macrocell21   2296   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM1:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  19992954  RISE       1
\PWM1:PWMUDB:runmode_enable\/main_0      macrocell9     2326   3536  19992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:status_0\/q
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   20000000
- Setup time                                         -500
----------------------------------------------   -------- 
End-of-path required time (ps)                   19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM1:PWMUDB:status_0\/q               macrocell11    1250   1250  19995927  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  19995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_0\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (ClockPWM_1:R#1 vs. ClockPWM_1:R#2)   20000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM2:PWMUDB:status_0\/q               macrocell21    1250   1250  19995942  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2308   3558  19995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

