{"Source Block": ["oh/elink/hdl/etx_io.v@194:208@HdlStmProcess", "       tx_double[63:0] <= {data[31:0],srcaddr[31:0]};\n   \n   //#############################\n   //# SELECTING DATA FOR TRANSMIT\n   //#############################  \n   always @ (posedge tx_lclk_io)\n     begin\n\ttx_state_reg[2:0] <= tx_state[2:0];\n\ttx_frame          <= (|tx_state_reg[2:0]); \n     end        \n   \n   always @ (posedge tx_lclk_io)\n     case(tx_state_reg[2:0])\n       //Cycle1\n       3'b001: tx_data16[15:0]  <= tx_double[47:32];       \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[199, "   always @ (posedge tx_lclk_io)\n"], [200, "     begin\n"], [201, "\ttx_state_reg[2:0] <= tx_state[2:0];\n"], [202, "\ttx_frame          <= (|tx_state_reg[2:0]); \n"], [203, "     end        \n"]], "Add": [[203, "   dsync sync_rd (\n"], [203, "\t\t.dout\t\t\t(tx_rd_wait),\n"], [203, "\t\t.clk\t\t\t(tx_lclk_io),\n"], [203, "\t\t.din\t\t\t(tx_rd_wait_async));\n"]]}}