@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance build_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT532 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5342:6:5342:11|Found signal identified as System clock which controls 25 sequential elements including ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk4\.b9_ibScJX_E2.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":152:4:152:9|Found inferred clock build_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 796 sequential elements including led_igloo_0.dac_count[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":215:0:215:5|Found inferred clock build_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 471 sequential elements including led_igloo_0.temp3_csn. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb_hpms\build_sb_hpms.v":208:0:208:13|Found inferred clock build_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 54 sequential elements including build_sb_0.build_sb_HPMS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MO111 :|Tristate driver out2_t on net out2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver BW_36_t on net BW_36 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dac1_sleep_t on net dac1_sleep has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[0] on net fl_a[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[1] on net fl_a[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[2] on net fl_a[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[3] on net fl_a[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[4] on net fl_a[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[5] on net fl_a[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[6] on net fl_a[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[7] on net fl_a[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[8] on net fl_a[8] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[9] on net fl_a[9] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[10] on net fl_a[10] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[11] on net fl_a[11] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[12] on net fl_a[12] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[13] on net fl_a[13] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[14] on net fl_a[14] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[15] on net fl_a[15] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[16] on net fl_a[16] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[17] on net fl_a[17] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[18] on net fl_a[18] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[19] on net fl_a[19] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[20] on net fl_a[20] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[21] on net fl_a[21] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[22] on net fl_a[22] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[23] on net fl_a[23] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[24] on net fl_a[24] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[25] on net fl_a[25] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_byten_t on net fl_byten has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_cen_t on net fl_cen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[0] on net fl_dq[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[1] on net fl_dq[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[2] on net fl_dq[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[3] on net fl_dq[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[4] on net fl_dq[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[5] on net fl_dq[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[6] on net fl_dq[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[7] on net fl_dq[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_oen_t on net fl_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_resetn_t on net fl_resetn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_ryby_t on net fl_ryby has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wen_t on net fl_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wpn_t on net fl_wpn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs1n_t on net sr_cs1n has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs2_t on net sr_cs2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_lbn_t on net sr_lbn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_oen_t on net sr_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_ubn_t on net sr_ubn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_wen_t on net sr_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n1_t on net clk_out_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n2_t on net clk_out_n2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver CSN_n1_t on net CSN_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_IDLE_t on net GPS1_IDLE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_PGM_t on net GPS1_PGM has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SCLK_t on net GPS1_SCLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SDATA_t on net GPS1_SDATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SHDN_t on net GPS1_SHDN has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CE_t on net REF_CE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CLK_t on net REF_CLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_DATA_t on net REF_DATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LD_t on net REF_LD has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LE_t on net REF_LE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_MXOUT_t on net REF_MXOUT has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver SENSE_DOUT_t[0] on net SENSE_DOUT[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_clk_t on net dsa_clk has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_data_t on net dsa_data has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_le_t on net dsa_le has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver en_modul_t on net en_modul has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO17_t on net GPIO17 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO2_t on net GPIO2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO1_t on net GPIO1 has its enable tied to GND (module build) 
