{"\\asj_fft_dualstream_fft_131_inst": 1, "bfpdft_y": 2, "Add3~69": 3, "bfpdft_x": 4, "Add1~17": 5, "ram_cxb_rd": 6, "ram_in_reg[3][3]~feeder": 7, "gen_de_twad:twid_factors": 8, "twad_tdle[2][6]": 9, "gen_full_rnd:gen_rounding_blk:3:u1": 10, "gbrnd:nev:gp:lpm_add_sub_component": 11, "auto_generated": 12, "op_1~29": 13, "gen_radix_4_last_pass:lpp": 14, "result_ib[16]": 15, "gen_write_sw:1:ram_cxb_wr_data": 16, "ram_in_reg[7][12]": 17, "gen_bfly_input_sw:1:ram_cxb_bfp_data": 18, "Mux131~1": 19, "gen_da0:gen_std:cm2": 20, "gen_ma:gen_ma_full:ma": 21, "ALTMULT_ADD_component": 22, "mac_mult2": 23, "gen_da0:gen_std:cm3": 24, "gen_ma:gen_ma_full:imag_delay": 25, "tdl_arr[0][16]": 26, "rd_adgen": 27, "Mux14~0": 28, "gen_bfly_input_sw:0:ram_cxb_bfp_data": 29, "ram_in_reg[4][16]": 30, "gen_write_sw:0:ram_cxb_wr_data": 31, "ram_in_reg[1][17]~feeder": 32, "gen_da0:gen_std:cm1": 33, "gen_ma:gen_ma_full:u1": 34, "pipeline_dffe[34]": 35, "Add1~5": 36, "ram_in_reg[7][10]": 37, "tdl_arr[0][9]~feeder": 38, "gen_disc:bfp_scale": 39, "i_array_out[3][8]": 40, "delay_blk_done": 41, "tdl_arr[5]~feeder": 42, "ram_in_reg[6][17]": 43, "auk_dsp_atlantic_sink_1": 44, "at_sink_data_int[26]": 45, "Mux85~0": 46, "k_delay": 47, "tdl_arr[9][3]~feeder": 48, "lpp_ram_data_out~107": 49, "reg_no_twiddle[1][1][17]": 50, "ram_in_reg[2][3]~feeder": 51, "lpp_ram_data_out[2][28]": 52, "tdl_arr[12][8]": 53, "op_1~30": 54, "r_array_out[3][1]~feeder": 55, "gen_ma:gen_ma_full:u0": 56, "pipeline_dffe[25]": 57, "gen_full_rnd:gen_rounding_blk:1:u0": 58, "pipeline_dffe[5]": 59, "gen_ma:gen_ma_full:real_delay": 60, "tdl_arr[1][8]": 61, "writer": 62, "Add0~13": 63, "reg_no_twiddle[3][1][5]": 64, "lpp_ram_data_out~66": 65, "Add14~5": 66, "add_in_r_d[3]": 67, "butterfly_st1[1][0][3]": 68, "Add11~41": 69, "ccc": 70, "b_ram_data_in_bus_y[6]": 71, "ram_data_out1_x~19": 72, "data_imag_o[15]": 73, "tdl_arr[1][11]": 74, "gen_full_rnd:gen_rounding_blk:2:u1": 75, "pipeline_dffe[14]": 76, "gen_full_rnd:gen_rounding_blk:2:u0": 77, "op_1~33": 78, "pipeline_dffe[35]": 79, "pipeline_dffe[21]": 80, "reg_no_twiddle[6][0][4]": 81, "reg_no_twiddle[4][0][5]~feeder": 82, "Mux10~3": 83, "op_1~101": 84, "i_array_out[0][7]": 85, "pipeline_dffe[26]": 86, "reg_no_twiddle[1][0][8]": 87, "butterfly_st1[2][0][13]": 88, "ram_data_out0_y~30": 89, "data_rdy_vec[2]": 90, "add_in_r_d[5]": 91, "a_ram_data_in_bus_y[133]": 92, "lpp_ram_data_out[5][3]": 93, "Add9~5": 94, "op_1~105": 95, "Mux60~0": 96, "op_1~145": 97, "tdl_arr[1][3]": 98, "butterfly_st2[2][0][6]": 99, "a_ram_data_in_bus_y[130]": 100, "i_array_out[3][16]": 101, "a_ram_data_in_bus_y[11]~feeder": 102, "a_ram_data_in_bus_y[57]": 103, "gen_full_rnd:gen_rounding_blk:3:u0": 104, "pipeline_dffe[3]": 105, "ram_in_reg[5][4]~feeder": 106, "a_ram_data_in_bus_x[91]": 107, "auk_dsp_atlantic_source_1": 108, "data_int[28]": 109, "tdl_arr[0][0]": 110, "Mux44~0": 111, "b_ram_data_in_bus_y[74]~feeder": 112, "fft_real_out[17]": 113, "ram_in_reg[6][6]": 114, "gen_radix_4_last_pass:gen_lpp_addr": 115, "delay_en": 116, "tdl_arr[3]": 117, "reg_no_twiddle[6][0][16]~feeder": 118, "b_ram_data_in_bus_y[86]~feeder": 119, "Add1~25": 120, "Add3~65": 121, "reg_no_twiddle[5][0][16]~feeder": 122, "ram_in_reg[1][16]~feeder": 123, "r_array_out[3][16]": 124, "ram_in_reg[2][4]~feeder": 125, "butterfly_st2[0][1][8]": 126, "Mux83~1": 127, "Mux49~1": 128, "Mux113~0": 129, "result_i_tmp[32]": 130, "tdl_arr[0][6]": 131, "Add11~9": 132, "butterfly_st1[1][0][1]": 133, "Add14~65": 134, "a_ram_data_in_bus_y[106]": 135, "op_1~125": 136, "tdl_arr[0][1]~feeder": 137, "reg_no_twiddle[4][1][16]": 138, "reg_no_twiddle[6][1][16]": 139, "lpp_ram_data_out~256": 140, "result_i_tmp[28]": 141, "wc_vec[2]": 142, "tdl_arr[0][15]": 143, "at_source_data[25]~feeder": 144, "pipeline_dffe[17]": 145, "butterfly_st2[0][1][15]": 146, "gen_full_rnd:gen_rounding_blk:1:u1": 147, "Mux4~0": 148, "result_i_tmp[21]": 149, "op_1~37": 150, "lpp_ram_data_out_sw[2][17]": 151, "result_i_tmp[26]": 152, "at_source_data[11]~feeder": 153, "reg_no_twiddle[2][0][7]": 154, "reg_no_twiddle[0][0][10]": 155, "a_ram_data_in_bus_y[105]": 156, "Mux136~0": 157, "ram_in_reg[1][1]~feeder": 158, "op_1~85": 159, "Mux11~0": 160, "Add15~61": 161, "Add9~49": 162, "ram_in_reg[3][0]": 163, "p_tdl[7][1]~feeder": 164, "Mux37~1": 165, "lpp_ram_data_out[1][8]": 166, "op_1~81": 167, "butterfly_st1[2][1][3]": 168, "reg_no_twiddle[2][1][14]": 169, "Add3~21": 170, "twiddle_data_x~14": 171, "lpp_ram_data_out~71": 172, "tdl_arr[7][4]": 173, "pipeline_dffe[13]": 174, "ram_in_reg[0][2]~feeder": 175, "a_ram_data_in_bus_x[13]~feeder": 176, "butterfly_st1[1][1][17]": 177, "core_real_in[8]~feeder": 178, "reg_no_twiddle[1][1][6]~feeder": 179, "op_1~41": 180, "butterfly_st1[3][0][18]": 181, "r_array_out[1][0]~feeder": 182, "tdl_arr[0][3]": 183, "a_ram_data_in_bus_y[122]": 184, "ram_data_out0_y~6": 185, "twiddle_data_x[2][1][4]": 186, "result_ib[15]": 187, "b_ram_data_in_bus_x[64]": 188, "r_array_out[3][9]": 189, "ram_data_out0_x~15": 190, "Mux129~1": 191, "Mux84~2": 192, "a_ram_data_in_bus_x[58]~feeder": 193, "ram_in_reg[0][2]": 194, "add_in_i_c[2]~feeder": 195, "wraddress_b_bus[13]~feeder": 196, "ram_in_reg[7][8]": 197, "wr_adgen": 198, "tdl_arr[1][1]": 199, "op_1~6": 200, "result_r_tmp[7]": 201, "result_r_tmp[22]": 202, "butterfly_st2[3][1][7]": 203, "ram_in_reg[5][2]~feeder": 204, "ram_in_reg[5][10]": 205, "data_imag_o[10]~10": 206, "Add12~37": 207, "tdl_arr[1][2]": 208, "ram_in_reg[0][13]~feeder": 209, "ram_a_not_b_vec[21]": 210, "count[8]": 211, "lpp_ram_data_out~89": 212, "p_tdl[5][0]~feeder": 213, "\\source_imag[6]~output": 214, "b_ram_data_in_bus_x[123]": 215, "tdl_arr[1][4]": 216, "Mux66~0": 217, "gen_full_rnd:gen_rounding_blk:0:u0": 218, "op_1~45": 219, "reg_no_twiddle[2][1][17]": 220, "a_ram_data_in_bus_x[99]": 221, "Mux36~0": 222, "tdl_arr[1][4]~feeder": 223, "at_source_data[17]~feeder": 224, "ram_data_out2_y[34]": 225, "Add12~5": 226, "at_sink_data_int[17]~feeder": 227, "result_i_tmp[6]": 228, "data_int1[3]": 229, "ram_data_out0_y~28": 230, "data_in_i[2]": 231, "tdl_arr[1][10]~feeder": 232, "ram_data_out2_y~35": 233, "b_ram_data_in_bus_x[106]": 234, "Add0~33": 235, "reg_no_twiddle[2][1][8]": 236, "twiddle_data_x~16": 237, "pipeline_dffe[20]": 238, "Mux126~6": 239, "twiddle_data_y[2][0][0]": 240, "Add10~37": 241, "a_ram_data_in_bus_x[128]": 242, "ram_in_reg[2][14]~feeder": 243, "a_ram_data_in_bus_x[127]": 244, "reg_no_twiddle[4][0][1]": 245, "sw_r_d_delay": 246, "op_1~21": 247, "ram_in_reg[1][7]~feeder": 248, "Add15~65": 249, "Mux72~3": 250, "add_in_r_c[8]": 251, "a_ram_data_in_bus_x[88]~feeder": 252, "normal_fifo:fifo_eab_on:in_fifo": 253, "dpfifo": 254, "_~0": 255, "i_array_out[0][9]": 256, "Mux108~6": 257, "a_ram_data_in_bus_y[107]~feeder": 258, "Add16~9": 259, "ram_a_not_b_vec[1]": 260, "tdl_arr[10][1]": 261, "r_array_out[1][10]": 262, "butterfly_st1[2][1][17]": 263, "ram_data_out1_x[9]": 264, "butterfly_st2[3][1][14]": 265, "a_ram_data_in_bus_x[112]": 266, "pipeline_dffe[18]": 267, "i_array_out[0][8]": 268, "b_ram_data_in_bus_x[105]~feeder": 269, "i_array_out[3][9]": 270, "butterfly_st2[1][0][2]": 271, "Mux49~0": 272, "data_rdy_vec[3]~feeder": 273, "lpp_ram_data_out[7][4]": 274, "Add4~53": 275, "ram_in_reg[3][11]": 276, "b_ram_data_in_bus_x[46]": 277, "Add6~5": 278, "Add4~61": 279, "a_ram_data_in_bus_y[76]~feeder": 280, "p_tdl[11][2]~feeder": 281, "ram_in_reg[0][10]": 282, "a_ram_data_in_bus_x[5]": 283, "Mux90~0": 284, "a_ram_data_in_bus_y[138]": 285, "r_array_out[1][13]": 286, "core_imag_in[9]": 287, "result_i_tmp[10]": 288, "result_r_tmp[29]": 289, "a_ram_data_in_bus_x[129]": 290, "tdl_arr[0][0]~feeder": 291, "ram_in_reg[2][2]~feeder": 292, "ram_in_reg[0][7]": 293, "gen_disc:bfp_detect": 294, "slb_i[1]": 295, "reg_no_twiddle[2][1][0]": 296, "Mux127~2": 297, "ram_data_out1_y[26]": 298, "ram_in_reg[7][3]": 299, "Add9~77": 300, "tdl_arr[1][0]": 301, "Add0~37": 302, "b_ram_data_in_bus_x[73]~feeder": 303, "lpp_ram_data_out_sw[3][15]": 304, "Mux87~2": 305, "op_1~129": 306, "reg_no_twiddle[0][1][3]": 307, "op_1~2": 308, "Add12~65": 309, "ctrl": 310, "del_npi_cnt~2": 311, "op_1~57": 312, "ram_data_out1_x[18]": 313, "Mux133~0": 314, "at_source_data[6]": 315, "b_ram_data_in_bus_x[115]~feeder": 316, "lpp_ram_data_out_sw[3][19]": 317, "reg_no_twiddle[2][0][2]": 318, "ram_in_reg[7][9]~feeder": 319, "b_ram_data_in_bus_x[132]~feeder": 320, "k[3]": 321, "gen_full_rnd:u1": 322, "pipeline_dffe[8]": 323, "result_r_tmp[28]": 324, "Mux0~1": 325, "gain_lut_8pts~14": 326, "tdl_arr[0][16]~feeder": 327, "ram_in_reg[2][7]~feeder": 328, "Mux45~0": 329, "tdl_arr[1][16]~feeder": 330, "Mux43~2": 331, "op_1~65": 332, "twad_tdle[2][4]": 333, "Mux14~1": 334, "result_r_tmp[18]~feeder": 335, "fft_imag_out[1]": 336, "Mux63~0": 337, "Add13~21": 338, "twiddle_data_x[2][1][8]~feeder": 339, "ram_a_not_b_vec[3]": 340, "ram_in_reg[5][15]": 341, "ram_in_reg[6][16]": 342, "ram_in_reg[2][6]": 343, "reg_no_twiddle[0][0][9]": 344, "twiddle_data_x[1][0][17]~feeder": 345, "add_in_r_c[16]~feeder": 346, "pipeline_dffe[15]": 347, "i_array_out[3][6]": 348, "butterfly_st1[2][0][10]": 349, "b_ram_data_in_bus_y[106]~feeder": 350, "reg_no_twiddle[6][1][17]": 351, "reg_no_twiddle[6][0][10]": 352, "pipeline_dffe[4]": 353, "Mux92~0": 354, "b_ram_data_in_bus_x[142]~feeder": 355, "b_ram_data_in_bus_x[78]~feeder": 356, "ram_data_out2_y[4]": 357, "ram_data_out0_y[14]": 358, "lpp_ram_data_out[0][14]": 359, "result_i_tmp[33]": 360, "at_source_valid_int~1": 361, "a_ram_data_in_bus_x[115]": 362, "delay_swd": 363, "tdl_arr[11][8]": 364, "result_r_tmp[32]": 365, "i_array_out[3][4]": 366, "tdl_arr[0][1]": 367, "reg_no_twiddle[4][0][0]~feeder": 368, "result_i_tmp[11]": 369, "i_array_out[3][3]": 370, "tdl_arr[0][6]~feeder": 371, "b_ram_data_in_bus_x[55]": 372, "add_in_r_c[9]": 373, "out_cnt[11]": 374, "Add1~53": 375, "bfpc": 376, "blk_exp~2": 377, "wr_address_i_int[3]": 378, "Mux115~0": 379, "ram_in_reg[2][10]~feeder": 380, "\\sink_imag[4]~input": 381, "Add0~29": 382, "a_ram_data_in_bus_x[33]": 383, "add_in_r_a[6]": 384, "i_array_out[2][9]": 385, "ram_data_out2_x[11]": 386, "a_ram_data_in_bus_y[73]": 387, "twiddle_data_y[0][1][0]": 388, "data_int1[0]~feeder": 389, "reg_no_twiddle[6][0][3]": 390, "b_ram_data_in_bus_x[6]~feeder": 391, "lpp_ram_data_out~105": 392, "rdaddress_a_bus[14]~feeder": 393, "lpp_ram_data_out~200": 394, "butterfly_st2[2][0][19]": 395, "at_source_data[2]": 396, "Add13~57": 397, "twad_tdle[4][8]": 398, "Mux6~1": 399, "Mux129~2": 400, "i_array_out[3][7]~feeder": 401, "pipeline_dffe[24]": 402, "Add9~13": 403, "at_sink_data_int[20]": 404, "Add11~13": 405, "result_r_tmp[18]": 406, "lpp_ram_data_out~141": 407, "lpp_ram_data_out[6][9]": 408, "b_ram_data_in_bus_y[73]": 409, "exponent_out~1": 410, "a_ram_data_in_bus_y[23]~feeder": 411, "lpp_ram_data_out~208": 412, "Mux111~0": 413, "Mux16~0": 414, "butterfly_st1[0][1][8]": 415, "ram_in_reg[0][0]~feeder": 416, "Add14~21": 417, "butterfly_st1[0][1][13]": 418, "a_ram_data_in_bus_x[139]": 419, "ram_in_reg[1][3]": 420, "data_int[36]": 421, "ram_in_reg[6][4]~feeder": 422, "Mux9~2": 423, "ram_in_reg[4][9]~feeder": 424, "count[3]": 425, "Add0~1": 426, "gen_full_rnd:gen_rounding_blk:0:u1": 427, "op_1~61": 428, "ram_in_reg[2][13]": 429, "Add7~49": 430, "Mux41~1": 431, "ram_in_reg[3][8]": 432, "a_ram_data_in_bus_x[59]": 433, "twiddle_data_y[1][0][0]": 434, "pipeline_dffe[2]": 435, "op_1~42": 436, "gen_full_rnd:u0": 437, "butterfly_st1[2][1][0]": 438, "result_r_tmp[11]": 439, "fft_real_out[12]~feeder": 440, "add_in_r_a[7]": 441, "butterfly_st1[3][1][15]": 442, "ram_in_reg[0][8]~feeder": 443, "r_array_out[1][11]": 444, "Mux68~0": 445, "at_source_data[38]": 446, "rdaddress_b_bus[19]~feeder": 447, "Add5~45": 448, "ram_in_reg[3][13]": 449, "fft_real_out[12]": 450, "a_ram_data_in_bus_y[14]": 451, "butterfly_st1[2][0][6]": 452, "butterfly_st2[3][1][3]": 453, "\\source_real[11]~output": 454, "Mux89~2": 455, "Add11~21": 456, "butterfly_st1[1][1][18]": 457, "tdl_arr[15][3]~feeder": 458, "reg_no_twiddle[1][1][14]~feeder": 459, "Add4~57": 460, "result_r_tmp[19]~feeder": 461, "Mux41~0": 462, "lpp_ram_data_out[4][16]": 463, "Add17~61": 464, "result_i_tmp[0]": 465, "result_r_tmp[4]": 466, "b_ram_data_in_bus_y[116]": 467, "op_1~46": 468, "wren[2]": 469, "data_in_r[12]~feeder": 470, "Selector5~1": 471, "sw[1]": 472, "Mux88~0": 473, "data_int[4]": 474, "twad_tdlo[4][0]": 475, "ram_in_reg[7][17]~feeder": 476, "output_i[11]": 477, "Mux131~2": 478, "reg_no_twiddle[4][1][5]": 479, "Selector19~0": 480, "butterfly_st1[1][0][11]": 481, "p_tdl[9][2]": 482, "data_real_o[7]": 483, "add_in_i_d[10]": 484, "data_real_o[1]": 485, "a_ram_data_in_bus_x[81]": 486, "result_r_tmp[8]": 487, "Mux16~2": 488, "Mux0~0": 489, "reg_no_twiddle[5][0][15]": 490, "a_ram_data_in_bus_x[22]~feeder": 491, "ram_in_reg[7][17]": 492, "tdl_arr[1][6]": 493, "tdl_arr[8][0]": 494, "op_1~34": 495, "rdaddress_b_bus[19]": 496, "butterfly_st1[1][1][4]": 497, "r_array_out[1][6]": 498, "tdl_arr[0][17]": 499, "add_in_r_d[7]": 500, "Add0~61": 501, "Add1~9": 502, "dat_B_y": 503, "gen_rams:0:dat_A": 504, "gen_M4K:altsyncram_component": 505, "ram_block1a18": 506, "rd_addr_d[2]": 507, "tdl_arr[0][12]": 508, "op_1~50": 509, "Add4~5": 510, "twiddle_data_x[1][0][15]": 511, "Add5~17": 512, "rdaddress_b_bus[30]~feeder": 513, "Mux133~2": 514, "pipeline_dffe[30]": 515, "Mux129~0": 516, "twad_tdle[2][6]~feeder": 517, "b_ram_data_in_bus_x[96]": 518, "b_ram_data_in_bus_y[67]~feeder": 519, "Add9~73": 520, "reg_no_twiddle[5][1][7]": 521, "b_ram_data_in_bus_y[17]": 522, "ram_in_reg[0][1]~feeder": 523, "\\source_imag[2]~output": 524, "pipeline_dffe[19]": 525, "a_ram_data_in_bus_y[127]": 526, "reg_no_twiddle[1][0][0]~feeder": 527, "lpp_ram_data_out~183": 528, "lpp_ram_data_out_sw[3][23]": 529, "Add1~45": 530, "ram_data_out1_x~20": 531, "reg_no_twiddle[4][1][9]~feeder": 532, "butterfly_st1[0][1][12]": 533, "twiddle_data_y[0][1][17]~feeder": 534, "rdaddress_b_bus[7]": 535, "Mux37~0": 536, "twiddle_data_x[0][0][15]": 537, "ram_data_out2_y[27]": 538, "b_ram_data_in_bus_x[53]~feeder": 539, "tdl_arr[0][10]~feeder": 540, "ram_data_out3_y[31]": 541, "pipeline_dffe[28]": 542, "twiddle_data_x~36": 543, "Equal1~0": 544, "reg_no_twiddle[1][1][13]": 545, "core_imag_in[0]": 546, "ram_in_reg[2][15]~feeder": 547, "Selector1~1": 548, "result_r_tmp[17]": 549, "lpp_ram_data_out[5][21]": 550, "lpp_ram_data_out~137": 551, "ram_in_reg[5][10]~feeder": 552, "lpp_ram_data_out~62": 553, "ram_data_out2_x[8]": 554, "result_i_tmp[3]~feeder": 555, "b_ram_data_in_bus_x[76]": 556, "lpp_ram_data_out_sw[2][24]": 557, "butterfly_st2[3][1][1]": 558, "ram_a_not_b_vec[20]": 559, "Add10~69": 560, "b_ram_data_in_bus_x[27]~feeder": 561, "Mux25~0": 562, "reg_no_twiddle[5][0][1]": 563, "lpp_ram_data_out~174": 564, "a_ram_data_in_bus_x[51]~feeder": 565, "Mux107~0": 566, "add_in_i_c[15]": 567, "Add2~9": 568, "ram_in_reg[3][5]": 569, "Mux43~1": 570, "butterfly_st1[2][1][18]": 571, "r_array_out[1][15]": 572, "butterfly_st1[1][0][0]": 573, "tdl_arr[6][4]": 574, "lpp_ram_data_out[2][2]": 575, "result_ra[14]": 576, "ram_in_reg[1][4]~feeder": 577, "a_ram_data_in_bus_y[134]": 578, "wd_vec[3]": 579, "lpp_ram_data_out[2][8]": 580, "a_ram_data_in_bus_y[12]": 581, "a_ram_data_in_bus_y[117]": 582, "ram_data_out1_y[28]": 583, "Mux3~0": 584, "ram_data_out1_x[11]": 585, "butterfly_st1[1][1][2]": 586, "op_1~137": 587, "data_imag_o[16]~16": 588, "r_array_out[0][17]": 589, "Add13~49": 590, "add_in_i_d[2]~feeder": 591, "reg_no_twiddle[5][0][17]~feeder": 592, "reg_no_twiddle[1][0][15]": 593, "lpp_ram_data_out[6][0]": 594, "ram_in_reg[2][17]": 595, "lpp_ram_data_out~157": 596, "op_1~25": 597, "ram_in_reg[3][16]~feeder": 598, "Add0~9": 599, "Add10~41": 600, "add_in_i_c[0]": 601, "i_array_out[0][13]": 602, "b_ram_data_in_bus_x[90]": 603, "twad_tdle[3][1]": 604, "tdl_arr[14][1]": 605, "reg_no_twiddle[2][0][1]": 606, "op_1~17": 607, "tdl_arr[6]": 608, "result_i_tmp[23]": 609, "data_real_in_reg[0]": 610, "Mux96~0": 611, "Add1~61": 612, "wr_addr[4]": 613, "Mux74~1": 614, "tdl_arr[1][5]~feeder": 615, "Mux72~5": 616, "count_finished~0": 617, "p_tdl[10][1]": 618, "butterfly_st2[1][0][12]": 619, "add_in_i_d[1]~feeder": 620, "op_1~69": 621, "Add3~57": 622, "ram_in_reg[6][2]": 623, "pipeline_dffe[31]": 624, "butterfly_st2[0][0][16]": 625, "b_ram_data_in_bus_y[101]": 626, "twad_tdlo[5][6]": 627, "wraddress_b_bus[14]~feeder": 628, "tdl_arr[4]": 629, "butterfly_st2[2][1][4]": 630, "op_1~14": 631, "ram_in_reg[6][4]": 632, "ram_data_out3_y~18": 633, "ram_in_reg[0][12]": 634, "fft_real_out[10]~feeder": 635, "Add14~33": 636, "Add12~45": 637, "Add5~41": 638, "butterfly_st1[1][0][2]": 639, "Add1~0": 640, "\\source_eop~output": 641, "pipeline_dffe[6]": 642, "butterfly_st2[2][1][1]": 643, "ram_data_out2_x~1": 644, "lpp_ram_data_out~277": 645, "Selector5~0": 646, "butterfly_st1[2][0][8]": 647, "result_r_tmp[27]": 648, "ram_data_out3_y~8": 649, "Add11~17": 650, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 651, "tdl_arr[0]": 652, "ram_data_out3_x~1": 653, "Add3~17": 654, "blk_exp~6": 655, "ram_in_reg[7][15]": 656, "butterfly_st2[2][0][0]": 657, "b_ram_data_in_bus_x[101]": 658, "pipeline_dffe[16]": 659, "\\sink_real[8]~input": 660, "b_ram_data_in_bus_y[65]~feeder": 661, "data_imag_in_reg[4]~feeder": 662, "data_imag_o[9]~9": 663, "rd_addr_b[3]": 664, "reg_no_twiddle[4][1][14]": 665, "lpp_ram_data_out~61": 666, "core_imag_in[12]~feeder": 667, "gain_lut_8pts[0]": 668, "Mux87~0": 669, "Mux109~0": 670, "data_real_in_reg[3]": 671, "Mux7~0": 672, "butterfly_st1[1][0][8]": 673, "tdl_arr[1][10]": 674, "twiddle_data_y~3": 675, "Mux76~2": 676, "tdl_arr[1][17]": 677, "a_ram_data_in_bus_x[6]": 678, "lpp_ram_data_out~2": 679, "Add3~13": 680, "wren_a[7]": 681, "data_count_sig[1]~1": 682, "a_ram_data_in_bus_y[28]~feeder": 683, "result_r_tmp[25]~feeder": 684, "\\sink_eop~input": 685, "b_ram_data_in_bus_x[12]": 686, "count_finished~3": 687, "reg_no_twiddle[1][1][7]": 688, "data_imag_o[4]~4": 689, "lpp_ram_data_out~22": 690, "dat_A_x": 691, "result_i_tmp[27]": 692, "Mux10~0": 693, "Mux89~0": 694, "i_array_out[0][17]~1": 695, "rdaddress_a_bus[23]": 696, "Add10~29": 697, "ram_in_reg[4][3]": 698, "ram_data_out3_x~22": 699, "reg_no_twiddle[1][1][16]~feeder": 700, "butterfly_st1[3][1][14]": 701, "Mux82~3": 702, "gen_radix_4_last_pass:gen_m4k_output_sel:ram_cxb_rd_lpp": 703, "low_addressa[2]": 704, "ram_data_out2_x[6]": 705, "rdaddress_a_bus[1]": 706, "lpp_ram_data_out~146": 707, "Mux72~4": 708, "reg_no_twiddle[2][1][15]": 709, "data_int[40]~feeder": 710, "result_i_tmp[35]": 711, "pipeline_dffe[27]": 712, "tdl_arr[1][13]~feeder": 713, "output_i[0]": 714, "a_ram_data_in_bus_x[124]~feeder": 715, "result_i_tmp[19]": 716, "ram_a_not_b_vec[23]": 717, "result_r_tmp[35]": 718, "reg_no_twiddle[1][0][8]~feeder": 719, "lpp_ram_data_out~74": 720, "add_in_r_c[12]~feeder": 721, "b_ram_data_in_bus_x[104]": 722, "Add2~53": 723, "butterfly_st1[2][1][13]": 724, "output_r[16]": 725, "result_r_tmp[30]": 726, "reg_no_twiddle[4][1][10]~feeder": 727, "at_sink_data_int[9]": 728, "a_ram_data_in_bus_x[35]~feeder": 729, "reg_no_twiddle[4][0][10]": 730, "\\source_real[16]~output": 731, "result_ib[6]": 732, "lpp_ram_data_out~41": 733, "data_in_i[11]": 734, "lpp_ram_data_out_sw[2][27]": 735, "reg_no_twiddle[2][1][11]": 736, "result_i_tmp[9]": 737, "Add4~41": 738, "add_in_i_b[14]": 739, "ram_in_reg[5][14]": 740, "Mux126~0": 741, "pipeline_dffe[11]": 742, "ram_data_out0_y~33": 743, "reg_no_twiddle[4][0][17]": 744, "a_ram_data_in_bus_x[87]": 745, "twad_tdlo[0][6]": 746, "Mux17~1": 747, "at_sink_data_int[28]": 748, "Add11~61": 749, "Mux54~1": 750, "reg_no_twiddle[3][0][15]": 751, "ram_data_out3_x~20": 752, "Mux50~0": 753, "result_r_tmp[20]": 754, "data_imag_in_reg[16]": 755, "twiddle_data_y[2][0][2]": 756, "reg_no_twiddle[5][0][14]~feeder": 757, "Add8~53": 758, "reg_no_twiddle[3][1][2]": 759, "ram_in_reg[2][16]": 760, "ram_in_reg[5][9]": 761, "ram_in_reg[4][0]": 762, "lpp_ram_data_out~0": 763, "ram_cxb_wr": 764, "sw_3_arr[0][0]": 765, "op_1~26": 766, "data_in_r[14]": 767, "a_ram_data_in_bus_y[76]": 768, "result_r_tmp[3]": 769, "result_r_tmp[1]": 770, "Mux84~3": 771, "data_count_int1[6]": 772, "b_ram_data_in_bus_x[99]": 773, "op_1~74": 774, "Add16~29": 775, "op_1~121": 776, "tdl_arr[0][13]": 777, "ram_in_reg[2][4]": 778, "b_ram_data_in_bus_x[132]": 779, "Mux7~3": 780, "r_array_out[3][10]": 781, "result_r_tmp[12]": 782, "twiddle_data_x[0][1][10]": 783, "Mux80~2": 784, "reg_no_twiddle[5][1][4]": 785, "tdl_arr[12][1]": 786, "add_in_r_c[4]~feeder": 787, "gen_3tdp_rom:twrom": 788, "gen_auto:sin_3n": 789, "altsyncram_component": 790, "ram_block1a9": 791, "lpp_ram_data_out~244": 792, "b_ram_data_in_bus_x[136]": 793, "lpp_ram_data_out_sw[0][13]": 794, "data_int[1]": 795, "b_ram_data_in_bus_x[76]~feeder": 796, "op_1~77": 797, "lpp_ram_data_out[1][14]": 798, "b_ram_data_in_bus_y[47]~feeder": 799, "Mux12~1": 800, "r_array_out[2][0]": 801, "pipeline_dffe[10]": 802, "tdl_arr[1][16]": 803, "pipeline_dffe[32]": 804, "lpp_count[11]": 805, "Mux78~3": 806, "Mux6~0": 807, "data_count_int[4]": 808, "Mux57~0": 809, "reg_no_twiddle[6][1][14]~feeder": 810, "i_array_out[3][1]": 811, "a_ram_data_in_bus_x[55]": 812, "lpp_ram_data_out_sw[0][16]": 813, "Add0~57": 814, "op_1~66": 815, "Mux56~0": 816, "gen_ma:gen_ma_full:ms": 817, "mac_mult1": 818, "data_int1[24]": 819, "twiddle_data_y~28": 820, "ram_in_reg[3][2]~feeder": 821, "tdl_arr[1][12]": 822, "Add3~5": 823, "r_array_out[3][3]~feeder": 824, "Add7~9": 825, "p_tdl[11][0]": 826, "output_i[14]": 827, "b_ram_data_in_bus_x[78]": 828, "Add3~61": 829, "twiddle_data_y[2][0][7]": 830, "lpp_ram_data_out_sw[3][9]": 831, "butterfly_st1[0][0][11]": 832, "lpp_ram_data_out[2][20]": 833, "pipeline_dffe[22]": 834, "ram_in_reg[2][12]~feeder": 835, "butterfly_st2[0][1][13]": 836, "twiddle_data_x~31": 837, "\\sink_imag[10]~input": 838, "Mux36~2": 839, "ram_data_out2_x~11": 840, "b_ram_data_in_bus_x[75]~feeder": 841, "auk_dsp_interface_controller_1": 842, "source_stall_reg": 843, "reg_no_twiddle[6][0][2]": 844, "ram_data_out0_x~30": 845, "ram_data_out1_x[8]": 846, "twiddle_data_y[0][0][1]": 847, "Mux114~0": 848, "a_ram_data_in_bus_x[109]": 849, "Add13~69": 850, "Mux79~0": 851, "tdl_arr[0][14]": 852, "Mux126~3": 853, "add_in_i_a[10]": 854, "butterfly_st2[3][0][0]~feeder": 855, "slb_last[2]": 856, "a_ram_data_in_bus_x[45]": 857, "tdl_arr[10][7]~feeder": 858, "Mux84~0": 859, "tdl_arr[3][1]~feeder": 860, "butterfly_st2[2][0][13]": 861, "butterfly_st1[0][1][6]": 862, "result_i_tmp[34]": 863, "gen_auto:cos_1n": 864, "ram_block1a0": 865, "Selector3~1": 866, "Mux97~0": 867, "Add15~49": 868, "lpp_ram_data_out[4][11]": 869, "data_real_o[16]": 870, "b_ram_data_in_bus_x[10]": 871, "send_sop_s": 872, "twiddle_data_y[2][1][9]": 873, "tdl_arr[0][4]~feeder": 874, "b_ram_data_in_bus_y[49]~feeder": 875, "butterfly_st1[3][1][11]": 876, "reg_no_twiddle[3][0][12]": 877, "twiddle_data_y[1][0][9]": 878, "Add15~41": 879, "Add0~45": 880, "reg_no_twiddle[2][0][16]": 881, "a_ram_data_in_bus_y[124]": 882, "wren_b[5]~feeder": 883, "r_array_out[2][13]": 884, "gain_lut_8pts~13": 885, "dat_B_x": 886, "Mux43~0": 887, "twiddle_data_x[0][0][12]": 888, "ram_data_out1_x[14]": 889, "b_ram_data_in_bus_x[66]": 890, "\\sink_imag[16]~input": 891, "ram_in_reg[2][11]": 892, "lpp_ram_data_out~284": 893, "wraddress_b_bus[28]": 894, "pipeline_dffe[33]": 895, "at_source_data[34]": 896, "tdl_arr[0][15]~feeder": 897, "sample_count[7]": 898, "butterfly_st1[2][1][14]": 899, "twad_tdle[1][8]": 900, "add_in_r_c[12]": 901, "Add16~53": 902, "reg_no_twiddle[1][1][3]": 903, "butterfly_st2[3][1][18]": 904, "lpp_ram_data_out~147": 905, "tdl_arr[13][2]~feeder": 906, "op_1~70": 907, "butterfly_st2[3][1][4]": 908, "a_ram_data_in_bus_x[61]": 909, "a_ram_data_in_bus_x[56]": 910, "ram_in_reg[5][7]~feeder": 911, "ram_in_reg[5][13]~feeder": 912, "twiddle_data_x[2][1][7]": 913, "ram_data_out0_y[20]": 914, "tdl_arr[12][5]": 915, "ram_in_reg[2][3]": 916, "lpp_ram_data_out~10": 917, "r_array_out[2][15]": 918, "butterfly_st1[0][0][5]": 919, "p_delay": 920, "a_ram_data_in_bus_y[40]": 921, "add_in_r_d[0]": 922, "Add11~33": 923, "i_array_out[1][8]": 924, "Add11~1": 925, "lpp_ram_data_out[7][7]": 926, "reg_no_twiddle[3][0][16]~feeder": 927, "lpp_ram_data_out_sw[2][29]": 928, "Mux36~5": 929, "r_array_out[2][2]~feeder": 930, "b_ram_data_in_bus_y[57]": 931, "op_1~97": 932, "ram_data_out2_x[35]": 933, "b_ram_data_in_bus_y[7]": 934, "tdl_arr[10]": 935, "i_array_out[1][3]~feeder": 936, "reg_no_twiddle[2][0][3]": 937, "result_r_tmp[5]": 938, "ram_data_out0_y~7": 939, "output_r[9]": 940, "ram_data_out3_x~16": 941, "data_in_r[3]": 942, "lpp_ram_data_out~49": 943, "reg_no_twiddle[3][1][6]~feeder": 944, "lpp_ram_data_out[5][25]": 945, "gen_auto:sin_2n": 946, "Add4~0": 947, "b_ram_data_in_bus_x[103]": 948, "rd_ptr_msb": 949, "counter_comb_bita0": 950, "at_source_data[22]~feeder": 951, "Mux102~0": 952, "reg_no_twiddle[0][1][17]": 953, "lpp_ram_data_out[7][30]": 954, "butterfly_st1[3][1][18]": 955, "ram_data_out3_y[13]": 956, "Mux28~0": 957, "ram_in_reg[6][3]": 958, "op_1~93": 959, "r_array_out[0][3]~feeder": 960, "ram_data_out1_y~13": 961, "butterfly_st2[1][1][2]": 962, "op_1~62": 963, "lpp_ram_data_out[1][2]": 964, "Mux54~0": 965, "Add9~21": 966, "data_in_i[7]": 967, "ram_data_out1_y~7": 968, "lpp_ram_data_out[4][29]": 969, "r_array_out[0][3]": 970, "butterfly_st2[0][1][18]": 971, "wr_addr[0]": 972, "twad_tdlo[2][0]": 973, "add_in_r_a[16]": 974, "ram_data_out0_x~35": 975, "ram_in_reg[6][7]": 976, "lpp_ram_data_out_sw[3][4]": 977, "p_tdl[1][2]": 978, "ram_data_out3_x~12": 979, "lpp_ram_data_out[1][34]": 980, "ram_data_out3_x[14]": 981, "Mux38~2": 982, "butterfly_st2[0][1][19]": 983, "ram_data_out0_x~28": 984, "ram_in_reg[0][16]": 985, "Add9~25": 986, "tdl_arr[0][7]": 987, "Mux40~1": 988, "twiddle_data_x[0][0][17]": 989, "op_1~141": 990, "tdl_arr[15][0]": 991, "Mux45~1": 992, "data_imag_in_reg[10]": 993, "butterfly_st2[1][1][7]": 994, "ram_in_reg[4][13]": 995, "lpp_ram_data_out~199": 996, "Add15~45": 997, "Add1~37": 998, "Add11~5": 999, "r_array_out[2][5]": 1000, "lpp_ram_data_out~247": 1001, "b_ram_data_in_bus_y[96]": 1002, "gen_M4K_Output:dat_D_x": 1003, "lpp_ram_data_out~114": 1004, "ram_data_out3_y~28": 1005, "lpp_ram_data_out~47": 1006, "fft_s2_cur~9": 1007, "Mux47~1": 1008, "reg_no_twiddle[3][0][14]": 1009, "Mux47~2": 1010, "fft_s1_cur.WRITE_INPUT": 1011, "counter_i~0": 1012, "ram_in_reg[3][1]": 1013, "usedw_counter": 1014, "counter_reg_bit[2]": 1015, "ram_data_out3_x~24": 1016, "wraddress_b_bus[32]~feeder": 1017, "rdaddress_b_bus[5]": 1018, "data_rdy_vec[7]~feeder": 1019, "twad_tdle[1][5]": 1020, "twiddle_data_x[2][0][13]": 1021, "add_in_r_d[10]": 1022, "data_imag_in_reg[12]~feeder": 1023, "result_ia[7]": 1024, "ram_data_out0_y~31": 1025, "Mux48~0": 1026, "sdetd.BLOCK_READY~1": 1027, "twad_tdle[4][6]": 1028, "Add1~29": 1029, "a_ram_data_in_bus_y[3]~feeder": 1030, "lpp_ram_data_out[5][23]": 1031, "ram_data_out3_y~33": 1032, "tdl_arr[1][15]": 1033, "lpp_ram_data_out[6][23]": 1034, "reg_no_twiddle[5][1][2]": 1035, "reg_no_twiddle[5][0][11]": 1036, "a_ram_data_in_bus_y[42]~feeder": 1037, "tdl_arr[3][0]~feeder": 1038, "reg_no_twiddle[6][0][14]": 1039, "lpp_ram_data_out~135": 1040, "a_ram_data_in_bus_y[56]": 1041, "result_i_tmp[7]": 1042, "result_r_tmp[26]": 1043, "twiddle_data_y[2][0][11]": 1044, "tdl_arr[0][4]": 1045, "ram_in_reg[5][6]~feeder": 1046, "lpp_ram_data_out~242": 1047, "result_i_tmp[12]": 1048, "Mux1~0": 1049, "ram_data_out3_x~6": 1050, "Add14~25": 1051, "reg_no_twiddle[1][1][15]": 1052, "i_array_out[0][3]": 1053, "butterfly_st2[0][1][17]": 1054, "ram_in_reg[1][10]": 1055, "Add14~45": 1056, "reg_no_twiddle[4][1][12]": 1057, "a_ram_data_in_bus_y[121]": 1058, "reg_no_twiddle[2][0][4]": 1059, "b_ram_data_in_bus_x[30]~feeder": 1060, "butterfly_st1[1][1][10]": 1061, "result_i_tmp[3]": 1062, "lpp_ram_data_out~37": 1063, "tdl_arr[1][7]": 1064, "Add10~49": 1065, "tdl_arr[1][6]~feeder": 1066, "add_in_r_d[17]~feeder": 1067, "Add16~21": 1068, "\\source_real[9]~output": 1069, "a_ram_data_in_bus_y[10]": 1070, "op_1~89": 1071, "Add7~45": 1072, "lpp_ram_data_out_sw[2][32]": 1073, "reg_no_twiddle[3][1][16]": 1074, "ram_data_out2_y~20": 1075, "lpp_count[5]": 1076, "butterfly_st1[2][1][7]": 1077, "lpp_ram_data_out[3][4]": 1078, "ram_in_reg[0][8]": 1079, "a_ram_data_in_bus_y[109]~feeder": 1080, "reg_no_twiddle[6][0][6]": 1081, "ram_data_out3_y[30]": 1082, "Mux15~1": 1083, "Mux100~0": 1084, "lpp_ram_data_out[6][33]": 1085, "ram_in_reg[0][7]~feeder": 1086, "Add17~33": 1087, "tdl_arr[0][10]": 1088, "lpp_ram_data_out[2][31]": 1089, "tdl_arr[0][9]": 1090, "reg_no_twiddle[6][0][12]": 1091, "i_array_out[2][13]": 1092, "data_in_i[8]": 1093, "a_ram_data_in_bus_x[118]~feeder": 1094, "op_1~10": 1095, "rd_addr_d[5]": 1096, "a_ram_data_in_bus_y[94]": 1097, "wraddress_b_bus[27]": 1098, "reg_no_twiddle[6][1][14]": 1099, "tdl_arr[7][0]": 1100, "core_real_in[12]~feeder": 1101, "lpp_ram_data_out[2][9]": 1102, "lpp_ram_data_out~97": 1103, "rdaddress_c_bus[13]": 1104, "tdl_arr[8][6]": 1105, "lpp_ram_data_out[1][13]": 1106, "lpp_ram_data_out[2][4]": 1107, "a_ram_data_in_bus_x[35]": 1108, "lpp_ram_data_out~63": 1109, "result_r_tmp[32]~feeder": 1110, "tdl_arr[0][11]": 1111, "Mux54~3": 1112, "data_imag_o[6]": 1113, "at_sink_data_int[12]": 1114, "lpp_count_offset[10]": 1115, "ram_in_reg[7][13]~feeder": 1116, "pipeline_dffe[12]": 1117, "Add2~69": 1118, "\\sink_real[14]~input": 1119, "r_array_out[0][11]": 1120, "ram_in_reg[7][2]": 1121, "ram_data_out0_x[2]": 1122, "lpp_ram_data_out~38": 1123, "tdl_arr[1][5]": 1124, "tdl_arr[1][9]~feeder": 1125, "ram_data_out0_x~23": 1126, "ram_in_reg[1][15]": 1127, "result_ra[18]": 1128, "a_ram_data_in_bus_y[112]": 1129, "ram_in_reg[7][5]": 1130, "result_r_tmp[2]": 1131, "tdl_arr[12][0]": 1132, "gen_M4K:delay_swd": 1133, "tdl_arr[2][0]": 1134, "result_r_tmp[15]": 1135, "a_ram_data_in_bus_y[123]~feeder": 1136, "ram_a_not_b_vec~3": 1137, "b_ram_data_in_bus_x[31]": 1138, "op_1~38": 1139, "i_array_out[3][3]~feeder": 1140, "result_r_tmp[16]": 1141, "twad_tdlo[2][1]": 1142, "data_imag_o[10]": 1143, "ram_in_reg[0][5]": 1144, "op_1~13": 1145, "Add17~9": 1146, "ram_data_out3_x~18": 1147, "tdl_arr[9][8]": 1148, "butterfly_st2[2][0][8]": 1149, "tdl_arr[4][6]~feeder": 1150, "offset_counter[7]": 1151, "lpp_sel~0": 1152, "lpp_ram_data_out~42": 1153, "ram_data_out2_x~16": 1154, "ram_data_out2_y[7]": 1155, "tdl_arr[9][3]": 1156, "ram_in_reg[7][12]~feeder": 1157, "tdl_arr[1][7]~feeder": 1158, "tdl_arr[5][6]": 1159, "fft_real_out[6]~feeder": 1160, "gain_lut_blk[2]": 1161, "op_1~53": 1162, "b_ram_data_in_bus_y[44]": 1163, "b_ram_data_in_bus_x[28]~feeder": 1164, "Mux91~0": 1165, "Mux44~3": 1166, "tdl_arr[1][12]~feeder": 1167, "Add2~73": 1168, "ram_in_reg[0][15]": 1169, "b_ram_data_in_bus_y[24]~feeder": 1170, "Mux76~1": 1171, "k[6]": 1172, "result_r_tmp[33]": 1173, "ram_in_reg[4][1]~feeder": 1174, "reg_no_twiddle[0][1][11]": 1175, "a_ram_data_in_bus_x[22]": 1176, "reg_no_twiddle[2][0][14]": 1177, "lpp_ram_data_out_sw[1][21]": 1178, "b_ram_data_in_bus_x[29]~feeder": 1179, "fft_imag_out[3]": 1180, "Mux0~2": 1181, "r_array_out[0][2]": 1182, "result_i_tmp[17]": 1183, "wraddress_b_bus[30]": 1184, "Mux67~0": 1185, "Add14~9": 1186, "reg_no_twiddle[0][1][15]": 1187, "add_in_i_a[5]": 1188, "twiddle_data_y~12": 1189, "add_in_r_c[1]": 1190, "reg_no_twiddle[1][0][5]": 1191, "twiddle_data_x~9": 1192, "result_ib[9]": 1193, "a_ram_data_in_bus_x[14]": 1194, "ram_in_reg[5][2]": 1195, "butterfly_st2[2][0][5]": 1196, "reg_no_twiddle[6][1][0]": 1197, "lpp_ram_data_out~279": 1198, "Mux54~2": 1199, "ram_data_out3_y[16]": 1200, "lpp_ram_data_out~268": 1201, "reg_no_twiddle[4][0][12]": 1202, "reg_no_twiddle[1][0][0]": 1203, "add_in_i_c[13]~feeder": 1204, "Mux12~0": 1205, "sink_state.run1": 1206, "ram_in_reg[3][14]~feeder": 1207, "ram_in_reg[3][2]": 1208, "ram_data_out1_y~34": 1209, "Add15~73": 1210, "Add11~29": 1211, "b_ram_data_in_bus_y[73]~feeder": 1212, "result_i_tmp[15]": 1213, "result_r_tmp[10]": 1214, "i_array_out[1][14]": 1215, "Add17~45": 1216, "Add9~65": 1217, "b_ram_data_in_bus_y[19]": 1218, "Mux93~0": 1219, "reg_no_twiddle[2][1][12]~feeder": 1220, "ram_in_reg[5][13]": 1221, "a_ram_data_in_bus_x[108]": 1222, "twiddle_data_x~25": 1223, "ram_in_reg[0][13]": 1224, "k_state.RUN_CNT": 1225, "Mux9~0": 1226, "result_r_tmp[16]~feeder": 1227, "reg_no_twiddle[4][1][0]": 1228, "at_sink_data_int[35]~feeder": 1229, "twad_tdlo[6][1]": 1230, "a_ram_data_in_bus_y[116]~feeder": 1231, "data_int1[5]": 1232, "Add8~77": 1233, "a_ram_data_in_bus_y[17]": 1234, "ram_a_not_b_vec~24": 1235, "a_ram_data_in_bus_y[72]~feeder": 1236, "a_ram_data_in_bus_y[99]~feeder": 1237, "tdl_arr[0][2]~feeder": 1238, "b_ram_data_in_bus_x[139]": 1239, "ram_in_reg[3][6]": 1240, "b_ram_data_in_bus_y[12]": 1241, "ram_in_reg[1][16]": 1242, "Mux90~3": 1243, "butterfly_st2[1][1][10]": 1244, "at_source_data[21]~feeder": 1245, "twiddle_data_y[0][1][11]~feeder": 1246, "ram_data_out2_x~30": 1247, "twiddle_data_y[2][0][1]": 1248, "reg_no_twiddle[6][1][6]": 1249, "lpp_ram_data_out[0][34]": 1250, "lpp_ram_data_out_sw[1][17]": 1251, "ram_data_out1_y~5": 1252, "wraddress_b_bus[13]": 1253, "tdl_arr[0]~feeder": 1254, "ram_in_reg[3][10]": 1255, "wren_b[1]~feeder": 1256, "twiddle_data_x[0][0][4]": 1257, "result_i_tmp[29]": 1258, "ram_data_out1_y[25]": 1259, "a_ram_data_in_bus_y[75]~feeder": 1260, "a_ram_data_in_bus_y[10]~feeder": 1261, "lpp_ram_data_out[1][31]": 1262, "fft_real_out[1]": 1263, "Mux18~2": 1264, "ram_data_out0_x~26": 1265, "result_r_tmp[34]~feeder": 1266, "butterfly_st2[0][0][14]": 1267, "a_ram_data_in_bus_y[105]~feeder": 1268, "Add7~1": 1269, "ram_a_not_b_vec~23": 1270, "i_array_out[1][11]": 1271, "reg_no_twiddle[2][0][7]~feeder": 1272, "gain_lut_8pts~10": 1273, "ram_data_out3_x~10": 1274, "lpp_ram_data_out~68": 1275, "reg_no_twiddle[2][0][0]~feeder": 1276, "tdl_arr[8][8]": 1277, "p_tdl[13][0]": 1278, "Mux108~0": 1279, "ram_in_reg[1][1]": 1280, "sink_start": 1281, "Mux31~0": 1282, "reg_no_twiddle[1][0][13]~feeder": 1283, "ram_data_out0_y~3": 1284, "add_in_i_a[12]": 1285, "tdl_arr[3][0]": 1286, "Mux15~3": 1287, "ram_data_out0_x[8]": 1288, "a_ram_data_in_bus_x[62]": 1289, "sample_count[10]": 1290, "lpp_ram_data_out~108": 1291, "reg_no_twiddle[3][1][0]~feeder": 1292, "tdl_arr[4][8]~feeder": 1293, "at_source_data[6]~feeder": 1294, "Add16~1": 1295, "\\sink_error[1]~input": 1296, "i_array_out[2][8]": 1297, "lpp_ram_data_out~73": 1298, "op_1~54": 1299, "result_i_tmp[20]": 1300, "reg_no_twiddle[5][1][4]~feeder": 1301, "data_real_o[5]": 1302, "Add1~69": 1303, "butterfly_st1[0][0][13]": 1304, "a_ram_data_in_bus_y[95]~feeder": 1305, "butterfly_st2[2][1][17]": 1306, "ram_a_not_b_vec~26": 1307, "reg_no_twiddle[1][1][9]~feeder": 1308, "ram_in_reg[2][1]~feeder": 1309, "Mux36~1": 1310, "lpp_ram_data_out_sw[1][12]": 1311, "ram_in_reg[4][10]": 1312, "a_ram_data_in_bus_x[81]~feeder": 1313, "ram_in_reg[6][11]": 1314, "ram_in_reg[1][11]~feeder": 1315, "reg_no_twiddle[0][0][5]": 1316, "ram_data_out0_x~16": 1317, "ram_in_reg[5][1]~feeder": 1318, "gen_rams:1:dat_A": 1319, "a_ram_data_in_bus_x[46]~feeder": 1320, "ram_data_out3_y~15": 1321, "rdaddress_b_bus[25]": 1322, "Mux136~2": 1323, "ram_data_out2_y~7": 1324, "lpp_ram_data_out~83": 1325, "Mux9~3": 1326, "r_array_out[2][1]": 1327, "a_ram_data_in_bus_y[100]~feeder": 1328, "ram_data_out0_y[12]": 1329, "result_i_tmp[16]": 1330, "butterfly_st1[0][0][12]": 1331, "ram_data_out0_x~29": 1332, "ram_data_out0_x~22": 1333, "Add17~17": 1334, "ram_in_reg[1][12]~feeder": 1335, "lpp_ram_data_out[4][6]": 1336, "butterfly_st2[1][0][0]": 1337, "Mux40~2": 1338, "lpp_ram_data_out~229": 1339, "ram_in_reg[2][2]": 1340, "gain_lut_8pts[3]": 1341, "Add5~5": 1342, "r_array_out[3][0]": 1343, "a_ram_data_in_bus_y[18]": 1344, "tdl_arr[1][1]~feeder": 1345, "lpp_ram_data_out~274": 1346, "Selector4~4": 1347, "data_rdy_vec[1]": 1348, "twiddle_data_y[1][0][11]": 1349, "ram_a_not_b_vec~20": 1350, "Mux2~3": 1351, "twiddle_data_y~13": 1352, "result_r_tmp[27]~feeder": 1353, "twiddle_data_x[1][1][3]": 1354, "add_in_i_d[6]": 1355, "Mux90~1": 1356, "reg_no_twiddle[1][0][4]~feeder": 1357, "pipeline_dffe[9]": 1358, "reg_no_twiddle[3][0][5]": 1359, "Mux52~3": 1360, "lpp_ram_data_out[5][12]": 1361, "b_ram_data_in_bus_y[53]": 1362, "delay_blk_done2": 1363, "tdl_arr[18]~feeder": 1364, "twiddle_data_x[2][1][7]~feeder": 1365, "tdl_arr[13][0]": 1366, "ram_data_out1_y~24": 1367, "result_i_tmp[21]~feeder": 1368, "fft_s2_cur.LPP_C_OUTPUT~0": 1369, "lpp_ram_data_out_sw[0][27]": 1370, "lpp_ram_data_out[3][20]": 1371, "ram_data_out3_y~24": 1372, "ram_data_out3_x[33]": 1373, "a_ram_data_in_bus_y[42]": 1374, "b_ram_data_in_bus_y[118]~feeder": 1375, "r_array_out[3][6]": 1376, "Mux88~2": 1377, "butterfly_st2[2][1][9]": 1378, "blk_exp_accum[4]": 1379, "data_real_in_reg[12]": 1380, "master_source_sop~0": 1381, "butterfly_st2[3][0][9]": 1382, "butterfly_st2[3][1][19]": 1383, "data_in_i[9]~feeder": 1384, "twiddle_data_x~33": 1385, "del_np_cnt~2": 1386, "Mux65~0": 1387, "blk_exp_acc[0]~7": 1388, "tdl_arr[0][5]": 1389, "Mux143~0": 1390, "Add13~25": 1391, "b_ram_data_in_bus_x[85]": 1392, "reg_no_twiddle[4][1][4]~feeder": 1393, "tdl_arr[1][11]~feeder": 1394, "Mux5~0": 1395, "butterfly_st2[0][0][0]": 1396, "tdl_arr[9][4]~feeder": 1397, "reg_no_twiddle[3][0][10]~feeder": 1398, "Mux62~0": 1399, "Add2~0": 1400, "i_array_out[0][5]": 1401, "ram_in_reg[3][3]": 1402, "r_array_out[3][4]": 1403, "b_ram_data_in_bus_y[105]": 1404, "ram_in_reg[4][17]": 1405, "tdl_arr[0][12]~feeder": 1406, "a_ram_data_in_bus_y[91]~feeder": 1407, "p_tdl[6][0]": 1408, "add_in_i_a[6]": 1409, "b_ram_data_in_bus_x[45]~feeder": 1410, "data_int1[15]": 1411, "reg_no_twiddle[4][1][13]": 1412, "b_ram_data_in_bus_x[56]~feeder": 1413, "rd_addr_c[2]": 1414, "add_in_r_a[4]": 1415, "ram_data_out2_y[19]": 1416, "lpp_sel": 1417, "sw_2_arr[0][0]": 1418, "data_int1[39]~feeder": 1419, "result_r_tmp[30]~feeder": 1420, "fft_dirn_held_o": 1421, "result_i_tmp[22]": 1422, "result_r_tmp[24]": 1423, "at_sink_data_int[16]": 1424, "b_ram_data_in_bus_y[42]~feeder": 1425, "Add7~69": 1426, "p_tdl[10][1]~feeder": 1427, "b_ram_data_in_bus_x[110]~feeder": 1428, "data_rdy_vec[0]": 1429, "wr_ptr": 1430, "counter_comb_bita2": 1431, "twad_tdle[3][5]~feeder": 1432, "butterfly_st1[1][1][12]": 1433, "a_ram_data_in_bus_x[52]~feeder": 1434, "k[5]": 1435, "b_ram_data_in_bus_y[8]~feeder": 1436, "data_real_o[2]": 1437, "Selector21~1": 1438, "reg_no_twiddle[4][1][1]": 1439, "p_tdl[2][2]": 1440, "reg_no_twiddle[1][1][1]~feeder": 1441, "ram_data_out3_x~30": 1442, "Add3~53": 1443, "Mux43~3": 1444, "twiddle_data_x[1][1][5]": 1445, "a_ram_data_in_bus_y[67]~feeder": 1446, "\\sink_real[0]~input": 1447, "result_i_tmp[4]": 1448, "counter_reg_bit[0]": 1449, "Add2~25": 1450, "twiddle_data_y[2][1][7]": 1451, "Add14~69": 1452, "op_1~49": 1453, "butterfly_st2[1][1][4]": 1454, "data_in_r[4]": 1455, "data_int1[12]": 1456, "at_source_data[25]": 1457, "r_array_out[3][2]~feeder": 1458, "Add3~73": 1459, "Add2~29": 1460, "Add6~65": 1461, "reg_no_twiddle[2][1][16]": 1462, "wraddress_a_bus[25]": 1463, "get_wr_swtiches": 1464, "Mux1~1": 1465, "Mux129~3": 1466, "b_ram_data_in_bus_y[39]": 1467, "Mux82~1": 1468, "pipeline_dffe[29]": 1469, "b_ram_data_in_bus_x[86]": 1470, "data_real_o[8]": 1471, "twiddle_data_y[1][0][7]": 1472, "Mux128~1": 1473, "ram_data_out1_x~32": 1474, "a_ram_data_in_bus_x[133]~feeder": 1475, "data_count_sig[2]": 1476, "reg_no_twiddle[3][1][13]": 1477, "rd_addr_c[0]": 1478, "Mux42~0": 1479, "b_ram_data_in_bus_x[72]": 1480, "butterfly_st1[3][1][8]": 1481, "b_ram_data_in_bus_x[11]~feeder": 1482, "ram_data_out2_y[9]": 1483, "i_array_out[2][2]": 1484, "a_ram_data_in_bus_x[94]~feeder": 1485, "Add10~65": 1486, "usedw_is_1_dff": 1487, "reg_no_twiddle[6][1][4]~feeder": 1488, "offset_counter~3": 1489, "Add11~65": 1490, "ram_data_out2_y[33]": 1491, "counter_reg_bit[1]": 1492, "sink_out_state.empty_and_ready": 1493, "lpp_ram_data_out[6][6]": 1494, "gen_rams:3:dat_A": 1495, "Add0~5": 1496, "b_ram_data_in_bus_y[28]": 1497, "ram_block1a21": 1498, "reg_no_twiddle[4][1][16]~feeder": 1499, "lpp_ram_data_out[4][0]": 1500, "lpp_ram_data_out_sw[2][5]": 1501, "tdl_arr[0][8]": 1502, "op_1~73": 1503, "lut_out_tmp[2]~1": 1504, "butterfly_st2[1][0][19]": 1505, "result_rb[10]": 1506, "fft_real_out[6]": 1507, "WideNor1": 1508, "Add2~5": 1509, "Add5~9": 1510, "twad_tdlo[6][2]": 1511, "Add8~49": 1512, "gain_lut_8pts[2]": 1513, "sel_anb_addr": 1514, "ram_in_reg[7][16]": 1515, "twad_tdle[3][2]": 1516, "pipeline_dffe[23]": 1517, "twad_tdlo[6][6]": 1518, "op_1~18": 1519, "Add9~45": 1520, "Mux38~1": 1521, "result_r_tmp[23]~feeder": 1522, "\\source_valid~output": 1523, "reg_no_twiddle[4][1][15]": 1524, "r_array_out[2][8]": 1525, "ram_a_not_b_vec~21": 1526, "Add2~21": 1527, "b_ram_data_in_bus_x[43]": 1528, "result_i_tmp[1]": 1529, "ram_in_reg[6][5]": 1530, "twiddle_data_x~0": 1531, "ram_in_reg[3][9]": 1532, "lpp_ram_data_out[2][35]": 1533, "ram_data_out3_x~8": 1534, "ram_in_reg[5][7]": 1535, "lpp_ram_data_out~239": 1536, "offset_counter~10": 1537, "gen_M4K_Output:dat_D_y": 1538, "ram_block1a5": 1539, "butterfly_st1[1][1][1]": 1540, "ram_data_out0_y[2]": 1541, "lpp_count_offset[4]": 1542, "wraddress_b_bus[0]": 1543, "tdl_arr[17]": 1544, "reg_no_twiddle[6][0][10]~feeder": 1545, "rdaddress_b_bus[32]": 1546, "b_ram_data_in_bus_x[5]": 1547, "ram_data_out2_y~15": 1548, "b_ram_data_in_bus_y[44]~feeder": 1549, "lpp_ram_data_out~176": 1550, "lpp_ram_data_out[5][20]": 1551, "sink_stall_s": 1552, "b_ram_data_in_bus_x[77]": 1553, "Mux12~3": 1554, "data_in_i[0]~feeder": 1555, "a_ram_data_in_bus_x[31]": 1556, "Mux127~0": 1557, "ram_data_out1_y~16": 1558, "data_int1[32]": 1559, "lpp_ram_data_out[3][29]": 1560, "lut_out_tmp~2": 1561, "ram_in_reg[1][14]": 1562, "ram_in_reg[1][15]~feeder": 1563, "ram_a_not_b_vec[7]": 1564, "data_int1[27]~feeder": 1565, "a_ram_data_in_bus_x[109]~feeder": 1566, "r_array_out[1][9]": 1567, "fft_imag_out[1]~feeder": 1568, "a_ram_data_in_bus_y[70]~feeder": 1569, "Add6~25": 1570, "result_i_tmp[31]": 1571, "butterfly_st1[1][0][15]": 1572, "Add16~17": 1573, "Add2~13": 1574, "Mux55~0": 1575, "Add8~1": 1576, "butterfly_st2[3][0][16]": 1577, "Add15~1": 1578, "Mux49~3": 1579, "core_real_in[6]": 1580, "tdl_arr[2][3]~feeder": 1581, "Add15~21": 1582, "a_ram_data_in_bus_x[73]": 1583, "butterfly_st1[3][1][2]": 1584, "Mux47~3": 1585, "ram_data_out1_x[0]": 1586, "Mux86~0": 1587, "r_array_out[1][14]": 1588, "sw_3_arr[0][7]": 1589, "lpp_ram_data_out[4][2]": 1590, "pipeline_dffe[7]": 1591, "a_ram_data_in_bus_y[112]~feeder": 1592, "lpp_ram_data_out[7][20]": 1593, "r_array_out[3][13]": 1594, "data_int[34]~feeder": 1595, "b_ram_data_in_bus_x[43]~feeder": 1596, "r_array_out[1][17]": 1597, "twiddle_data_y[2][1][9]~feeder": 1598, "Mux4~1": 1599, "Mux12~2": 1600, "ram_in_reg[4][13]~feeder": 1601, "wraddress_b_bus[3]~feeder": 1602, "Mux72~0": 1603, "add_in_i_a[2]": 1604, "ram_in_reg[7][14]": 1605, "a_ram_data_in_bus_y[50]~feeder": 1606, "ram_in_reg[0][0]": 1607, "p_tdl[2][0]": 1608, "reg_no_twiddle[0][0][6]": 1609, "tdl_arr[13][6]~feeder": 1610, "Add0~25": 1611, "result_ia[15]": 1612, "reg_no_twiddle[0][1][2]": 1613, "data_imag_in_reg[11]": 1614, "reg_no_twiddle[5][0][0]": 1615, "rdaddress_b_bus[34]~feeder": 1616, "data_real_in_reg[2]": 1617, "ram_in_reg[1][2]": 1618, "\\source_imag[13]~output": 1619, "result_i_tmp[5]": 1620, "ram_in_reg[2][1]": 1621, "twiddle_data_y[1][0][16]": 1622, "butterfly_st2[0][1][11]": 1623, "twiddle_data_x[1][1][13]": 1624, "ram_in_reg[0][6]~feeder": 1625, "ram_data_out2_y[0]": 1626, "Mux141~0": 1627, "Mux11~3": 1628, "b_ram_data_in_bus_y[48]~feeder": 1629, "add_in_i_b[7]": 1630, "data_imag_o[4]": 1631, "butterfly_st2[1][0][11]": 1632, "which_ram_set~feeder": 1633, "Mux120~0": 1634, "a_ram_data_in_bus_y[90]~feeder": 1635, "Mux143~3": 1636, "wraddress_a_bus[27]": 1637, "sgn_2i": 1638, "lpp_ram_data_out_sw[3][2]": 1639, "Add3~25": 1640, "twiddle_data_x[2][0][5]": 1641, "b_ram_data_in_bus_y[131]~feeder": 1642, "lpp_ram_data_out[5][10]": 1643, "a_ram_data_in_bus_x[110]": 1644, "Add7~57": 1645, "Mux132~2": 1646, "reg_no_twiddle[1][1][13]~feeder": 1647, "data_count_int[0]": 1648, "add_in_i_d[14]": 1649, "Mux76~0": 1650, "lpp_ram_data_out[4][9]": 1651, "lpp_ram_data_out~45": 1652, "Mux13~0": 1653, "Add9~53": 1654, "b_ram_data_in_bus_y[94]": 1655, "Add3~37": 1656, "Mux126~4": 1657, "Add7~33": 1658, "Mux108~5": 1659, "b_ram_data_in_bus_x[119]~feeder": 1660, "lpp_ram_data_out_sw[2][3]": 1661, "ram_data_out3_y~7": 1662, "Mux75~0": 1663, "result_i_tmp[25]": 1664, "tdl_arr[2][8]~feeder": 1665, "out_cnt[8]": 1666, "reg_no_twiddle[3][0][0]~feeder": 1667, "lpp_ram_data_out_sw[2][19]": 1668, "ram_data_out3_y~19": 1669, "sdetd.GBLK": 1670, "a_ram_data_in_bus_y[47]": 1671, "i_array_out[1][15]": 1672, "Selector2~1": 1673, "\\sink_imag[11]~input": 1674, "Add4~37": 1675, "Add0~21": 1676, "ram_data_out3_y[35]": 1677, "tdl_arr[1]": 1678, "Mux137~2": 1679, "b_ram_data_in_bus_x[40]": 1680, "reg_no_twiddle[6][1][10]": 1681, "ram_data_out3_x[2]": 1682, "exponent_out[3]": 1683, "ram_in_reg[1][6]~feeder": 1684, "reg_no_twiddle[0][1][10]": 1685, "ram_in_reg[2][12]": 1686, "ram_in_reg[4][1]": 1687, "b_ram_data_in_bus_y[65]": 1688, "ram_in_reg[4][16]~feeder": 1689, "ram_data_out3_y[33]": 1690, "blk_exp_acc[0]~1": 1691, "lpp_ram_data_out_sw[1][22]": 1692, "lpp_ram_data_out_sw[0][0]": 1693, "wr_address_i_int[1]": 1694, "twad_tdle[5][9]": 1695, "add_in_i_d[5]~feeder": 1696, "Add3~1": 1697, "b_ram_data_in_bus_x[111]": 1698, "Add6~57": 1699, "i_array_out[3][13]": 1700, "b_ram_data_in_bus_y[142]~feeder": 1701, "ram_in_reg[3][12]": 1702, "ram_data_out1_x[10]": 1703, "ram_data_out2_y~3": 1704, "Selector2~0": 1705, "op_1~58": 1706, "i_array_out[0][6]": 1707, "ram_in_reg[3][7]~feeder": 1708, "lpp_ram_data_out[3][26]": 1709, "reg_no_twiddle[6][1][1]~feeder": 1710, "twad_tdle[4][4]": 1711, "op_1~22": 1712, "Mux5~3": 1713, "b_ram_data_in_bus_x[133]~feeder": 1714, "at_source_data[39]": 1715, "ram_data_out1_y[11]": 1716, "butterfly_st1[0][1][2]": 1717, "ram_data_out0_y[15]": 1718, "reg_no_twiddle[6][0][13]~feeder": 1719, "a_ram_data_in_bus_x[110]~feeder": 1720, "lpp_ram_data_out[0][29]": 1721, "a_ram_data_in_bus_y[19]": 1722, "Mux132~3": 1723, "Mux108~3": 1724, "lpp_ram_data_out~40": 1725, "\\~GND": 1726, "butterfly_st2[3][0][18]": 1727, "core_imag_in[2]~feeder": 1728, "Add14~73": 1729, "sw_3_arr[0][8]": 1730, "tdl_arr[7][3]": 1731, "result_r_tmp[31]": 1732, "p[2]": 1733, "a_ram_data_in_bus_x[125]": 1734, "butterfly_st2[1][0][17]": 1735, "add_in_r_b[8]": 1736, "ram_in_reg[6][9]~feeder": 1737, "Selector12~0": 1738, "add_in_r_c[6]": 1739, "tdl_arr[5][3]": 1740, "reg_no_twiddle[5][1][13]~feeder": 1741, "out_cnt[9]": 1742, "Mux17~2": 1743, "b_ram_data_in_bus_y[40]": 1744, "twiddle_data_x[0][1][6]": 1745, "tdl_arr[9][7]": 1746, "wd_vec[2]~feeder": 1747, "result_ra[2]": 1748, "twiddle_data_y~17": 1749, "twad_tdlo[5][0]~feeder": 1750, "result_i_tmp[18]": 1751, "ram_in_reg[7][4]": 1752, "data_in_i[15]~feeder": 1753, "ram_in_reg[3][14]": 1754, "Mux22~0": 1755, "butterfly_st2[3][0][4]": 1756, "tdl_arr[3][1]": 1757, "a_ram_data_in_bus_y[114]~feeder": 1758, "rdaddress_a_bus[5]~feeder": 1759, "result_r_tmp[0]": 1760, "twad_tdlo[2][2]": 1761, "a_ram_data_in_bus_x[54]": 1762, "ram_data_out1_x~7": 1763, "b_ram_data_in_bus_x[87]": 1764, "a_ram_data_in_bus_y[69]": 1765, "out_cnt[2]": 1766, "lpp_ram_data_out[5][33]": 1767, "a_ram_data_in_bus_x[28]~feeder": 1768, "a_ram_data_in_bus_y[77]": 1769, "lpp_ram_data_out~34": 1770, "reg_no_twiddle[5][1][8]": 1771, "add_in_r_a[0]~feeder": 1772, "Add15~13": 1773, "result_ra[3]": 1774, "data_int[27]~feeder": 1775, "lpp_ram_data_out~124": 1776, "reg_no_twiddle[6][0][16]": 1777, "Mux46~1": 1778, "at_source_data[4]~feeder": 1779, "sw_3_arr[0][3]": 1780, "Add8~37": 1781, "tdl_arr[3][6]": 1782, "lpp_ram_data_out[0][17]": 1783, "tdl_arr[12][5]~feeder": 1784, "ram_data_out2_y~27": 1785, "Add8~61": 1786, "a_ram_data_in_bus_y[18]~feeder": 1787, "i_array_out[1][1]": 1788, "Add13~13": 1789, "reg_no_twiddle[0][0][15]": 1790, "a_ram_data_in_bus_x[133]": 1791, "\\sink_imag[9]~input": 1792, "butterfly_st2[1][0][9]": 1793, "Mux36~3": 1794, "ram_data_out2_y[20]": 1795, "reg_no_twiddle[5][0][6]~feeder": 1796, "ram_in_reg[0][5]~feeder": 1797, "Mux73~1": 1798, "ram_in_reg[7][7]~feeder": 1799, "ram_in_reg[5][3]": 1800, "add_in_r_a[3]": 1801, "sw_3_arr[0][2]": 1802, "b_ram_data_in_bus_y[36]~feeder": 1803, "tdl_arr[0][11]~feeder": 1804, "Add10~13": 1805, "source_valid_ctrl_sop~0": 1806, "fft_imag_out[7]": 1807, "b_ram_data_in_bus_x[104]~feeder": 1808, "tdl_arr[8][4]~feeder": 1809, "a_ram_data_in_bus_y[13]": 1810, "ram_data_out3_y~34": 1811, "Mux0~5": 1812, "Add2~41": 1813, "i_array_out[0][11]": 1814, "ram_in_reg[1][8]~feeder": 1815, "butterfly_st2[3][1][8]": 1816, "cnt_k~0": 1817, "Add5~21": 1818, "butterfly_st2[1][1][12]": 1819, "Selector8~0": 1820, "Mux108~2": 1821, "core_imag_in[15]": 1822, "twad_tdlo[1][2]": 1823, "rd_addr_d[7]": 1824, "ram_data_out3_y~32": 1825, "source_comb_update_2~4": 1826, "b_ram_data_in_bus_x[128]~feeder": 1827, "butterfly_st1[2][1][10]": 1828, "Add13~1": 1829, "wraddress_a_bus[23]~feeder": 1830, "ram_data_out1_x[12]": 1831, "b_ram_data_in_bus_y[85]~feeder": 1832, "ram_data_out2_x~3": 1833, "Selector10~0": 1834, "butterfly_st1[1][1][13]": 1835, "tdl_arr[3]~feeder": 1836, "butterfly_st1[2][0][3]": 1837, "next_pass_id~1": 1838, "ram_data_out3_y~10": 1839, "i_array_out[1][16]": 1840, "data_in_i[10]~feeder": 1841, "reg_no_twiddle[3][1][17]~feeder": 1842, "ram_data_out0_x[28]": 1843, "Add2~45": 1844, "Mux128~0": 1845, "result_r_tmp[20]~feeder": 1846, "Add17~53": 1847, "ram_data_out1_y~10": 1848, "add_in_i_d[17]~feeder": 1849, "op_1~117": 1850, "ram_data_out3_y[29]": 1851, "lpp_ram_data_out_sw[2][0]": 1852, "lpp_ram_data_out[3][19]": 1853, "Add2~57": 1854, "data_int[33]": 1855, "r_array_out[2][3]": 1856, "Mux42~1": 1857, "b_ram_data_in_bus_y[141]~feeder": 1858, "output_i[7]": 1859, "ram_in_reg[2][0]~feeder": 1860, "Add12~69": 1861, "source_state.start": 1862, "Mux53~3": 1863, "at_sink_data_int[32]": 1864, "at_source_data[9]~feeder": 1865, "twad_tdle[0][2]": 1866, "reg_no_twiddle[6][0][17]": 1867, "ram_in_reg[6][17]~feeder": 1868, "twad_tdlo[2][9]": 1869, "a_ram_data_in_bus_x[107]": 1870, "add_in_i_d[9]~feeder": 1871, "ram_in_reg[7][9]": 1872, "core_real_in[14]~feeder": 1873, "r_array_out[3][4]~feeder": 1874, "lpp_ram_data_out~187": 1875, "a_ram_data_in_bus_y[96]~feeder": 1876, "Selector0~1": 1877, "reg_no_twiddle[5][1][0]": 1878, "butterfly_st2[0][1][16]": 1879, "a_ram_data_in_bus_y[136]": 1880, "b_ram_data_in_bus_x[90]~feeder": 1881, "b_ram_data_in_bus_x[1]": 1882, "ram_a_not_b_vec~22": 1883, "sink_ready_ctrl_d": 1884, "Mux137~1": 1885, "Mux126~2": 1886, "wraddress_a_bus[19]~feeder": 1887, "Mux53~0": 1888, "reg_no_twiddle[5][0][3]": 1889, "lpp_ram_data_out~177": 1890, "ram_data_out3_y~6": 1891, "reg_no_twiddle[3][1][12]": 1892, "ram_data_out0_y[28]": 1893, "tdl_arr[7]~feeder": 1894, "add_in_r_d[11]": 1895, "i_array_out[3][14]": 1896, "wraddress_a_bus[16]": 1897, "Mux130~0": 1898, "butterfly_st2[2][1][7]": 1899, "a_ram_data_in_bus_y[131]": 1900, "ram_data_out2_y~18": 1901, "add_in_r_a[11]": 1902, "Add10~61": 1903, "Mux73~3": 1904, "Mux132~0": 1905, "b_ram_data_in_bus_y[33]~feeder": 1906, "i_array_out[3][0]": 1907, "sgn_2r": 1908, "b_ram_data_in_bus_y[22]~feeder": 1909, "b_ram_data_in_bus_x[143]": 1910, "ram_in_reg[7][14]~feeder": 1911, "twiddle_data_y[2][1][0]": 1912, "wr_addr[5]~feeder": 1913, "next_block_d": 1914, "a_ram_data_in_bus_y[129]~feeder": 1915, "result_i_tmp[20]~feeder": 1916, "gen_rams:2:dat_A": 1917, "reg_no_twiddle[1][1][11]~feeder": 1918, "output_i[3]": 1919, "ram_data_out3_x[31]": 1920, "lpp_ram_data_out_sw[0][3]": 1921, "twad_tdlo[1][4]~feeder": 1922, "Mux134~1": 1923, "at_source_data[4]": 1924, "lpp_ram_data_out[3][34]": 1925, "tdl_arr[3][8]": 1926, "a_ram_data_in_bus_x[66]~feeder": 1927, "blk_exp~4": 1928, "twiddle_data_y[0][1][17]": 1929, "lpp_ram_data_out[7][11]": 1930, "Add13~73": 1931, "lpp_ram_data_out[2][26]": 1932, "rd_addr_d[0]": 1933, "tdl_arr[0][2]": 1934, "data_count_int_selected[5]~0": 1935, "wd_vec[4]": 1936, "ram_data_out3_x[12]": 1937, "lpp_ram_data_out[6][12]": 1938, "sop_out": 1939, "lpp_ram_data_out[6][19]": 1940, "butterfly_st1[3][1][7]": 1941, "lpp_ram_data_out[3][31]": 1942, "Equal0~2": 1943, "data_int[17]": 1944, "b_ram_data_in_bus_y[127]~feeder": 1945, "tdl_arr[8]": 1946, "lpp_ram_data_out_sw[3][29]": 1947, "tdl_arr[14][8]~feeder": 1948, "a_ram_data_in_bus_y[103]": 1949, "i_array_out[2][6]~feeder": 1950, "ram_data_out2_y[12]": 1951, "Add11~69": 1952, "butterfly_st2[2][1][13]": 1953, "fft_imag_out[17]~feeder": 1954, "r_array_out[3][5]": 1955, "result_i_tmp[25]~feeder": 1956, "a_ram_data_in_bus_x[127]~feeder": 1957, "a_ram_data_in_bus_x[136]~feeder": 1958, "b_ram_data_in_bus_x[74]": 1959, "rd_addr_c[6]~feeder": 1960, "reg_no_twiddle[5][1][11]": 1961, "ram_in_reg[3][4]~feeder": 1962, "lpp_ram_data_out~125": 1963, "lpp_ram_data_out~149": 1964, "lpp_count[3]": 1965, "b_ram_data_in_bus_x[37]~feeder": 1966, "count[2]": 1967, "Add13~77": 1968, "reg_no_twiddle[0][0][11]": 1969, "Add13~17": 1970, "lpp_ram_data_out_sw[0][8]": 1971, "reg_no_twiddle[1][0][3]~feeder": 1972, "i_array_out[0][3]~feeder": 1973, "add_in_i_d[7]~feeder": 1974, "lut_out_tmp~1": 1975, "wr_address_i_int[8]": 1976, "lpp_ram_data_out~168": 1977, "lpp_ram_data_out~258": 1978, "Add12~17": 1979, "Mux15~2": 1980, "twad_tdlo[6][8]~feeder": 1981, "b_ram_data_in_bus_y[91]": 1982, "ram_data_out3_x~5": 1983, "ram_data_out3_y~17": 1984, "lpp_ram_data_out~106": 1985, "fft_real_out[13]": 1986, "ram_data_out2_x~29": 1987, "lpp_count_offset[2]": 1988, "butterfly_st1[2][0][7]": 1989, "Mux103~0": 1990, "tdl_arr[15][1]": 1991, "fft_imag_out[12]": 1992, "a_ram_data_in_bus_x[43]~feeder": 1993, "lpp_ram_data_out~110": 1994, "i_array_out[0][0]~feeder": 1995, "fft_dirn_held_o~0": 1996, "sw_2_arr[0][4]~feeder": 1997, "twiddle_data_y[1][1][17]": 1998, "Add3~49": 1999, "source_stall_reg~0": 2000, "result_rb[8]": 2001, "ram_in_reg[6][8]": 2002, "p_tdl[1][2]~feeder": 2003, "twiddle_data_y[2][1][8]": 2004, "Mux14~2": 2005, "en_np": 2006, "p_tdl[0][1]": 2007, "Mux15~0": 2008, "b_ram_data_in_bus_x[100]": 2009, "Mux135~2": 2010, "Add6~61": 2011, "add_in_i_a[4]": 2012, "b_ram_data_in_bus_x[109]": 2013, "Mux13~3": 2014, "twiddle_data_y[2][1][5]": 2015, "result_rb[6]": 2016, "ram_data_out0_y~9": 2017, "ram_data_out1_x[4]": 2018, "rdaddress_a_bus[7]": 2019, "reg_no_twiddle[1][0][5]~feeder": 2020, "valid_ctrl_inter~1": 2021, "Add1~41": 2022, "usedw_is_0_dff": 2023, "twiddle_data_y~9": 2024, "r_array_out[1][8]": 2025, "ram_data_out1_y[5]": 2026, "core_imag_in[17]~feeder": 2027, "\\source_imag[10]~output": 2028, "lpp_ram_data_out[5][28]": 2029, "ram_a_not_b_vec~6": 2030, "lpp_ram_data_out[7][13]": 2031, "lpp_ram_data_out~202": 2032, "gen_quad_str_ctrl:gen_de_bfp:delay_next_pass": 2033, "k_count[7]": 2034, "twiddle_data_y[2][1][7]~feeder": 2035, "Add11~57": 2036, "Mux80~0": 2037, "reg_no_twiddle[6][1][9]": 2038, "Add9~37": 2039, "lpp_ram_data_out[4][22]": 2040, "gain_lut_8pts~2": 2041, "butterfly_st1[3][1][10]": 2042, "ram_in_reg[2][16]~feeder": 2043, "result_r_tmp[34]": 2044, "ram_data_out0_y~8": 2045, "Selector6~3": 2046, "ram_data_out2_x[28]": 2047, "ram_in_reg[3][4]": 2048, "lpp_ram_data_out[6][29]": 2049, "wraddress_a_bus[11]~feeder": 2050, "lpp_ram_data_out[7][31]": 2051, "result_i_tmp[29]~feeder": 2052, "butterfly_st1[3][0][5]": 2053, "at_source_data[3]": 2054, "a_ram_data_in_bus_y[24]": 2055, "ram_in_reg[4][4]": 2056, "ram_in_reg[1][11]": 2057, "twad_tdlo[2][8]": 2058, "b_ram_data_in_bus_y[104]~feeder": 2059, "a_ram_data_in_bus_x[39]~feeder": 2060, "lpp_ram_data_out[0][31]": 2061, "reg_no_twiddle[1][1][0]~feeder": 2062, "Mux18~3": 2063, "wd_vec[1]": 2064, "lpp_ram_data_out[0][25]": 2065, "Add17~21": 2066, "a_ram_data_in_bus_y[141]~feeder": 2067, "ram_data_out2_x[25]": 2068, "at_source_data[23]": 2069, "twiddle_data_y[1][1][4]~feeder": 2070, "data_real_in_reg[14]": 2071, "lpp_ram_data_out[5][19]": 2072, "ram_in_reg[0][4]~feeder": 2073, "Add13~37": 2074, "ram_data_out3_x[15]": 2075, "twiddle_data_x[2][1][12]~feeder": 2076, "i_array_out[2][7]": 2077, "Add17~37": 2078, "data_count_int1[10]~feeder": 2079, "data_count_int1[4]": 2080, "a_ram_data_in_bus_y[115]~feeder": 2081, "Mux64~0": 2082, "result_r_tmp[23]": 2083, "rdaddress_b_bus[16]~feeder": 2084, "tdl_arr[12][8]~feeder": 2085, "Add11~53": 2086, "butterfly_st1[3][1][1]": 2087, "r_array_out[0][13]": 2088, "ram_data_out2_y~34": 2089, "at_sink_data_int[6]": 2090, "tdl_arr[18]": 2091, "b_ram_data_in_bus_y[93]": 2092, "ram_data_out3_x~14": 2093, "i_array_out[2][11]": 2094, "Mux139~0": 2095, "b_ram_data_in_bus_y[132]": 2096, "a_ram_data_in_bus_y[79]": 2097, "lpp_ram_data_out_sw[0][14]": 2098, "Mux61~0": 2099, "a_ram_data_in_bus_y[17]~feeder": 2100, "lpp_ram_data_out~76": 2101, "lpp_ram_data_out[6][26]": 2102, "add_in_r_d[7]~feeder": 2103, "reg_no_twiddle[2][1][12]": 2104, "Add1~33": 2105, "reg_no_twiddle[6][0][8]": 2106, "twad_tdle[5][2]": 2107, "b_ram_data_in_bus_y[124]~feeder": 2108, "Add13~5": 2109, "ram_data_out1_x[19]": 2110, "add_in_r_d[12]": 2111, "Add17~49": 2112, "ram_data_out2_x[16]": 2113, "Mux134~2": 2114, "reg_no_twiddle[4][1][6]~feeder": 2115, "data_real_o[15]": 2116, "ram_in_reg[6][9]": 2117, "ram_data_out0_y[23]": 2118, "butterfly_st1[2][1][5]": 2119, "tdl_arr[6][4]~feeder": 2120, "tdl_arr[1][9]": 2121, "wren_a[2]": 2122, "ram_in_reg[4][12]": 2123, "Add1~57": 2124, "op_1~113": 2125, "reg_no_twiddle[1][1][10]": 2126, "a_ram_data_in_bus_y[46]": 2127, "Add14~17": 2128, "ram_data_out0_x[10]": 2129, "\\sink_real[7]~input": 2130, "ram_data_out3_y~13": 2131, "k_count[5]": 2132, "ram_data_out0_x[14]": 2133, "butterfly_st1[3][1][16]": 2134, "add_in_r_d[10]~feeder": 2135, "p_tdl[2][1]~feeder": 2136, "tdl_arr[1][0]~feeder": 2137, "lpp_ram_data_out~13": 2138, "Mux133~1": 2139, "lpp_ram_data_out[7][5]": 2140, "ram_in_reg[1][14]~feeder": 2141, "tdl_arr[1][13]": 2142, "output_r[10]": 2143, "a_ram_data_in_bus_x[51]": 2144, "Mux45~2": 2145, "ram_in_reg[4][11]": 2146, "b_ram_data_in_bus_y[63]": 2147, "Mux77~1": 2148, "b_ram_data_in_bus_x[97]~feeder": 2149, "lpp_ram_data_out[7][3]": 2150, "b_ram_data_in_bus_y[59]": 2151, "twiddle_data_y[0][1][4]": 2152, "lpp_ram_data_out~265": 2153, "tdl_arr[0][8]~feeder": 2154, "a_ram_data_in_bus_x[123]": 2155, "reg_no_twiddle[4][0][13]": 2156, "core_real_in[6]~feeder": 2157, "data_count_int[6]": 2158, "tdl_arr[4][5]": 2159, "Mux2~2": 2160, "bfp~0": 2161, "tdl_arr[9][2]": 2162, "Add5~29": 2163, "a_ram_data_in_bus_y[0]": 2164, "data_int[6]": 2165, "twiddle_data_x[2][1][16]": 2166, "add_in_r_c[11]": 2167, "add_in_i_d[5]": 2168, "Mux137~0": 2169, "reg_no_twiddle[2][0][6]": 2170, "tdl_arr[14]": 2171, "r_array_out[3][0]~feeder": 2172, "ram_data_out2_x[22]": 2173, "data_count_int[7]": 2174, "add_in_i_a[14]": 2175, "tdl_arr[15][2]": 2176, "count[7]": 2177, "result_r_tmp[21]~feeder": 2178, "core_imag_in[11]": 2179, "add_in_r_c[1]~feeder": 2180, "lpp_ram_data_out[0][22]": 2181, "twiddle_data_x[0][1][4]": 2182, "Selector7~0": 2183, "a_ram_data_in_bus_x[74]": 2184, "data_int1[26]": 2185, "data_int1[28]": 2186, "data_int[13]": 2187, "b_ram_data_in_bus_y[58]~feeder": 2188, "reg_no_twiddle[3][0][16]": 2189, "Add1~49": 2190, "tdl_arr[4][1]": 2191, "Add12~73": 2192, "twad_tdle[5][5]": 2193, "r_array_out[3][15]": 2194, "butterfly_st2[2][0][16]": 2195, "twiddle_data_y~22": 2196, "lpp_ram_data_out_sw[2][21]": 2197, "ram_in_reg[2][0]": 2198, "wraddress_a_bus[0]": 2199, "b_ram_data_in_bus_x[24]~feeder": 2200, "Add5~13": 2201, "Add11~73": 2202, "b_ram_data_in_bus_y[47]": 2203, "Add0~73": 2204, "a_ram_data_in_bus_y[101]": 2205, "Add1~21": 2206, "result_r_tmp[19]": 2207, "p_tdl[4][2]~feeder": 2208, "sink_start~0": 2209, "twiddle_data_x[2][1][1]": 2210, "result_r_tmp[13]": 2211, "empty_dff": 2212, "at_sink_data_int[35]": 2213, "data_rdy_int": 2214, "r_array_out[3][1]": 2215, "Mux26~0": 2216, "add_in_r_b[9]~feeder": 2217, "reg_no_twiddle[6][1][17]~feeder": 2218, "i_array_out[0][16]": 2219, "ram_in_reg[0][17]": 2220, "Mux127~1": 2221, "op_1~109": 2222, "Mux39~1": 2223, "fft_real_out[16]~feeder": 2224, "Add9~1": 2225, "lpp_ram_data_out[3][3]": 2226, "twiddle_data_x[1][0][7]": 2227, "reg_no_twiddle[6][0][12]~feeder": 2228, "result_r_tmp[14]": 2229, "tdl_arr[14][0]": 2230, "Mux82~0": 2231, "ram_data_out1_y~9": 2232, "Add11~45": 2233, "Add9~29": 2234, "result_ia[5]": 2235, "result_rb[18]": 2236, "b_ram_data_in_bus_y[109]": 2237, "Add4~25": 2238, "add_in_r_c[13]": 2239, "data_imag_o[13]~13": 2240, "Add17~13": 2241, "wr_addr[7]": 2242, "gain_lut_8pts~3": 2243, "lpp_ram_data_out~179": 2244, "twiddle_data_y~6": 2245, "butterfly_st2[3][0][10]": 2246, "lpp_ram_data_out~165": 2247, "sign_vec[0]": 2248, "reg_no_twiddle[3][0][1]": 2249, "Equal1~1": 2250, "Add16~37": 2251, "reg_no_twiddle[3][0][6]~feeder": 2252, "reg_no_twiddle[1][1][5]": 2253, "a_ram_data_in_bus_y[8]~feeder": 2254, "Mux142~2": 2255, "ram_data_out1_x~21": 2256, "add_in_i_d[16]~feeder": 2257, "b_ram_data_in_bus_y[1]": 2258, "b_ram_data_in_bus_y[59]~feeder": 2259, "add_in_i_c[4]~feeder": 2260, "Add6~1": 2261, "a_ram_data_in_bus_y[85]": 2262, "ram_in_reg[6][1]": 2263, "ram_in_reg[7][6]": 2264, "Add2~61": 2265, "count[1]": 2266, "at_source_data[14]~feeder": 2267, "exponent_out~3": 2268, "tdl_arr[10][8]~feeder": 2269, "i_array_out[3][15]": 2270, "tdl_arr[12][2]": 2271, "b_ram_data_in_bus_y[120]~feeder": 2272, "butterfly_st2[1][1][1]": 2273, "count_finished~4": 2274, "ram_in_reg[3][6]~feeder": 2275, "b_ram_data_in_bus_y[51]": 2276, "lpp_ram_data_out[4][4]": 2277, "ram_in_reg[0][6]": 2278, "data_int[27]": 2279, "ram_data_out1_y[10]": 2280, "reg_no_twiddle[6][1][3]~feeder": 2281, "butterfly_st2[0][1][1]": 2282, "Mux118~0": 2283, "Selector20~1": 2284, "ram_in_reg[7][5]~feeder": 2285, "result_ia[6]": 2286, "b_ram_data_in_bus_y[80]~feeder": 2287, "p_tdl[0][2]": 2288, "ram_data_out0_x~21": 2289, "a_ram_data_in_bus_x[116]~feeder": 2290, "reg_no_twiddle[4][0][1]~feeder": 2291, "twiddle_data_y[2][0][8]": 2292, "lpp_ram_data_out~171": 2293, "Add5~57": 2294, "ram_data_out1_x[22]": 2295, "data_real_in_reg[16]": 2296, "source_state.end1": 2297, "twad_tempo[1]": 2298, "fft_dirn": 2299, "b_ram_data_in_bus_x[66]~feeder": 2300, "sink_ready_ctrl~0": 2301, "output_i[18]": 2302, "ram_in_reg[0][16]~feeder": 2303, "core_imag_in[1]~feeder": 2304, "reg_no_twiddle[1][1][5]~feeder": 2305, "ram_in_reg[1][4]": 2306, "reg_no_twiddle[1][1][12]~feeder": 2307, "add_in_r_b[1]~feeder": 2308, "b_ram_data_in_bus_x[44]": 2309, "rdaddress_a_bus[32]": 2310, "ram_data_out2_x[2]": 2311, "lpp_ram_data_out_sw[0][19]": 2312, "result_i_tmp[24]": 2313, "i_array_out[2][6]": 2314, "ram_data_out1_x[29]": 2315, "ram_in_reg[7][1]~feeder": 2316, "reg_no_twiddle[3][1][9]": 2317, "b_ram_data_in_bus_x[36]": 2318, "ram_data_out1_y~4": 2319, "lpp_ram_data_out[6][17]": 2320, "butterfly_st1[3][0][11]": 2321, "twiddle_data_y[0][1][16]~feeder": 2322, "a_ram_data_in_bus_x[100]": 2323, "a_ram_data_in_bus_x[71]~feeder": 2324, "b_ram_data_in_bus_x[13]": 2325, "a_ram_data_in_bus_y[75]": 2326, "twiddle_data_y[2][0][3]": 2327, "Add5~37": 2328, "b_ram_data_in_bus_y[37]": 2329, "a_ram_data_in_bus_y[35]~feeder": 2330, "fft_s2_cur.LAST_LPP_C~1": 2331, "b_ram_data_in_bus_y[107]": 2332, "twad_tdlo[5][2]": 2333, "butterfly_st1[3][1][13]": 2334, "butterfly_st2[2][1][11]": 2335, "result_i_tmp[27]~feeder": 2336, "tdl_arr[12]": 2337, "twiddle_data_x[1][1][14]": 2338, "ram_data_out3_x~33": 2339, "b_ram_data_in_bus_y[62]": 2340, "data_int[32]~feeder": 2341, "wraddress_b_bus[15]": 2342, "Mux85~1": 2343, "lpp_ram_data_out_sw[1][23]": 2344, "ram_in_reg[6][0]": 2345, "twad_tdle[5][6]": 2346, "ram_data_out3_x~13": 2347, "add_in_i_b[0]": 2348, "ram_data_out1_y[30]": 2349, "lpp_ram_data_out[7][23]": 2350, "twiddle_data_y[0][1][14]~feeder": 2351, "add_in_r_b[10]": 2352, "Mux40~3": 2353, "reg_no_twiddle[6][0][1]": 2354, "b_ram_data_in_bus_x[106]~feeder": 2355, "lpp_ram_data_out~129": 2356, "Mux74~0": 2357, "b_ram_data_in_bus_y[97]~feeder": 2358, "at_source_data[7]~feeder": 2359, "at_sink_data_int[23]": 2360, "wr_addr[6]~feeder": 2361, "Add8~33": 2362, "fft_imag_out[8]": 2363, "b_ram_data_in_bus_y[100]~feeder": 2364, "rdaddress_a_bus[34]": 2365, "ram_data_out2_y[24]": 2366, "a_ram_data_in_bus_y[45]~feeder": 2367, "Mux136~3": 2368, "Mux141~1": 2369, "\\source_error[0]~output": 2370, "wraddress_b_bus[12]": 2371, "k[1]": 2372, "Mux78~2": 2373, "data_imag_in_reg[15]~feeder": 2374, "Add10~17": 2375, "fft_real_out[7]~feeder": 2376, "Mux54~6": 2377, "Mux53~1": 2378, "b_ram_data_in_bus_x[58]~feeder": 2379, "wraddress_a_bus[22]~feeder": 2380, "r_array_out[2][17]": 2381, "butterfly_st1[1][0][17]": 2382, "Add3~9": 2383, "ram_data_out3_y[18]": 2384, "Mux50~1": 2385, "lpp_ram_data_out[7][1]": 2386, "data_rdy_vec[1]~feeder": 2387, "Selector2~3": 2388, "a_ram_data_in_bus_x[92]": 2389, "ram_data_out2_x~35": 2390, "butterfly_st1[3][0][14]": 2391, "twiddle_data_y[0][1][7]": 2392, "Mux41~2": 2393, "rd_addr_c[4]": 2394, "fft_s2_cur.IDLE": 2395, "a_ram_data_in_bus_x[25]~feeder": 2396, "b_ram_data_in_bus_y[71]~feeder": 2397, "ram_data_out2_y~8": 2398, "b_ram_data_in_bus_y[132]~feeder": 2399, "tdl_arr[1][14]": 2400, "twad_tdlo[4][5]": 2401, "Add4~65": 2402, "ram_in_reg[4][8]": 2403, "reg_no_twiddle[5][0][2]~feeder": 2404, "result_r_tmp[25]": 2405, "b_ram_data_in_bus_x[18]": 2406, "twiddle_data_y[0][0][8]": 2407, "p_tdl[13][1]": 2408, "tdl_arr[12][3]": 2409, "ram_data_out2_x~31": 2410, "reg_no_twiddle[0][0][8]": 2411, "reg_no_twiddle[4][0][10]~feeder": 2412, "reg_no_twiddle[2][1][4]": 2413, "reg_no_twiddle[3][1][15]": 2414, "twad_tdle[3][8]": 2415, "ram_in_reg[7][0]": 2416, "tdl_arr[7][3]~feeder": 2417, "data_int1[16]~feeder": 2418, "ram_in_reg[4][6]": 2419, "i_array_out[1][2]": 2420, "tdl_arr[7]": 2421, "reg_no_twiddle[5][0][17]": 2422, "result_r_tmp[9]": 2423, "Mux90~4": 2424, "data_count_int1[11]": 2425, "at_sink_data_int[33]": 2426, "Add0~17": 2427, "lpp_ram_data_out[7][14]": 2428, "ram_in_reg[1][0]": 2429, "butterfly_st2[3][1][0]": 2430, "ram_in_reg[0][17]~feeder": 2431, "reg_no_twiddle[0][0][2]": 2432, "b_ram_data_in_bus_x[120]": 2433, "lpp_ram_data_out_sw[3][28]": 2434, "wc_vec[4]": 2435, "twiddle_data_y[2][0][17]~feeder": 2436, "Add11~25": 2437, "b_ram_data_in_bus_x[28]": 2438, "Mux2~0": 2439, "Add0~41": 2440, "lpp_ram_data_out~132": 2441, "en_d": 2442, "lpp_ram_data_out_sw[1][18]": 2443, "at_source_data[1]": 2444, "add_in_r_a[13]": 2445, "Mux52~0": 2446, "Equal3~0": 2447, "data_int[23]": 2448, "result_i_tmp[28]~feeder": 2449, "ram_in_reg[4][7]": 2450, "Add3~77": 2451, "fft_imag_out[9]": 2452, "Add15~77": 2453, "reg_no_twiddle[1][0][14]": 2454, "twiddle_data_x[2][1][12]": 2455, "Mux135~3": 2456, "a_ram_data_in_bus_x[126]~feeder": 2457, "Add0~53": 2458, "lpp_ram_data_out[7][32]": 2459, "ram_data_out3_y~11": 2460, "\\source_imag[4]~output": 2461, "butterfly_st2[0][1][10]": 2462, "add_in_r_a[10]": 2463, "reg_no_twiddle[0][1][16]": 2464, "lpp_ram_data_out~140": 2465, "twad_tdle[1][1]~feeder": 2466, "wren_a[5]": 2467, "lpp_ram_data_out_sw[1][5]": 2468, "i_array_out[3][2]~feeder": 2469, "reg_no_twiddle[3][1][7]": 2470, "ram_data_out1_y[27]": 2471, "lpp_ram_data_out[0][3]": 2472, "Add16~49": 2473, "twad_tdlo[3][8]~feeder": 2474, "Mux133~3": 2475, "a_ram_data_in_bus_y[132]~feeder": 2476, "lpp_count_offset[7]": 2477, "ram_in_reg[5][11]~feeder": 2478, "gain_lut_8pts~6": 2479, "ram_data_out1_x~9": 2480, "\\sink_imag[1]~input": 2481, "gen_M4K_Output:dat_C_x": 2482, "b_ram_data_in_bus_y[27]": 2483, "wraddress_a_bus[20]": 2484, "r_array_out[2][3]~feeder": 2485, "add_in_r_c[15]~feeder": 2486, "Mux79~2": 2487, "lpp_ram_data_out[3][16]": 2488, "tdl_arr[13][4]": 2489, "out_cnt[1]": 2490, "at_sink_data_int[25]": 2491, "Mux126~5": 2492, "ram_in_reg[0][3]": 2493, "tdl_arr[0][7]~feeder": 2494, "Mux106~0": 2495, "twiddle_data_x~3": 2496, "twad_tdle[3][3]~feeder": 2497, "Add4~1": 2498, "twiddle_data_x[1][1][6]": 2499, "Add4~17": 2500, "twad_tdlo[3][0]": 2501, "Add8~45": 2502, "twad_tdlo[5][8]": 2503, "tdl_arr[14][8]": 2504, "Mux74~2": 2505, "\\source_imag[14]~output": 2506, "reg_no_twiddle[5][0][10]": 2507, "fft_imag_out[10]~feeder": 2508, "twiddle_data_x~12": 2509, "r_array_out[2][8]~feeder": 2510, "data_int[16]~feeder": 2511, "reg_no_twiddle[3][1][4]~feeder": 2512, "Add4~69": 2513, "butterfly_st1[0][0][9]": 2514, "a_ram_data_in_bus_x[116]": 2515, "twad_tdlo[2][7]": 2516, "Mux19~0": 2517, "del_np_cnt~4": 2518, "butterfly_st2[1][0][16]": 2519, "exponent_out~0": 2520, "reg_no_twiddle[4][0][11]~feeder": 2521, "ram_in_reg[6][3]~feeder": 2522, "ram_data_out0_x~17": 2523, "a_ram_data_in_bus_x[130]~feeder": 2524, "Mux142~1": 2525, "lpp_ram_data_out[5][31]": 2526, "count[5]~0": 2527, "b_ram_data_in_bus_x[127]": 2528, "lpp_ram_data_out[6][11]": 2529, "ram_in_reg[4][15]": 2530, "ram_data_out1_x~28": 2531, "at_source_data[30]": 2532, "_~3": 2533, "lpp_ram_data_out~270": 2534, "Add2~37": 2535, "a_ram_data_in_bus_x[57]": 2536, "lut_out_tmp[1]": 2537, "lpp_ram_data_out[6][10]": 2538, "data_rdy_vec[4]": 2539, "twiddle_data_y[1][1][10]": 2540, "lpp_ram_data_out~24": 2541, "next_block_d3": 2542, "ram_in_reg[0][11]": 2543, "b_ram_data_in_bus_x[91]": 2544, "ram_data_out3_x[29]": 2545, "wr_addr[6]": 2546, "b_ram_data_in_bus_y[128]": 2547, "b_ram_data_in_bus_y[91]~feeder": 2548, "a_ram_data_in_bus_x[142]~feeder": 2549, "\\source_exp[4]~output": 2550, "slb_i[3]": 2551, "lpp_ram_data_out_sw[0][10]": 2552, "wraddress_b_bus[1]~feeder": 2553, "lpp_ram_data_out_sw[0][4]": 2554, "\\sink_real[16]~input": 2555, "result_ra[5]": 2556, "wraddress_a_bus[30]": 2557, "reg_no_twiddle[5][1][11]~feeder": 2558, "result_r_tmp[6]": 2559, "ram_data_out1_x~17": 2560, "Mux18~0": 2561, "twiddle_data_x~48": 2562, "offset_counter[5]": 2563, "twad_tdle[3][6]": 2564, "ram_data_out0_x[23]": 2565, "ram_in_reg[0][4]": 2566, "ram_data_out3_x~7": 2567, "data_int[10]": 2568, "butterfly_st2[0][0][1]": 2569, "butterfly_st1[0][1][0]": 2570, "i_array_out[2][1]": 2571, "twad_tdle[5][3]": 2572, "lpp_ram_data_out[3][14]": 2573, "result_i_tmp[31]~feeder": 2574, "tdl_arr[0][13]~feeder": 2575, "twad_tdlo[0][7]~feeder": 2576, "r_array_out[2][16]": 2577, "sel_we": 2578, "wd_i": 2579, "lpp_ram_data_out~139": 2580, "add_in_i_d[4]~feeder": 2581, "ram_data_out1_y~25": 2582, "twiddle_data_x~41": 2583, "reg_no_twiddle[6][1][2]": 2584, "Mux73~0": 2585, "reg_no_twiddle[3][1][12]~feeder": 2586, "data_in_i[3]": 2587, "tdl_arr[6][1]~feeder": 2588, "butterfly_st2[3][0][17]": 2589, "twiddle_data_y[0][0][0]": 2590, "b_ram_data_in_bus_x[30]": 2591, "add_in_r_c[5]~feeder": 2592, "twiddle_data_x[0][1][9]~feeder": 2593, "twiddle_data_x[0][1][10]~feeder": 2594, "Mux40~0": 2595, "lpp_ram_data_out_sw[1][20]": 2596, "core_real_in[5]": 2597, "\\source_imag[11]~output": 2598, "b_ram_data_in_bus_y[4]~feeder": 2599, "ram_data_out3_y~29": 2600, "core_real_in[14]": 2601, "Mux119~0": 2602, "at_sink_data_int[28]~feeder": 2603, "b_ram_data_in_bus_y[11]": 2604, "rdaddress_b_bus[17]": 2605, "twiddle_data_y~26": 2606, "add_in_r_c[7]~feeder": 2607, "twiddle_data_x[0][0][7]": 2608, "ram_in_reg[1][17]": 2609, "reg_no_twiddle[5][1][14]": 2610, "Add3~33": 2611, "twiddle_data_x[0][0][6]": 2612, "Add17~29": 2613, "ram_data_out0_y~1": 2614, "i_array_out[1][0]~feeder": 2615, "lpp_ram_data_out_sw[3][17]": 2616, "twiddle_data_y[2][0][17]": 2617, "r_array_out[0][4]": 2618, "twiddle_data_y[2][1][1]": 2619, "ram_data_out2_y[6]": 2620, "butterfly_st2[2][1][2]": 2621, "lpp_ram_data_out~160": 2622, "butterfly_st2[2][1][10]": 2623, "lpp_ram_data_out~264": 2624, "Add13~45": 2625, "blk_exp_acc~3": 2626, "reg_no_twiddle[5][1][3]": 2627, "source_state.run1": 2628, "wraddress_a_bus[30]~feeder": 2629, "tdl_arr[13][1]~feeder": 2630, "a_ram_data_in_bus_x[104]~feeder": 2631, "b_ram_data_in_bus_x[39]~feeder": 2632, "Add2~33": 2633, "Mux49~2": 2634, "reg_no_twiddle[2][1][9]": 2635, "b_ram_data_in_bus_x[65]": 2636, "Mux126~1": 2637, "data_real_in_reg[1]": 2638, "Mux73~2": 2639, "ram_data_out3_x[26]": 2640, "ram_in_reg[7][11]": 2641, "wraddress_a_bus[21]~feeder": 2642, "Add2~17": 2643, "lpp_ram_data_out~112": 2644, "Add6~53": 2645, "tdl_arr[11][2]": 2646, "ram_data_out2_x[33]": 2647, "reg_no_twiddle[5][0][9]": 2648, "ram_data_out3_y~26": 2649, "twiddle_data_x[0][1][5]": 2650, "add_in_i_c[1]": 2651, "Mux16~1": 2652, "fft_s1_cur.CHECK_DAV": 2653, "i_array_out[0][12]": 2654, "sdetd.DISABLE~0": 2655, "a_ram_data_in_bus_y[39]~feeder": 2656, "Add7~61": 2657, "reg_no_twiddle[5][0][13]": 2658, "reg_no_twiddle[1][1][8]": 2659, "Mux37~2": 2660, "exponent_out~2": 2661, "ram_data_out1_x~1": 2662, "sample_count[5]": 2663, "Mux131~0": 2664, "data_imag_in_reg[13]~feeder": 2665, "reg_no_twiddle[6][0][7]": 2666, "tdl_arr[1][17]~feeder": 2667, "add_in_r_d[13]": 2668, "Add15~53": 2669, "add_in_r_c[16]": 2670, "sign_vec[3]": 2671, "data_int1[19]~feeder": 2672, "lpp_count[4]": 2673, "mac_out3": 2674, "b_ram_data_in_bus_x[113]~feeder": 2675, "ram_in_reg[7][13]": 2676, "data_imag_o[12]~12": 2677, "add_in_i_c[10]~feeder": 2678, "data_in_r[9]": 2679, "a_ram_data_in_bus_x[108]~feeder": 2680, "data_int1[34]": 2681, "a_ram_data_in_bus_y[11]": 2682, "tdl_arr[2][8]": 2683, "a_ram_data_in_bus_x[75]~feeder": 2684, "max_reached~0": 2685, "b_ram_data_in_bus_y[70]~feeder": 2686, "b_ram_data_in_bus_y[35]~feeder": 2687, "butterfly_st1[1][1][0]": 2688, "a_ram_data_in_bus_x[121]": 2689, "wraddress_b_bus[25]": 2690, "b_ram_data_in_bus_x[117]~feeder": 2691, "butterfly_st1[2][1][12]": 2692, "b_ram_data_in_bus_y[58]": 2693, "wren_b[2]": 2694, "data_count_int[9]": 2695, "lpp_ram_data_out_sw[3][35]": 2696, "Equal0~1": 2697, "data_in_r[5]": 2698, "b_ram_data_in_bus_x[70]": 2699, "b_ram_data_in_bus_y[103]~feeder": 2700, "butterfly_st2[0][0][9]": 2701, "twiddle_data_x[2][0][14]": 2702, "lpp_ram_data_out~184": 2703, "ram_in_reg[2][5]~feeder": 2704, "a_ram_data_in_bus_x[40]": 2705, "Add9~69": 2706, "data_int[34]": 2707, "core_real_in[3]": 2708, "data_int[19]": 2709, "b_ram_data_in_bus_y[124]": 2710, "a_ram_data_in_bus_x[70]": 2711, "a_ram_data_in_bus_y[104]~feeder": 2712, "Add14~61": 2713, "a_ram_data_in_bus_y[47]~feeder": 2714, "Add9~17": 2715, "twiddle_data_y~44": 2716, "lpp_ram_data_out_sw[3][16]": 2717, "ram_data_out0_y[16]": 2718, "r_array_out[3][2]": 2719, "offset_counter[11]": 2720, "count[10]": 2721, "a_ram_data_in_bus_y[93]~feeder": 2722, "lpp_ram_data_out~271": 2723, "add_in_i_c[5]~feeder": 2724, "twad_tdlo[1][8]": 2725, "twiddle_data_x[0][1][9]": 2726, "reg_no_twiddle[1][0][6]~feeder": 2727, "fft_s2_cur.LAST_LPP_C": 2728, "ram_in_reg[7][7]": 2729, "Add5~25": 2730, "sink_comb_update_2~0": 2731, "b_ram_data_in_bus_y[61]": 2732, "butterfly_st2[1][1][3]": 2733, "data_real_in_reg[10]": 2734, "ram_data_out3_x[18]": 2735, "ram_data_out3_y[4]": 2736, "r_array_out[0][16]": 2737, "result_ra[8]": 2738, "lpp_ram_data_out~116": 2739, "reg_no_twiddle[4][0][16]": 2740, "r_array_out[3][12]": 2741, "wren_b[4]": 2742, "Add16~5": 2743, "del_npi_cnt[1]": 2744, "ram_in_reg[1][5]": 2745, "ram_data_out2_y[8]": 2746, "ram_in_reg[3][1]~feeder": 2747, "i_array_out[2][0]": 2748, "result_ib[1]": 2749, "butterfly_st1[1][0][6]": 2750, "Add16~41": 2751, "reg_no_twiddle[1][0][9]": 2752, "Mux143~2": 2753, "butterfly_st1[1][1][3]": 2754, "ram_in_reg[1][13]~feeder": 2755, "butterfly_st2[3][1][6]": 2756, "reg_no_twiddle[2][0][9]": 2757, "a_ram_data_in_bus_y[28]": 2758, "Mux82~2": 2759, "b_ram_data_in_bus_y[92]~feeder": 2760, "tdl_arr[13][3]": 2761, "b_ram_data_in_bus_y[29]": 2762, "Add13~65": 2763, "butterfly_st1[0][1][5]": 2764, "ram_data_out1_x~23": 2765, "add_in_i_b[2]": 2766, "wraddress_b_bus[30]~feeder": 2767, "reg_no_twiddle[6][1][12]": 2768, "a_ram_data_in_bus_x[97]": 2769, "Mux8~2": 2770, "ram_read_address[0]~0": 2771, "a_ram_data_in_bus_x[80]~feeder": 2772, "twiddle_data_y[0][1][5]": 2773, "a_ram_data_in_bus_x[94]": 2774, "a_ram_data_in_bus_y[123]": 2775, "lpp_ram_data_out~54": 2776, "op_1~133": 2777, "ram_data_out1_x~24": 2778, "lpp_ram_data_out~115": 2779, "add_in_i_c[13]": 2780, "ram_data_out0_x[9]": 2781, "lpp_ram_data_out[3][0]": 2782, "add_in_i_d[14]~feeder": 2783, "p_tdl[0][0]": 2784, "a_ram_data_in_bus_y[21]~feeder": 2785, "at_source_data[33]~feeder": 2786, "Mux89~3": 2787, "a_ram_data_in_bus_x[140]~feeder": 2788, "k_count[4]": 2789, "Mux80~1": 2790, "at_source_data[33]": 2791, "Mux52~2": 2792, "ram_data_out0_y[13]": 2793, "data_imag_in_reg[11]~feeder": 2794, "i_array_out[1][13]": 2795, "offset_counter[8]": 2796, "reg_no_twiddle[2][0][6]~feeder": 2797, "lpp_ram_data_out[4][13]": 2798, "ram_data_out0_y[0]": 2799, "b_ram_data_in_bus_x[41]~feeder": 2800, "r_array_out[0][12]": 2801, "b_ram_data_in_bus_x[142]": 2802, "ram_data_out1_y[12]": 2803, "Add4~29": 2804, "fft_real_out[11]~feeder": 2805, "butterfly_st2[2][0][15]": 2806, "\\source_real[1]~output": 2807, "ram_data_out1_x[3]": 2808, "stall_int": 2809, "a_ram_data_in_bus_y[24]~feeder": 2810, "wraddress_b_bus[27]~feeder": 2811, "rdaddress_a_bus[22]~feeder": 2812, "core_imag_in[5]": 2813, "b_ram_data_in_bus_y[17]~feeder": 2814, "butterfly_st2[1][0][7]": 2815, "Mux21~0": 2816, "b_ram_data_in_bus_y[142]": 2817, "b_ram_data_in_bus_y[115]": 2818, "ram_data_out1_y~17": 2819, "ram_data_out3_y~20": 2820, "Mux128~3": 2821, "Add14~13": 2822, "butterfly_st1[0][0][0]": 2823, "b_ram_data_in_bus_x[82]~feeder": 2824, "twiddle_data_x[1][0][9]": 2825, "twad_tempo[9]": 2826, "p_tdl[9][0]": 2827, "reg_no_twiddle[1][0][12]": 2828, "butterfly_st2[1][0][1]": 2829, "add_in_i_c[0]~feeder": 2830, "Mux135~0": 2831, "a_ram_data_in_bus_y[81]~feeder": 2832, "add_in_r_d[5]~feeder": 2833, "which_ram_set_e": 2834, "core_real_in[16]": 2835, "lpp_ram_data_out~269": 2836, "tdl_arr[0][17]~feeder": 2837, "lpp_ram_data_out[0][0]": 2838, "twad_tdlo[3][8]": 2839, "add_in_i_a[3]": 2840, "b_ram_data_in_bus_y[21]": 2841, "p_tdl[1][1]~feeder": 2842, "ram_data_out1_x[28]": 2843, "tdl_arr[9]": 2844, "Add4~13": 2845, "ram_in_reg[6][13]~feeder": 2846, "source_stall_int_d": 2847, "Add17~5": 2848, "twiddle_data_x[2][1][14]": 2849, "Mux138~3": 2850, "twiddle_data_x[1][0][4]": 2851, "ram_data_out0_y[9]": 2852, "tdl_arr[0][5]~feeder": 2853, "a_ram_data_in_bus_y[29]": 2854, "rdaddress_a_bus[25]": 2855, "reg_no_twiddle[5][1][13]": 2856, "b_ram_data_in_bus_x[31]~feeder": 2857, "b_ram_data_in_bus_y[69]": 2858, "lpp_ram_data_out~96": 2859, "i_array_out[2][10]": 2860, "k_state.NEXT_PASS_UPD": 2861, "\\source_real[6]~output": 2862, "butterfly_st1[1][0][9]": 2863, "data_imag_in_reg[5]": 2864, "data_real_in_reg[6]": 2865, "wraddress_a_bus[15]": 2866, "butterfly_st1[0][1][4]": 2867, "Mux86~1": 2868, "a_ram_data_in_bus_x[69]~feeder": 2869, "result_i_tmp[18]~feeder": 2870, "reg_no_twiddle[5][1][7]~feeder": 2871, "add_in_i_d[13]~feeder": 2872, "ram_data_out0_y[32]": 2873, "b_ram_data_in_bus_x[71]~feeder": 2874, "reg_no_twiddle[3][0][2]": 2875, "rd_addr_d[3]": 2876, "lpp_ram_data_out~32": 2877, "tdl_arr[4][0]": 2878, "a_ram_data_in_bus_x[17]~feeder": 2879, "Mux72~2": 2880, "fft_real_out[0]~feeder": 2881, "b_ram_data_in_bus_y[114]~feeder": 2882, "lpp_ram_data_out~85": 2883, "b_ram_data_in_bus_y[72]": 2884, "a_ram_data_in_bus_x[95]": 2885, "ram_data_out3_x~21": 2886, "lpp_ram_data_out[3][23]": 2887, "Mux81~3": 2888, "tdl_arr[10][3]~feeder": 2889, "butterfly_st2[2][0][11]": 2890, "Mux47~0": 2891, "data_in_i[12]": 2892, "data_int1[35]": 2893, "ram_data_out1_y~26": 2894, "butterfly_st2[0][1][12]": 2895, "Add13~61": 2896, "lut_out_tmp~3": 2897, "Mux9~1": 2898, "ram_in_reg[0][3]~feeder": 2899, "dat_A_y": 2900, "b_ram_data_in_bus_x[118]~feeder": 2901, "add_in_r_c[14]": 2902, "twiddle_data_y[1][0][17]~feeder": 2903, "wr_addr[1]": 2904, "p_tdl[7][2]": 2905, "Add7~5": 2906, "a_ram_data_in_bus_x[96]~feeder": 2907, "ram_data_out0_y[21]": 2908, "Mux7~1": 2909, "ram_in_reg[5][16]": 2910, "reg_no_twiddle[5][1][10]": 2911, "b_ram_data_in_bus_y[126]": 2912, "tdl_arr[5][2]~feeder": 2913, "wraddress_a_bus[14]": 2914, "fft_imag_out[16]~feeder": 2915, "lpp_ram_data_out~31": 2916, "reg_no_twiddle[1][1][11]": 2917, "Mux3~3": 2918, "Mux134~3": 2919, "\\sink_real[13]~input": 2920, "data_in_i[12]~feeder": 2921, "lpp_ram_data_out[5][26]": 2922, "Add9~57": 2923, "tdl_arr[0][3]~feeder": 2924, "ram_data_out0_y~13": 2925, "butterfly_st1[0][1][16]": 2926, "Add9~41": 2927, "\\source_real[12]~output": 2928, "butterfly_st2[0][0][15]": 2929, "ram_in_reg[0][9]": 2930, "reg_no_twiddle[1][1][7]~feeder": 2931, "ram_data_out3_x[17]": 2932, "tdl_arr[11][6]": 2933, "twad_tdlo[4][3]": 2934, "b_ram_data_in_bus_y[143]~feeder": 2935, "twad_tempo[6]": 2936, "lpp_ram_data_out_sw[0][24]": 2937, "lpp_ram_data_out~58": 2938, "ram_data_out3_x~29": 2939, "tdl_arr[4][8]": 2940, "lpp_ram_data_out~113": 2941, "lpp_ram_data_out_sw[0][1]": 2942, "tdl_arr[10][5]": 2943, "tdl_arr[4][6]": 2944, "twad_tdlo[0][4]": 2945, "ram_data_out3_y~14": 2946, "b_ram_data_in_bus_x[124]~feeder": 2947, "lpp_ram_data_out~226": 2948, "b_ram_data_in_bus_x[98]": 2949, "Mux11~1": 2950, "tdl_arr[3][7]": 2951, "ram_data_out3_x~25": 2952, "tdl_arr[4][1]~feeder": 2953, "wr_address_i_int[2]": 2954, "ram_data_out3_x[13]": 2955, "twiddle_data_y[1][1][12]": 2956, "b_ram_data_in_bus_y[141]": 2957, "ram_in_reg[1][13]": 2958, "Mux39~3": 2959, "Add15~25": 2960, "data_real_o[17]": 2961, "Mux42~3": 2962, "a_ram_data_in_bus_y[50]": 2963, "wraddress_b_bus[10]": 2964, "Add9~61": 2965, "lpp_ram_data_out~196": 2966, "at_sink_data_int[8]~feeder": 2967, "b_ram_data_in_bus_y[52]": 2968, "ram_data_out0_x~25": 2969, "a_ram_data_in_bus_y[106]~feeder": 2970, "twiddle_data_y[1][1][15]": 2971, "lpp_ram_data_out[1][17]": 2972, "butterfly_st2[2][0][7]": 2973, "at_source_valid_int~2": 2974, "i_array_out[3][10]": 2975, "lpp_ram_data_out~216": 2976, "Add5~65": 2977, "b_ram_data_in_bus_y[32]": 2978, "ram_in_reg[2][9]": 2979, "a_ram_data_in_bus_y[1]~feeder": 2980, "offset_counter[6]": 2981, "ram_in_reg[3][8]~feeder": 2982, "reg_no_twiddle[4][1][10]": 2983, "twiddle_data_y~2": 2984, "twad_tdle[1][5]~feeder": 2985, "lpp_ram_data_out[4][35]": 2986, "reg_no_twiddle[3][0][7]": 2987, "wr_addr[4]~feeder": 2988, "ram_in_reg[3][9]~feeder": 2989, "Add12~41": 2990, "b_ram_data_in_bus_y[54]~feeder": 2991, "wraddress_a_bus[5]~feeder": 2992, "data_int[38]~feeder": 2993, "data_rdy_int~0": 2994, "lpp_ram_data_out_sw[3][31]": 2995, "b_ram_data_in_bus_x[17]": 2996, "data_take": 2997, "reg_no_twiddle[2][0][3]~feeder": 2998, "r_array_out[0][0]": 2999, "butterfly_st2[1][1][5]": 3000, "Mux127~3": 3001, "ram_data_out0_x~32": 3002, "reg_no_twiddle[6][1][7]": 3003, "data_int1[0]": 3004, "b_ram_data_in_bus_y[134]": 3005, "butterfly_st2[2][0][9]": 3006, "b_ram_data_in_bus_x[81]~feeder": 3007, "lpp_ram_data_out[4][27]": 3008, "a_ram_data_in_bus_y[108]~feeder": 3009, "ram_in_reg[2][7]": 3010, "Add14~41": 3011, "a_ram_data_in_bus_y[44]": 3012, "sample_count[3]": 3013, "a_ram_data_in_bus_x[85]": 3014, "b_ram_data_in_bus_x[19]~feeder": 3015, "butterfly_st2[0][0][4]": 3016, "i_array_out[0][10]": 3017, "butterfly_st1[3][1][4]": 3018, "Mux104~0": 3019, "Mux84~1": 3020, "b_ram_data_in_bus_y[112]~feeder": 3021, "rd_addr_d[1]": 3022, "wraddress_a_bus[7]~feeder": 3023, "rdaddress_a_bus[34]~feeder": 3024, "twiddle_data_y~43": 3025, "twad_tdle[5][4]": 3026, "reg_no_twiddle[3][1][3]": 3027, "swa_tdl[0][0]": 3028, "tdl_arr[13][7]": 3029, "tdl_arr[8][3]": 3030, "twiddle_data_y[0][1][8]": 3031, "wc_vec[3]": 3032, "at_sink_data_int[27]~feeder": 3033, "reg_no_twiddle[5][1][9]": 3034, "tdl_arr[2]~feeder": 3035, "ram_data_out2_y~19": 3036, "Equal0~0": 3037, "b_ram_data_in_bus_y[77]~feeder": 3038, "ram_a_not_b_vec[11]": 3039, "Mux77~0": 3040, "core_imag_in[16]~feeder": 3041, "twiddle_data_y[0][0][15]": 3042, "add_in_r_b[13]": 3043, "ram_data_out0_y[30]": 3044, "ram_in_reg[2][5]": 3045, "sw_1_arr[0][5]": 3046, "twiddle_data_y[0][0][5]": 3047, "core_imag_in[10]": 3048, "\\sink_imag[5]~input": 3049, "b_ram_data_in_bus_x[91]~feeder": 3050, "butterfly_st1[2][0][2]": 3051, "ram_data_out1_y[18]": 3052, "butterfly_st1[3][0][8]": 3053, "twad_tdlo[4][8]~feeder": 3054, "b_ram_data_in_bus_y[33]": 3055, "ram_data_out0_x~5": 3056, "Mux140~3": 3057, "result_i_tmp[30]": 3058, "result_i_tmp[34]~feeder": 3059, "fft_imag_out[10]": 3060, "reg_no_twiddle[3][1][8]~feeder": 3061, "tdl_arr[8][6]~feeder": 3062, "a_ram_data_in_bus_y[118]~feeder": 3063, "lpp_ram_data_out~15": 3064, "lpp_ram_data_out~252": 3065, "reg_no_twiddle[2][1][4]~feeder": 3066, "\\source_ready~input": 3067, "b_ram_data_in_bus_y[66]~feeder": 3068, "Mux75~2": 3069, "b_ram_data_in_bus_y[9]~feeder": 3070, "a_ram_data_in_bus_y[126]": 3071, "wraddress_a_bus[5]": 3072, "k[7]": 3073, "a_ram_data_in_bus_x[123]~feeder": 3074, "output_i[8]": 3075, "k_count[0]": 3076, "reg_no_twiddle[4][1][6]": 3077, "butterfly_st2[0][1][5]": 3078, "Add15~9": 3079, "\\reset_n~inputclkctrl": 3080, "butterfly_st2[2][1][18]": 3081, "lpp_ram_data_out_sw[3][20]": 3082, "b_ram_data_in_bus_x[62]~feeder": 3083, "a_ram_data_in_bus_x[27]~feeder": 3084, "ram_read_address[1]~1": 3085, "reg_no_twiddle[4][1][8]": 3086, "reg_no_twiddle[5][1][1]~feeder": 3087, "twiddle_data_x[2][1][13]": 3088, "a_ram_data_in_bus_x[119]": 3089, "add_in_i_d[1]": 3090, "Add8~25": 3091, "data_count_int1[0]": 3092, "tdl_arr[13][3]~feeder": 3093, "data_int[37]": 3094, "tdl_arr[6][5]": 3095, "reg_no_twiddle[6][1][16]~feeder": 3096, "Add5~61": 3097, "ram_in_reg[1][7]": 3098, "ram_data_out3_x~32": 3099, "reg_no_twiddle[3][1][4]": 3100, "twiddle_data_x~8": 3101, "butterfly_st2[3][0][14]": 3102, "ram_in_reg[3][0]~feeder": 3103, "lpp_ram_data_out~20": 3104, "tdl_arr[12][7]": 3105, "ram_data_out0_x~34": 3106, "r_array_out[1][2]~feeder": 3107, "ram_in_reg[6][10]": 3108, "b_ram_data_in_bus_y[92]": 3109, "wren_b[6]~feeder": 3110, "lpp_ram_data_out_sw[2][26]": 3111, "ram_data_out2_y[26]": 3112, "Mux78~0": 3113, "twad_tdle[3][7]": 3114, "lpp_ram_data_out[5][30]": 3115, "reg_no_twiddle[5][0][12]": 3116, "ram_a_not_b_vec[2]": 3117, "Mux8~3": 3118, "lpp_ram_data_out_sw[1][33]": 3119, "core_real_in[7]": 3120, "Selector16~0": 3121, "ram_in_reg[4][0]~feeder": 3122, "lpp_ram_data_out~131": 3123, "b_ram_data_in_bus_x[101]~feeder": 3124, "p_tdl[12][0]": 3125, "twad_tempe[4]": 3126, "reg_no_twiddle[2][0][5]~feeder": 3127, "reg_no_twiddle[2][0][10]": 3128, "reg_no_twiddle[3][1][16]~feeder": 3129, "twiddle_data_x[1][1][2]": 3130, "lpp_ram_data_out[7][9]": 3131, "ram_data_out2_x~2": 3132, "reg_no_twiddle[4][0][17]~feeder": 3133, "twiddle_data_y~24": 3134, "ram_data_out1_y[2]": 3135, "ram_data_out2_y~30": 3136, "twad_tempe[2]": 3137, "twiddle_data_y~21": 3138, "sw_2_arr[0][6]": 3139, "twad_tdlo[2][3]": 3140, "add_in_r_d[14]~feeder": 3141, "ram_data_out0_y[4]": 3142, "del_np_cnt~0": 3143, "ram_data_out1_y[23]": 3144, "butterfly_st1[2][1][1]": 3145, "core_real_in[8]": 3146, "ram_in_reg[5][4]": 3147, "source_state.st_err": 3148, "reg_no_twiddle[5][0][6]": 3149, "a_ram_data_in_bus_x[21]": 3150, "lpp_ram_data_out[5][4]": 3151, "at_source_data[34]~feeder": 3152, "lpp_ram_data_out[4][12]": 3153, "gain_lut_8pts~7": 3154, "reg_no_twiddle[3][0][11]": 3155, "twiddle_data_y[2][1][2]~feeder": 3156, "ram_data_out3_x[24]": 3157, "ram_data_out1_y~15": 3158, "wraddress_a_bus[3]~feeder": 3159, "at_source_data[17]": 3160, "butterfly_st1[3][1][9]": 3161, "ram_a_not_b_vec[15]": 3162, "Mux58~0": 3163, "butterfly_st2[0][0][5]": 3164, "b_ram_data_in_bus_y[81]": 3165, "lpp_ram_data_out[1][1]": 3166, "i_array_out[2][14]": 3167, "output_r[8]": 3168, "add_in_i_a[17]": 3169, "lpp_ram_data_out[3][22]": 3170, "i_array_out[1][7]": 3171, "a_ram_data_in_bus_x[53]": 3172, "ram_in_reg[6][15]~feeder": 3173, "rdaddress_a_bus[28]": 3174, "a_ram_data_in_bus_y[35]": 3175, "twiddle_data_y[1][1][13]": 3176, "ram_in_reg[4][9]": 3177, "r_array_out[0][6]": 3178, "packet_error_s[0]": 3179, "reg_no_twiddle[5][1][6]": 3180, "Mux75~3": 3181, "reg_no_twiddle[4][0][4]": 3182, "result_i_tmp[13]": 3183, "at_source_data[19]~feeder": 3184, "i_array_out[0][0]": 3185, "lpp_ram_data_out_sw[3][32]": 3186, "p_tdl[8][1]": 3187, "lpp_ram_data_out[1][26]": 3188, "a_ram_data_in_bus_y[0]~feeder": 3189, "lpp_ram_data_out_sw[0][33]": 3190, "twiddle_data_y~41": 3191, "reg_no_twiddle[0][1][6]": 3192, "at_source_data[8]~feeder": 3193, "twiddle_data_x[1][1][0]": 3194, "core_real_in[13]~feeder": 3195, "ram_data_out2_y~33": 3196, "core_imag_in[4]~feeder": 3197, "a_ram_data_in_bus_x[11]": 3198, "Mux112~0": 3199, "ram_data_out2_x[26]": 3200, "gen_auto:cos_2n": 3201, "a_ram_data_in_bus_x[70]~feeder": 3202, "fft_real_out[9]~feeder": 3203, "wraddress_b_bus[12]~feeder": 3204, "result_i_tmp[14]": 3205, "ram_data_out3_x~2": 3206, "tdl_arr[11][2]~feeder": 3207, "data_int[41]": 3208, "Add16~61": 3209, "lpp_ram_data_out~217": 3210, "tdl_arr[11][0]~feeder": 3211, "butterfly_st1[0][1][17]": 3212, "lpp_ram_data_out~282": 3213, "a_ram_data_in_bus_y[31]~feeder": 3214, "twiddle_data_y[0][0][14]": 3215, "Add2~49": 3216, "twad_tdle[0][6]": 3217, "Mux95~0": 3218, "data_in_i[14]": 3219, "Add15~33": 3220, "a_ram_data_in_bus_y[141]": 3221, "add_in_r_c[11]~feeder": 3222, "en_i": 3223, "ram_in_reg[2][9]~feeder": 3224, "b_ram_data_in_bus_x[21]~feeder": 3225, "a_ram_data_in_bus_y[64]~feeder": 3226, "twiddle_data_x[1][1][7]": 3227, "twiddle_data_y[2][0][12]": 3228, "wraddress_b_bus[16]~feeder": 3229, "b_ram_data_in_bus_y[117]~feeder": 3230, "k[0]~0": 3231, "result_ra[0]": 3232, "Add17~41": 3233, "data_imag_in_reg[13]": 3234, "ram_in_reg[7][4]~feeder": 3235, "Mux46~3": 3236, "lpp_ram_data_out[6][31]": 3237, "lpp_ram_data_out_sw[3][3]": 3238, "result_r_tmp[21]": 3239, "Mux75~1": 3240, "twiddle_data_x[1][0][17]": 3241, "Mux41~3": 3242, "lpp_ram_data_out~130": 3243, "Mux134~0": 3244, "ram_data_out0_x[22]": 3245, "Add12~1": 3246, "Mux94~0": 3247, "Add11~49": 3248, "lpp_ram_data_out_sw[0][17]": 3249, "ram_data_out0_y~14": 3250, "add_in_i_c[15]~feeder": 3251, "lpp_ram_data_out[4][7]": 3252, "en_i~0": 3253, "twiddle_data_x[0][1][8]": 3254, "ram_in_reg[2][8]": 3255, "tdl_arr[1][3]~feeder": 3256, "Selector15~0": 3257, "b_ram_data_in_bus_y[34]": 3258, "reg_no_twiddle[3][1][6]": 3259, "Selector0~0": 3260, "b_ram_data_in_bus_x[88]~feeder": 3261, "butterfly_st1[1][0][7]": 3262, "b_ram_data_in_bus_y[68]": 3263, "ram_data_out1_y[33]": 3264, "\\sink_imag[7]~input": 3265, "ram_in_reg[1][9]~feeder": 3266, "Mux20~0": 3267, "lpp_ram_data_out~117": 3268, "Mux71~0": 3269, "twiddle_data_y~16": 3270, "Mux99~0": 3271, "at_sink_data_int[34]": 3272, "a_ram_data_in_bus_x[30]~feeder": 3273, "ram_in_reg[4][14]~feeder": 3274, "ram_data_out0_y[24]": 3275, "butterfly_st2[3][1][9]": 3276, "tdl_arr[12][4]": 3277, "reg_no_twiddle[3][0][17]": 3278, "lpp_ram_data_out[7][22]": 3279, "\\source_imag[8]~output": 3280, "butterfly_st2[2][1][0]": 3281, "r_array_out[2][9]": 3282, "twiddle_data_x[0][1][14]~feeder": 3283, "result_i_tmp[8]": 3284, "b_ram_data_in_bus_y[35]": 3285, "p_tdl[8][2]": 3286, "at_source_data[24]": 3287, "ram_data_out0_x~4": 3288, "core_real_in[13]": 3289, "butterfly_st1[3][0][17]": 3290, "butterfly_st2[0][0][6]": 3291, "twad_tdlo[4][1]": 3292, "twad_tdlo[1][6]": 3293, "lpp_ram_data_out[2][16]": 3294, "twiddle_data_y[0][0][10]": 3295, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 3296, "lpp_ram_data_out[4][31]": 3297, "data_count_int[5]": 3298, "Mux52~1": 3299, "twad_tdle[4][2]": 3300, "butterfly_st2[0][1][4]": 3301, "b_ram_data_in_bus_y[46]": 3302, "tdl_arr[11]": 3303, "reg_no_twiddle[0][0][12]": 3304, "tdl_arr[6][7]~feeder": 3305, "Add1~65": 3306, "data_count_int[10]": 3307, "b_ram_data_in_bus_y[72]~feeder": 3308, "\\sink_ready~output": 3309, "add_in_r_d[4]~feeder": 3310, "data_int1[36]~feeder": 3311, "reg_no_twiddle[5][0][16]": 3312, "lpp_ram_data_out~261": 3313, "ram_data_out1_x[21]": 3314, "Mux130~2": 3315, "b_ram_data_in_bus_y[64]~feeder": 3316, "lpp_ram_data_out_sw[3][13]": 3317, "lpp_ram_data_out[3][30]": 3318, "a_ram_data_in_bus_y[4]~feeder": 3319, "twiddle_data_x[0][1][16]~feeder": 3320, "rd_ptr_lsb": 3321, "data_int[14]": 3322, "r_array_out[3][11]": 3323, "ram_in_reg[5][11]": 3324, "result_ia[17]": 3325, "r_array_out[2][12]": 3326, "reg_no_twiddle[0][1][8]": 3327, "lpp_ram_data_out[6][7]": 3328, "b_ram_data_in_bus_x[114]~feeder": 3329, "a_ram_data_in_bus_y[15]~feeder": 3330, "b_ram_data_in_bus_y[30]": 3331, "b_ram_data_in_bus_y[76]~feeder": 3332, "r_array_out[1][5]": 3333, "reg_no_twiddle[2][1][1]": 3334, "ram_data_out2_x~12": 3335, "b_ram_data_in_bus_y[1]~feeder": 3336, "ram_a_not_b_vec[24]": 3337, "lpp_ram_data_out~12": 3338, "a_ram_data_in_bus_x[41]": 3339, "tdl_arr[2][3]": 3340, "Mux83~0": 3341, "b_ram_data_in_bus_x[53]": 3342, "twad_tdlo[0][0]": 3343, "add_in_i_b[8]~feeder": 3344, "i_array_out[1][9]": 3345, "global_clock_enable~0": 3346, "ram_data_out1_x~33": 3347, "twiddle_data_y~50": 3348, "del_npi_cnt~5": 3349, "b_ram_data_in_bus_x[4]~feeder": 3350, "wc_vec[4]~feeder": 3351, "\\source_real[2]~output": 3352, "wraddress_b_bus[11]": 3353, "a_ram_data_in_bus_x[49]~feeder": 3354, "tdl_arr[5][1]": 3355, "twad_tdlo[1][0]": 3356, "lpp_ram_data_out[3][33]": 3357, "ram_data_out0_x[35]": 3358, "p~3": 3359, "core_imag_in[0]~feeder": 3360, "wraddress_b_bus[22]": 3361, "Add15~57": 3362, "ram_data_out2_x[14]": 3363, "data_imag_in_reg[6]": 3364, "lpp_ram_data_out~44": 3365, "fft_imag_out[4]~feeder": 3366, "twiddle_data_x[1][0][14]": 3367, "fft_real_out[4]": 3368, "\\source_exp[3]~output": 3369, "b_ram_data_in_bus_x[136]~feeder": 3370, "Mux142~0": 3371, "lpp_ram_data_out[6][14]": 3372, "butterfly_st1[2][1][8]": 3373, "butterfly_st1[3][0][12]": 3374, "tdl_arr[4][2]": 3375, "Mux38~0": 3376, "tdl_arr[10][3]": 3377, "data_real_in_reg[13]~feeder": 3378, "butterfly_st2[3][0][3]": 3379, "ram_in_reg[4][5]": 3380, "butterfly_st2[2][1][6]": 3381, "lpp_ram_data_out_sw[0][5]": 3382, "reg_no_twiddle[2][0][12]": 3383, "twiddle_data_x[2][0][4]": 3384, "at_source_data[13]": 3385, "ram_a_not_b_vec[17]": 3386, "a_ram_data_in_bus_x[54]~feeder": 3387, "twad_tdle[3][4]": 3388, "slb_i[0]": 3389, "butterfly_st2[3][1][2]": 3390, "lpp_ram_data_out[5][7]": 3391, "ram_in_reg[6][8]~feeder": 3392, "a_ram_data_in_bus_x[76]": 3393, "b_ram_data_in_bus_x[57]": 3394, "Mux81~0": 3395, "count[6]": 3396, "lpp_ram_data_out~203": 3397, "tdl_arr[1][8]~feeder": 3398, "tdl_arr[20]": 3399, "b_ram_data_in_bus_x[121]~feeder": 3400, "fft_imag_out[14]~feeder": 3401, "tdl_arr[8][1]": 3402, "data_int[3]": 3403, "at_source_data[36]~feeder": 3404, "twiddle_data_x[0][0][1]": 3405, "a_ram_data_in_bus_y[6]": 3406, "Mux72~1": 3407, "add_in_r_a[11]~feeder": 3408, "lpp_ram_data_out~286": 3409, "fft_real_out[9]": 3410, "Mux18~5": 3411, "data_imag_o[8]~8": 3412, "b_ram_data_in_bus_y[98]~feeder": 3413, "ram_in_reg[4][5]~feeder": 3414, "ram_data_out1_y~11": 3415, "lpp_ram_data_out~180": 3416, "Add10~9": 3417, "b_ram_data_in_bus_x[33]": 3418, "butterfly_st2[1][0][8]": 3419, "a_ram_data_in_bus_x[0]~feeder": 3420, "ram_data_out1_y[1]": 3421, "data_real_o[6]": 3422, "ram_data_out0_x~0": 3423, "a_ram_data_in_bus_y[34]": 3424, "fft_real_out[5]~feeder": 3425, "lpp_ram_data_out~276": 3426, "Add8~21": 3427, "Add4~2": 3428, "lpp_ram_data_out_sw[0][21]": 3429, "at_source_data[35]": 3430, "b_ram_data_in_bus_x[89]~feeder": 3431, "twad_tdle[1][8]~feeder": 3432, "Add7~17": 3433, "rd_addr_d[4]": 3434, "reg_no_twiddle[6][1][4]": 3435, "b_ram_data_in_bus_y[90]": 3436, "twad_tdlo[6][9]": 3437, "data_real_o[9]": 3438, "result_ia[14]": 3439, "reg_no_twiddle[6][1][7]~feeder": 3440, "result_ib[12]": 3441, "i_array_out[1][0]": 3442, "rdaddress_c_bus[11]": 3443, "twiddle_data_x[2][1][9]": 3444, "ram_data_out2_x[20]": 3445, "a_ram_data_in_bus_x[105]~feeder": 3446, "reg_no_twiddle[3][0][6]": 3447, "Add8~65": 3448, "lpp_ram_data_out_sw[1][4]": 3449, "p_tdl[5][1]~feeder": 3450, "twiddle_data_y[0][1][6]": 3451, "reg_no_twiddle[0][1][1]": 3452, "twiddle_data_y~40": 3453, "ram_in_reg[5][14]~feeder": 3454, "Mux48~2": 3455, "at_sink_data_int[15]": 3456, "rdaddress_b_bus[16]": 3457, "lpp_ram_data_out~43": 3458, "ram_in_reg[0][1]": 3459, "reg_no_twiddle[0][1][7]": 3460, "twiddle_data_y[1][1][2]~feeder": 3461, "fft_real_out[8]": 3462, "Add12~77": 3463, "ram_data_out3_y[17]": 3464, "add_in_i_c[11]~feeder": 3465, "lpp_ram_data_out~69": 3466, "data_rdy_vec[8]": 3467, "butterfly_st2[3][0][13]": 3468, "Mux117~0": 3469, "a_ram_data_in_bus_y[27]~feeder": 3470, "Mux90~5": 3471, "butterfly_st2[1][1][13]": 3472, "data_int1[33]": 3473, "reg_no_twiddle[6][0][13]": 3474, "ram_data_out0_y~21": 3475, "tdl_arr[6][7]": 3476, "butterfly_st2[0][0][17]": 3477, "lpp_ram_data_out[2][13]": 3478, "twiddle_data_y[1][1][0]": 3479, "lpp_ram_data_out_sw[1][35]": 3480, "b_ram_data_in_bus_y[87]": 3481, "rdaddress_b_bus[27]~feeder": 3482, "twiddle_data_y~4": 3483, "ram_in_reg[4][6]~feeder": 3484, "twiddle_data_y[1][0][14]": 3485, "b_ram_data_in_bus_x[135]": 3486, "twiddle_data_y[1][1][1]": 3487, "b_ram_data_in_bus_y[137]": 3488, "data_in_r[16]": 3489, "b_ram_data_in_bus_y[103]": 3490, "a_ram_data_in_bus_x[143]~feeder": 3491, "gain_lut_blk[1]": 3492, "fft_real_out[14]": 3493, "twiddle_data_x[1][1][13]~feeder": 3494, "b_ram_data_in_bus_x[25]~feeder": 3495, "twiddle_data_y~19": 3496, "p_tdl[12][1]": 3497, "add_in_i_a[1]": 3498, "at_sink_data_int[11]": 3499, "ram_data_out3_x~0": 3500, "b_ram_data_in_bus_y[4]": 3501, "ram_data_out2_y~5": 3502, "Add10~5": 3503, "tdl_arr[9]~feeder": 3504, "del_npi_cnt[4]": 3505, "Add15~17": 3506, "offset_counter~9": 3507, "butterfly_st2[2][0][10]": 3508, "Add10~45": 3509, "reg_no_twiddle[0][1][0]": 3510, "ram_data_out0_x~14": 3511, "result_i_tmp[2]": 3512, "Add10~21": 3513, "\\source_error[1]~output": 3514, "\\inverse~input": 3515, "b_ram_data_in_bus_x[11]": 3516, "a_ram_data_in_bus_x[44]~feeder": 3517, "reg_no_twiddle[1][0][7]~feeder": 3518, "core_real_in[2]": 3519, "twiddle_data_x[2][0][15]": 3520, "tdl_arr[7][7]": 3521, "a_ram_data_in_bus_x[64]~feeder": 3522, "result_r_tmp[24]~feeder": 3523, "tdl_arr[2][5]": 3524, "lpp_ram_data_out~188": 3525, "twiddle_data_x[2][1][2]": 3526, "twiddle_data_x[1][0][11]": 3527, "a_ram_data_in_bus_x[117]~feeder": 3528, "ram_in_reg[0][14]": 3529, "twiddle_data_y[0][1][10]~feeder": 3530, "r_array_out[1][7]": 3531, "Mux39~0": 3532, "add_in_r_b[16]": 3533, "Selector3~0": 3534, "lpp_ram_data_out~240": 3535, "result_ra[7]": 3536, "Mux143~1": 3537, "ram_data_out0_x~3": 3538, "data_count_sig[10]": 3539, "reg_no_twiddle[2][1][5]": 3540, "wr_address_i_int[6]": 3541, "data_imag_o[0]~0": 3542, "twiddle_data_y[2][1][10]": 3543, "add_in_i_c[6]~feeder": 3544, "oe": 3545, "butterfly_st1[3][1][17]": 3546, "Mux29~0": 3547, "lpp_ram_data_out[0][21]": 3548, "ram_data_out0_x[34]": 3549, "ram_data_out0_x[26]": 3550, "Add4~77": 3551, "reg_no_twiddle[2][0][12]~feeder": 3552, "twiddle_data_x[2][0][2]": 3553, "ram_data_out0_x[27]": 3554, "butterfly_st1[0][0][18]": 3555, "Add12~25": 3556, "twiddle_data_x[1][1][11]": 3557, "delay_lpp_en": 3558, "b_ram_data_in_bus_x[134]~feeder": 3559, "add_in_r_d[15]": 3560, "Mux116~0": 3561, "lpp_ram_data_out[2][25]": 3562, "butterfly_st2[2][0][17]": 3563, "lpp_ram_data_out[5][17]": 3564, "twiddle_data_x~23": 3565, "twiddle_data_y[1][1][16]~feeder": 3566, "data_in_i[4]": 3567, "Add7~41": 3568, "ram_data_out0_y~16": 3569, "twad_tdle[3][8]~feeder": 3570, "Add1~13": 3571, "butterfly_st2[1][1][11]": 3572, "del_np_cnt[1]": 3573, "ram_in_reg[1][3]~feeder": 3574, "reg_no_twiddle[3][0][9]": 3575, "blk_done_int": 3576, "butterfly_st2[0][1][14]": 3577, "Add3~41": 3578, "Add1~2": 3579, "b_ram_data_in_bus_x[107]": 3580, "r_array_out[2][10]": 3581, "lpp_ram_data_out[6][21]": 3582, "b_ram_data_in_bus_y[83]": 3583, "output_i[9]": 3584, "reg_no_twiddle[4][0][8]": 3585, "tdl_arr[14][5]": 3586, "a_ram_data_in_bus_x[36]~feeder": 3587, "lpp_ram_data_out[0][32]": 3588, "lpp_ram_data_out_sw[2][11]": 3589, "lpp_ram_data_out[3][1]": 3590, "data_imag_in_reg[0]": 3591, "tdl_arr[8][2]": 3592, "add_in_i_b[5]": 3593, "data_imag_o[16]": 3594, "reg_no_twiddle[2][0][13]": 3595, "b_ram_data_in_bus_y[130]~feeder": 3596, "lpp_ram_data_out[4][15]": 3597, "butterfly_st1[0][0][3]": 3598, "reg_no_twiddle[6][1][15]": 3599, "Mux39~2": 3600, "data_real_o[8]~feeder": 3601, "Mux3~1": 3602, "twiddle_data_x[0][1][0]": 3603, "valid_ctrl_int": 3604, "a_ram_data_in_bus_y[108]": 3605, "b_ram_data_in_bus_y[108]~feeder": 3606, "ram_data_out2_y[3]": 3607, "a_ram_data_in_bus_y[25]": 3608, "data_in_r[7]": 3609, "butterfly_st1[3][0][6]": 3610, "rdaddress_a_bus[10]~feeder": 3611, "b_ram_data_in_bus_y[136]~feeder": 3612, "Add16~65": 3613, "count[0]": 3614, "lpp_ram_data_out~246": 3615, "Mux45~3": 3616, "Mux0~3": 3617, "ram_data_out0_y~32": 3618, "fft_imag_out[16]": 3619, "a_ram_data_in_bus_y[89]~feeder": 3620, "rd_addr_c[3]": 3621, "data_imag_in_reg[4]": 3622, "twad_tdlo[3][2]~feeder": 3623, "result_ib[0]": 3624, "data_count_int1[1]": 3625, "Mux130~1": 3626, "Add8~17": 3627, "butterfly_st1[0][0][2]": 3628, "ram_data_out3_x~28": 3629, "tdl_arr[10][8]": 3630, "ram_data_out0_y~19": 3631, "Mux23~0": 3632, "a_ram_data_in_bus_x[67]~feeder": 3633, "Add5~1": 3634, "b_ram_data_in_bus_x[59]": 3635, "Add7~65": 3636, "b_ram_data_in_bus_y[13]~feeder": 3637, "twiddle_data_y[2][0][10]": 3638, "ram_data_out0_x[19]": 3639, "fft_s1_cur.IDLE": 3640, "source_comb_update_2~7": 3641, "blk_exp~0": 3642, "lpp_ram_data_out~75": 3643, "twiddle_data_y~18": 3644, "a_ram_data_in_bus_y[143]": 3645, "twad_tdlo[5][4]": 3646, "r_array_out[3][7]": 3647, "a_ram_data_in_bus_y[104]": 3648, "result_ib[3]": 3649, "lpp_ram_data_out~235": 3650, "a_ram_data_in_bus_y[57]~feeder": 3651, "Selector1~2": 3652, "Selector4~2": 3653, "butterfly_st2[2][0][2]": 3654, "fft_imag_out[6]": 3655, "a_ram_data_in_bus_y[139]": 3656, "a_ram_data_in_bus_x[101]~feeder": 3657, "load_block": 3658, "b_ram_data_in_bus_x[92]~feeder": 3659, "output_r[17]": 3660, "Add4~49": 3661, "add_in_i_d[10]~feeder": 3662, "b_ram_data_in_bus_y[129]~feeder": 3663, "tdl_arr[7][8]~feeder": 3664, "a_ram_data_in_bus_x[82]~feeder": 3665, "ram_data_out2_y[10]": 3666, "k_state~6": 3667, "b_ram_data_in_bus_y[11]~feeder": 3668, "ram_in_reg[4][8]~feeder": 3669, "a_ram_data_in_bus_x[29]": 3670, "fft_s2_cur.FIRST_LPP_C": 3671, "a_ram_data_in_bus_x[24]": 3672, "lpp_ram_data_out[6][32]": 3673, "reg_no_twiddle[2][0][15]~feeder": 3674, "ram_in_reg[2][15]": 3675, "data_int1[6]~feeder": 3676, "ram_data_out0_y[25]": 3677, "Add14~37": 3678, "data_imag_in_reg[3]": 3679, "reg_no_twiddle[1][1][4]": 3680, "wraddress_a_bus[0]~feeder": 3681, "twad_tdle[3][5]": 3682, "wc_vec[1]": 3683, "add_in_r_a[2]": 3684, "twiddle_data_y[2][0][15]": 3685, "core_real_in[5]~feeder": 3686, "Mux139~2": 3687, "add_in_r_a[5]": 3688, "reg_no_twiddle[4][0][16]~feeder": 3689, "butterfly_st2[1][1][14]": 3690, "offset_counter~4": 3691, "data_imag_o[7]": 3692, "ram_data_out3_y[5]": 3693, "reg_no_twiddle[4][0][8]~feeder": 3694, "a_ram_data_in_bus_y[4]": 3695, "b_ram_data_in_bus_x[35]~feeder": 3696, "reg_no_twiddle[2][0][8]": 3697, "wraddress_a_bus[34]": 3698, "lpp_ram_data_out~121": 3699, "Mux70~0": 3700, "ram_in_reg[2][10]": 3701, "a_ram_data_in_bus_x[19]": 3702, "reg_no_twiddle[5][1][14]~feeder": 3703, "Mux46~0": 3704, "Mux8~0": 3705, "sdetd.SLBI": 3706, "b_ram_data_in_bus_x[18]~feeder": 3707, "wren_a~2": 3708, "b_ram_data_in_bus_x[1]~feeder": 3709, "twiddle_data_y[0][1][16]": 3710, "lpp_ram_data_out~182": 3711, "wraddress_b_bus[34]": 3712, "ram_data_out1_x~14": 3713, "b_ram_data_in_bus_y[77]": 3714, "sdetd.DISABLE": 3715, "Add13~41": 3716, "b_ram_data_in_bus_x[3]": 3717, "wren_b~3": 3718, "Add12~61": 3719, "a_ram_data_in_bus_x[112]~feeder": 3720, "ram_data_out2_x[27]": 3721, "b_ram_data_in_bus_x[116]": 3722, "b_ram_data_in_bus_y[78]": 3723, "butterfly_st2[3][0][12]": 3724, "ram_data_out1_x[27]": 3725, "Mux10~2": 3726, "blk_exp_acc[0]": 3727, "data_imag_o[15]~15": 3728, "a_ram_data_in_bus_y[43]~feeder": 3729, "add_in_i_c[17]~feeder": 3730, "data_int1[15]~feeder": 3731, "lpp_ram_data_out~152": 3732, "wraddress_a_bus[19]": 3733, "b_ram_data_in_bus_y[139]~feeder": 3734, "b_ram_data_in_bus_y[120]": 3735, "data_imag_in_reg[3]~feeder": 3736, "a_ram_data_in_bus_x[74]~feeder": 3737, "ram_in_reg[1][6]": 3738, "Mux69~0": 3739, "b_ram_data_in_bus_x[4]": 3740, "ram_in_reg[4][15]~feeder": 3741, "rdaddress_b_bus[13]": 3742, "ram_a_not_b_vec[14]": 3743, "twiddle_data_y[1][1][15]~feeder": 3744, "fft_real_out[3]~feeder": 3745, "twiddle_data_x[1][0][13]": 3746, "reg_no_twiddle[4][0][0]": 3747, "ram_data_out3_x~9": 3748, "twiddle_data_y[2][0][14]": 3749, "ram_in_reg[5][8]": 3750, "at_source_data[41]": 3751, "send_eop_s": 3752, "reg_no_twiddle[6][1][8]": 3753, "\\source_real[3]~output": 3754, "twad_tdle[0][8]~feeder": 3755, "lpp_ram_data_out~228": 3756, "lpp_ram_data_out~21": 3757, "twiddle_data_x[0][1][3]": 3758, "lpp_ram_data_out[0][15]": 3759, "ram_data_out2_x[32]": 3760, "at_sink_data_int[23]~feeder": 3761, "\\sink_imag[14]~input": 3762, "lpp_count_offset[3]": 3763, "b_ram_data_in_bus_y[118]": 3764, "Mux121~0": 3765, "tdl_arr[0][14]~feeder": 3766, "ram_in_reg[2][11]~feeder": 3767, "output_i[19]": 3768, "tdl_arr[5]": 3769, "reg_no_twiddle[4][1][2]": 3770, "butterfly_st2[2][0][3]": 3771, "wren_b[1]": 3772, "Add6~69": 3773, "reg_no_twiddle[3][0][0]": 3774, "Add16~25": 3775, "ram_data_out2_y~16": 3776, "at_sink_data_int[21]": 3777, "reg_no_twiddle[4][0][5]": 3778, "lpp_ram_data_out_sw[1][11]": 3779, "r_array_out[2][11]": 3780, "source_state.sop~feeder": 3781, "a_ram_data_in_bus_y[1]": 3782, "data_int[11]": 3783, "lpp_ram_data_out~189": 3784, "lpp_ram_data_out~79": 3785, "a_ram_data_in_bus_y[56]~feeder": 3786, "twad_tdlo[3][4]~feeder": 3787, "rdaddress_a_bus[14]": 3788, "twiddle_data_x[1][0][0]": 3789, "reg_no_twiddle[2][1][1]~feeder": 3790, "twiddle_data_x[2][0][3]": 3791, "b_ram_data_in_bus_x[33]~feeder": 3792, "p_tdl[11][2]": 3793, "blk_exp_acc~2": 3794, "Add10~77": 3795, "lpp_ram_data_out~181": 3796, "ram_data_out0_y~20": 3797, "ram_data_out2_y~22": 3798, "ram_data_out1_y[0]": 3799, "wr_address_i_int[7]": 3800, "Mux53~2": 3801, "Selector6~0": 3802, "a_ram_data_in_bus_x[118]": 3803, "b_ram_data_in_bus_y[15]~feeder": 3804, "twad_tdle[6][4]": 3805, "rd_addr_c[7]": 3806, "Mux128~2": 3807, "twiddle_data_y[1][0][5]": 3808, "ram_data_out1_x~2": 3809, "tdl_arr[8][5]": 3810, "reg_no_twiddle[2][1][5]~feeder": 3811, "twiddle_data_x~34": 3812, "lpp_ram_data_out~148": 3813, "butterfly_st2[0][1][3]": 3814, "butterfly_st1[2][0][17]": 3815, "Selector14~0": 3816, "b_ram_data_in_bus_x[141]~feeder": 3817, "butterfly_st1[0][1][3]": 3818, "add_in_r_c[3]~feeder": 3819, "Mux17~0": 3820, "wraddress_b_bus[20]": 3821, "at_source_data[40]": 3822, "wren_a~1": 3823, "at_sink_data_int[29]": 3824, "b_ram_data_in_bus_x[22]~feeder": 3825, "tdl_arr[2][0]~feeder": 3826, "stall_int~0": 3827, "Mux85~3": 3828, "a_ram_data_in_bus_y[55]~feeder": 3829, "butterfly_st2[1][1][0]": 3830, "lpp_ram_data_out~213": 3831, "lpp_ram_data_out[6][25]": 3832, "lpp_ram_data_out[6][13]": 3833, "lpp_ram_data_out[3][6]": 3834, "ram_data_out0_x[18]": 3835, "butterfly_st1[0][0][6]": 3836, "lpp_ram_data_out_sw[2][30]": 3837, "b_ram_data_in_bus_x[122]~feeder": 3838, "wc_vec[0]": 3839, "data_int1[20]": 3840, "ram_in_reg[5][0]~feeder": 3841, "Mux142~3": 3842, "twiddle_data_x[0][1][15]": 3843, "twiddle_data_x[1][1][12]~feeder": 3844, "ram_in_reg[2][17]~feeder": 3845, "ram_data_out2_x[7]": 3846, "twad_tempe[8]": 3847, "add_in_i_c[8]": 3848, "reg_no_twiddle[0][0][4]": 3849, "\\source_sop~output": 3850, "lpp_ram_data_out~190": 3851, "twiddle_data_x[0][0][3]": 3852, "ram_data_out1_y[24]": 3853, "reg_no_twiddle[2][0][15]": 3854, "ram_data_out2_y~6": 3855, "blk_exp_acc[5]": 3856, "twiddle_data_y[1][0][15]": 3857, "add_in_i_b[8]": 3858, "b_ram_data_in_bus_x[15]~feeder": 3859, "ram_in_reg[3][16]": 3860, "reg_no_twiddle[4][0][3]~feeder": 3861, "ram_data_out0_x[12]": 3862, "rd_addr_c[5]": 3863, "p_tdl[10][2]~feeder": 3864, "butterfly_st2[1][0][4]": 3865, "a_ram_data_in_bus_x[15]~feeder": 3866, "a_ram_data_in_bus_x[131]~feeder": 3867, "r_array_out[0][15]": 3868, "Mux138~2": 3869, "a_ram_data_in_bus_x[102]~feeder": 3870, "rdaddress_b_bus[34]": 3871, "lpp_ram_data_out[5][11]": 3872, "twiddle_data_x[0][1][11]": 3873, "count_finished~5": 3874, "data_int[20]": 3875, "a_ram_data_in_bus_x[1]~feeder": 3876, "twiddle_data_y~48": 3877, "lpp_ram_data_out_sw[3][11]": 3878, "butterfly_st2[2][0][1]": 3879, "twiddle_data_x[0][1][17]": 3880, "swa_tdl[0][1]": 3881, "ram_data_out0_y~4": 3882, "sdetd.ENABLE": 3883, "reg_no_twiddle[4][1][12]~feeder": 3884, "a_ram_data_in_bus_x[37]~feeder": 3885, "wren_b[5]": 3886, "b_ram_data_in_bus_y[83]~feeder": 3887, "ram_data_out1_x~11": 3888, "data_real_in_reg[13]": 3889, "result_i_tmp[26]~feeder": 3890, "ram_data_out1_x~18": 3891, "ram_data_out1_x~34": 3892, "ram_in_reg[1][12]": 3893, "wraddress_a_bus[12]": 3894, "twiddle_data_x[2][1][10]": 3895, "Mux85~2": 3896, "lpp_ram_data_out~169": 3897, "reg_no_twiddle[2][1][17]~feeder": 3898, "butterfly_st2[1][1][6]": 3899, "tdl_arr[15][3]": 3900, "Add0~65": 3901, "ram_data_out3_y[20]": 3902, "fft_imag_out[17]": 3903, "i_array_out[2][2]~feeder": 3904, "twiddle_data_y[2][1][8]~feeder": 3905, "sample_count[4]": 3906, "data_in_i[11]~feeder": 3907, "lpp_ram_data_out[6][22]": 3908, "offset_counter~11": 3909, "output_r[3]": 3910, "twiddle_data_x[0][1][12]": 3911, "a_ram_data_in_bus_y[131]~feeder": 3912, "b_ram_data_in_bus_x[26]~feeder": 3913, "data_int1[40]": 3914, "tdl_arr[2][6]": 3915, "Add5~33": 3916, "twad_tdle[5][8]~feeder": 3917, "core_imag_in[12]": 3918, "lpp_ram_data_out[2][22]": 3919, "\\sink_real[6]~input": 3920, "Mux80~3": 3921, "a_ram_data_in_bus_y[36]~feeder": 3922, "reg_no_twiddle[5][1][12]": 3923, "a_ram_data_in_bus_x[69]": 3924, "reg_no_twiddle[5][0][11]~feeder": 3925, "a_ram_data_in_bus_x[141]~feeder": 3926, "butterfly_st1[1][1][14]": 3927, "ram_data_out2_y~14": 3928, "b_ram_data_in_bus_x[3]~feeder": 3929, "a_ram_data_in_bus_x[128]~feeder": 3930, "gen_M4K_Output:dat_C_y": 3931, "b_ram_data_in_bus_y[54]": 3932, "p_tdl[10][2]": 3933, "data_count_int1[8]": 3934, "butterfly_st2[3][0][8]": 3935, "sample_count[9]": 3936, "lpp_ram_data_out[3][12]": 3937, "lpp_ram_data_out[5][29]": 3938, "a_ram_data_in_bus_x[47]~feeder": 3939, "data_imag_in_reg[0]~feeder": 3940, "butterfly_st2[0][1][6]": 3941, "\\source_real[4]~output": 3942, "p~0": 3943, "butterfly_st1[2][0][4]": 3944, "exponent_out~4": 3945, "add_in_i_c[2]": 3946, "lpp_ram_data_out~224": 3947, "twad_tdle[1][6]": 3948, "k_count[3]": 3949, "data_count_sig[4]": 3950, "rdaddress_b_bus[12]": 3951, "tdl_arr[9][1]": 3952, "a_ram_data_in_bus_x[6]~feeder": 3953, "Add16~33": 3954, "lpp_ram_data_out_sw[3][6]": 3955, "ram_in_reg[6][12]~feeder": 3956, "result_ra[16]": 3957, "ram_in_reg[5][6]": 3958, "data_imag_o[11]": 3959, "a_ram_data_in_bus_x[30]": 3960, "twad_tdlo[3][6]": 3961, "ram_in_reg[7][1]": 3962, "twiddle_data_y~39": 3963, "core_real_in[4]": 3964, "b_ram_data_in_bus_x[38]": 3965, "a_ram_data_in_bus_y[53]~feeder": 3966, "wraddress_a_bus[16]~feeder": 3967, "twad_tempo[8]": 3968, "ram_data_out3_x[32]": 3969, "data_int[15]": 3970, "fft_real_out[2]": 3971, "butterfly_st1[3][0][10]": 3972, "lpp_ram_data_out[0][20]": 3973, "Add16~13": 3974, "ram_in_reg[3][7]": 3975, "a_ram_data_in_bus_y[43]": 3976, "Mux36~4": 3977, "lpp_ram_data_out_sw[2][13]": 3978, "wd_vec[0]": 3979, "ram_data_out1_y[16]": 3980, "result_i_tmp[22]~feeder": 3981, "k_state.HOLD": 3982, "twiddle_data_x[2][0][7]": 3983, "twiddle_data_x[1][0][12]": 3984, "twiddle_data_y[2][1][13]~feeder": 3985, "source_comb_update_2~6": 3986, "reg_no_twiddle[5][0][14]": 3987, "a_ram_data_in_bus_x[16]": 3988, "ram_data_out1_y[21]": 3989, "Mux83~3": 3990, "tdl_arr[9][6]~feeder": 3991, "a_ram_data_in_bus_y[128]": 3992, "ram_data_out0_y[29]": 3993, "b_ram_data_in_bus_x[137]": 3994, "lpp_ram_data_out~250": 3995, "lpp_ram_data_out_sw[3][22]": 3996, "twiddle_data_x~4": 3997, "a_ram_data_in_bus_y[122]~feeder": 3998, "butterfly_st2[1][0][15]": 3999, "ram_in_reg[0][15]~feeder": 4000, "p_tdl[12][2]~feeder": 4001, "lpp_ram_data_out_sw[0][26]": 4002, "ram_data_out2_y~23": 4003, "lpp_ram_data_out_sw[3][30]": 4004, "a_ram_data_in_bus_x[28]": 4005, "fft_s2_cur.LPP_C_OUTPUT": 4006, "lpp_ram_data_out[6][20]": 4007, "a_ram_data_in_bus_x[135]": 4008, "ram_data_out2_y[35]": 4009, "Mux1~3": 4010, "twad_tdlo[5][2]~feeder": 4011, "Mux136~1": 4012, "a_ram_data_in_bus_x[15]": 4013, "add_in_r_d[3]~feeder": 4014, "reg_no_twiddle[0][0][17]": 4015, "a_ram_data_in_bus_x[141]": 4016, "\\source_imag[5]~output": 4017, "ram_data_out2_x~24": 4018, "ram_in_reg[6][13]": 4019, "count[9]": 4020, "fft_dirn_held": 4021, "ram_data_out3_x[1]": 4022, "twad_tdle[3][7]~feeder": 4023, "tdl_arr[15][7]": 4024, "lpp_ram_data_out_sw[3][1]": 4025, "\\sink_real[15]~input": 4026, "ram_in_reg[5][5]~feeder": 4027, "butterfly_st1[1][1][9]": 4028, "Mux37~3": 4029, "lpp_ram_data_out[5][5]": 4030, "lpp_ram_data_out~201": 4031, "result_rb[13]": 4032, "Add0~69": 4033, "a_ram_data_in_bus_y[93]": 4034, "fft_imag_out[15]": 4035, "Mux123~0": 4036, "tdl_arr[14][6]": 4037, "reg_no_twiddle[6][0][11]": 4038, "lpp_ram_data_out_sw[2][33]": 4039, "Add16~45": 4040, "output_r[12]": 4041, "wraddress_a_bus[3]": 4042, "del_npi_cnt~3": 4043, "r_array_out[2][5]~feeder": 4044, "i_array_out[2][4]": 4045, "i_array_out[1][1]~feeder": 4046, "lpp_ram_data_out_sw[1][13]": 4047, "ram_data_out1_x[32]": 4048, "twiddle_data_x[1][1][9]": 4049, "b_ram_data_in_bus_y[82]~feeder": 4050, "lpp_ram_data_out[4][25]": 4051, "b_ram_data_in_bus_y[143]": 4052, "a_ram_data_in_bus_y[16]~feeder": 4053, "twiddle_data_y[1][0][12]": 4054, "at_source_data[38]~feeder": 4055, "a_ram_data_in_bus_x[111]": 4056, "result_rb[16]": 4057, "lpp_ram_data_out_sw[1][6]": 4058, "ram_data_out1_y[32]": 4059, "Add2~77": 4060, "i_array_out[2][17]": 4061, "butterfly_st1[3][0][2]": 4062, "a_ram_data_in_bus_y[113]": 4063, "Add13~53": 4064, "del_npi_cnt[3]": 4065, "twiddle_data_x[0][1][5]~feeder": 4066, "lpp_ram_data_out~6": 4067, "reg_no_twiddle[4][1][17]~feeder": 4068, "a_ram_data_in_bus_y[98]": 4069, "lpp_ram_data_out~263": 4070, "a_ram_data_in_bus_x[103]": 4071, "reg_no_twiddle[1][0][16]~feeder": 4072, "tdl_arr[6][8]": 4073, "a_ram_data_in_bus_y[91]": 4074, "Mux79~3": 4075, "a_ram_data_in_bus_x[25]": 4076, "lpp_ram_data_out_sw[0][7]": 4077, "reg_no_twiddle[1][0][13]": 4078, "butterfly_st1[0][0][15]": 4079, "reg_no_twiddle[4][1][9]": 4080, "Add4~73": 4081, "twiddle_data_y[1][1][3]": 4082, "Add16~69": 4083, "a_ram_data_in_bus_y[48]~feeder": 4084, "lpp_ram_data_out[6][15]": 4085, "reg_no_twiddle[5][0][4]": 4086, "butterfly_st1[3][0][4]": 4087, "reg_no_twiddle[6][0][3]~feeder": 4088, "core_imag_in[6]~feeder": 4089, "add_in_i_b[11]": 4090, "Add9~2": 4091, "b_ram_data_in_bus_y[22]": 4092, "wren_b[3]": 4093, "a_ram_data_in_bus_y[36]": 4094, "Add5~49": 4095, "ram_data_out1_x[25]": 4096, "rd_addr_c[1]": 4097, "b_ram_data_in_bus_y[55]~feeder": 4098, "data_int[18]": 4099, "at_sink_data_int[25]~feeder": 4100, "result_ia[0]": 4101, "lpp_ram_data_out[7][12]": 4102, "result_ib[10]": 4103, "wraddress_b_bus[21]~feeder": 4104, "p_tdl[12][2]": 4105, "ram_in_reg[5][9]~feeder": 4106, "i_array_out[0][1]": 4107, "Add6~9": 4108, "add_in_i_c[10]": 4109, "twad_tempo[2]": 4110, "Selector11~0": 4111, "b_ram_data_in_bus_y[89]": 4112, "reg_no_twiddle[2][0][17]~feeder": 4113, "add_in_i_d[8]~feeder": 4114, "reg_no_twiddle[1][0][11]~feeder": 4115, "ram_in_reg[1][9]": 4116, "del_npi_cnt[0]": 4117, "b_ram_data_in_bus_x[68]~feeder": 4118, "a_ram_data_in_bus_y[79]~feeder": 4119, "ram_a_not_b_vec[19]": 4120, "Mux78~1": 4121, "reg_no_twiddle[0][0][0]": 4122, "b_ram_data_in_bus_x[38]~feeder": 4123, "\\clk~input": 4124, "twiddle_data_y~36": 4125, "lpp_ram_data_out~164": 4126, "data_int1[38]": 4127, "Add15~37": 4128, "twiddle_data_y~27": 4129, "b_ram_data_in_bus_x[9]": 4130, "at_sink_ready_s~0": 4131, "at_source_data[39]~feeder": 4132, "lpp_ram_data_out[1][16]": 4133, "blk_exp_acc~4": 4134, "exponent_out[2]": 4135, "lpp_ram_data_out~266": 4136, "lpp_ram_data_out[3][35]": 4137, "ram_data_out0_y~26": 4138, "ram_data_out0_y[27]": 4139, "twiddle_data_y~1": 4140, "lpp_ram_data_out[7][21]": 4141, "Mux88~3": 4142, "lpp_ram_data_out[4][17]": 4143, "tdl_arr[6][1]": 4144, "output_i[1]": 4145, "ram_data_out2_y[21]": 4146, "en_i~feeder": 4147, "lpp_ram_data_out[3][21]": 4148, "tdl_arr[2]": 4149, "Add6~49": 4150, "lpp_ram_data_out_sw[2][34]": 4151, "Mux98~0": 4152, "twiddle_data_y[2][1][13]": 4153, "add_in_r_d[1]": 4154, "ram_in_reg[0][12]~feeder": 4155, "butterfly_st2[2][1][3]": 4156, "b_ram_data_in_bus_y[53]~feeder": 4157, "butterfly_st1[1][0][13]": 4158, "tdl_arr[1][2]~feeder": 4159, "result_ia[10]": 4160, "reg_no_twiddle[0][1][14]": 4161, "butterfly_st1[0][1][9]": 4162, "add_in_i_d[0]": 4163, "core_imag_in[10]~feeder": 4164, "reg_no_twiddle[4][0][3]": 4165, "Add7~53": 4166, "\\source_real[5]~output": 4167, "twiddle_data_y[0][0][9]": 4168, "reg_no_twiddle[3][1][11]": 4169, "a_ram_data_in_bus_y[66]": 4170, "butterfly_st2[2][0][12]": 4171, "Mux81~2": 4172, "at_sink_data_int[7]~feeder": 4173, "b_ram_data_in_bus_x[51]": 4174, "butterfly_st1[0][1][14]": 4175, "core_imag_in[2]": 4176, "lpp_ram_data_out~215": 4177, "b_ram_data_in_bus_x[127]~feeder": 4178, "ram_data_out0_x~2": 4179, "butterfly_st2[2][1][19]": 4180, "lpp_count_offset[9]": 4181, "butterfly_st2[2][0][4]": 4182, "a_ram_data_in_bus_x[75]": 4183, "wren_a[1]": 4184, "reg_no_twiddle[5][1][9]~feeder": 4185, "b_ram_data_in_bus_x[115]": 4186, "ram_in_reg[5][12]~feeder": 4187, "a_ram_data_in_bus_x[115]~feeder": 4188, "wraddress_b_bus[7]~feeder": 4189, "twiddle_data_x[1][0][8]": 4190, "a_ram_data_in_bus_x[103]~feeder": 4191, "ram_data_out3_y[2]": 4192, "butterfly_st1[1][0][5]": 4193, "rdaddress_a_bus[15]": 4194, "b_ram_data_in_bus_y[75]": 4195, "data_int1[18]": 4196, "butterfly_st1[0][0][1]": 4197, "Add13~33": 4198, "twad_tempo[0]": 4199, "ram_in_reg[3][13]~feeder": 4200, "output_r[13]": 4201, "ram_data_out0_x[31]": 4202, "lpp_ram_data_out~195": 4203, "ram_in_reg[7][15]~feeder": 4204, "Mux44~1": 4205, "ram_in_reg[6][14]": 4206, "reg_no_twiddle[6][1][3]": 4207, "ram_data_out2_x~32": 4208, "lpp_ram_data_out[0][35]": 4209, "Add9~33": 4210, "reg_no_twiddle[4][1][7]": 4211, "twiddle_data_y[1][0][8]": 4212, "a_ram_data_in_bus_x[139]~feeder": 4213, "ram_data_out2_x~18": 4214, "b_ram_data_in_bus_y[3]~feeder": 4215, "core_imag_in[7]": 4216, "lpp_ram_data_out~128": 4217, "lpp_ram_data_out_sw[2][2]": 4218, "butterfly_st2[3][0][1]": 4219, "lpp_ram_data_out~60": 4220, "at_sink_data_int[3]": 4221, "rd_addr_b[5]": 4222, "core_real_in[15]~feeder": 4223, "at_source_data[29]": 4224, "blk_exp_acc[4]": 4225, "data_imag_o[17]": 4226, "wc_i": 4227, "a_ram_data_in_bus_x[90]~feeder": 4228, "a_ram_data_in_bus_y[48]": 4229, "reg_no_twiddle[5][1][16]": 4230, "data_int1[22]": 4231, "lpp_ram_data_out~214": 4232, "butterfly_st1[2][0][12]": 4233, "Mux138~1": 4234, "sw_2_arr[0][4]": 4235, "Add0~49": 4236, "wren_a~7": 4237, "ram_in_reg[4][14]": 4238, "ram_in_reg[0][9]~feeder": 4239, "WideNor1~_wirecell": 4240, "count[4]": 4241, "ram_in_reg[0][11]~feeder": 4242, "Add10~25": 4243, "k[8]": 4244, "a_ram_data_in_bus_y[22]": 4245, "ram_data_out1_x[33]": 4246, "wc_vec[3]~feeder": 4247, "lpp_ram_data_out[4][14]": 4248, "b_ram_data_in_bus_y[56]~feeder": 4249, "Add12~13": 4250, "b_ram_data_in_bus_x[23]~feeder": 4251, "Selector1~0": 4252, "b_ram_data_in_bus_y[43]~feeder": 4253, "a_ram_data_in_bus_y[128]~feeder": 4254, "twiddle_data_x[2][0][8]": 4255, "butterfly_st1[1][1][6]": 4256, "twiddle_data_x[1][0][16]": 4257, "twiddle_data_x[2][1][0]": 4258, "ram_data_out3_x~17": 4259, "b_ram_data_in_bus_x[126]~feeder": 4260, "b_ram_data_in_bus_y[84]~feeder": 4261, "valid_ctrl_inter1~0": 4262, "i_array_out[1][6]": 4263, "twiddle_data_y[0][1][10]": 4264, "ram_in_reg[1][8]": 4265, "a_ram_data_in_bus_x[8]": 4266, "ram_data_out0_y~35": 4267, "output_i[17]": 4268, "i_array_out[2][5]": 4269, "Mux139~3": 4270, "data_rdy_vec[10]": 4271, "ram_data_out2_x~7": 4272, "twiddle_data_y[0][1][3]": 4273, "b_ram_data_in_bus_x[140]": 4274, "fft_imag_out[13]": 4275, "b_ram_data_in_bus_x[108]": 4276, "ram_a_not_b_vec[25]": 4277, "twiddle_data_y[1][1][7]": 4278, "result_ia[16]": 4279, "ram_data_out2_y~1": 4280, "Mux110~0": 4281, "b_ram_data_in_bus_x[134]": 4282, "Selector5~2": 4283, "b_ram_data_in_bus_y[78]~feeder": 4284, "master_source_sop": 4285, "b_ram_data_in_bus_x[32]~feeder": 4286, "data_int[22]": 4287, "result_r_tmp[15]~feeder": 4288, "data_int[30]": 4289, "ram_in_reg[5][1]": 4290, "b_ram_data_in_bus_x[125]~feeder": 4291, "add_in_i_b[10]": 4292, "Mux3~2": 4293, "butterfly_st2[3][1][16]": 4294, "a_ram_data_in_bus_y[74]~feeder": 4295, "sw_1_arr[0][3]": 4296, "butterfly_st2[3][1][10]": 4297, "r_array_out[2][7]": 4298, "tdl_arr[21]": 4299, "first_data~0": 4300, "add_in_i_b[15]": 4301, "at_sink_ready_s": 4302, "add_in_r_b[9]": 4303, "Add8~73": 4304, "reg_no_twiddle[5][1][17]": 4305, "lpp_ram_data_out_sw[2][28]": 4306, "ram_data_out2_x~15": 4307, "tdl_arr[9][0]": 4308, "ram_data_out2_x[29]": 4309, "lpp_ram_data_out~7": 4310, "ram_a_not_b_vec[10]": 4311, "ram_data_out2_y~28": 4312, "lpp_ram_data_out_sw[1][28]": 4313, "sdetd.BLOCK_READY": 4314, "add_in_r_a[12]~feeder": 4315, "data_in_r[6]": 4316, "butterfly_st2[3][0][19]": 4317, "reg_no_twiddle[4][1][7]~feeder": 4318, "b_ram_data_in_bus_y[21]~feeder": 4319, "ram_data_out1_x~25": 4320, "a_ram_data_in_bus_y[140]~feeder": 4321, "i_array_out[2][12]": 4322, "lpp_ram_data_out[5][18]": 4323, "Mux0~4": 4324, "twad_tdlo[6][5]": 4325, "fft_dirn~0": 4326, "b_ram_data_in_bus_x[72]~feeder": 4327, "i_array_out[2][16]": 4328, "twiddle_data_x~27": 4329, "\\source_real[7]~output": 4330, "lpp_ram_data_out_sw[2][35]": 4331, "out_cnt[7]": 4332, "ram_read_address[2]~2": 4333, "b_ram_data_in_bus_y[70]": 4334, "ram_data_out1_x~4": 4335, "at_sink_data_int[24]": 4336, "core_real_in[17]": 4337, "Mux0~6": 4338, "lpp_ram_data_out~280": 4339, "ram_data_out1_y[29]": 4340, "twiddle_data_y~42": 4341, "b_ram_data_in_bus_x[93]": 4342, "result_ib[7]": 4343, "lpp_ram_data_out_sw[1][3]": 4344, "tdl_arr[12][0]~feeder": 4345, "wren_a~6": 4346, "twad_tdle[1][7]": 4347, "lpp_ram_data_out~120": 4348, "lpp_ram_data_out~220": 4349, "result_ia[8]": 4350, "add_in_r_c[0]~feeder": 4351, "b_ram_data_in_bus_x[88]": 4352, "a_ram_data_in_bus_y[39]": 4353, "lpp_ram_data_out~101": 4354, "rd_addr_c[6]": 4355, "reg_no_twiddle[5][1][1]": 4356, "reg_no_twiddle[5][1][15]": 4357, "butterfly_st1[1][1][15]": 4358, "count[5]": 4359, "lpp_ram_data_out_sw[2][9]": 4360, "butterfly_st1[0][1][7]": 4361, "reg_no_twiddle[3][1][11]~feeder": 4362, "lpp_count_offset[8]": 4363, "lpp_ram_data_out[6][1]": 4364, "add_in_r_c[15]": 4365, "fft_imag_out[12]~feeder": 4366, "wren[3]": 4367, "lpp_ram_data_out~151": 4368, "ram_data_out1_y[9]": 4369, "a_ram_data_in_bus_y[5]~feeder": 4370, "output_i[10]": 4371, "a_ram_data_in_bus_x[87]~feeder": 4372, "next_pass_i": 4373, "a_ram_data_in_bus_y[65]~feeder": 4374, "ram_data_out0_y~23": 4375, "lpp_ram_data_out[7][35]": 4376, "b_ram_data_in_bus_y[56]": 4377, "twiddle_data_x[0][1][16]": 4378, "ram_data_out0_x~7": 4379, "r_array_out[2][2]": 4380, "fft_real_out[3]": 4381, "core_real_in[15]": 4382, "lpp_ram_data_out[0][26]": 4383, "butterfly_st2[2][1][12]": 4384, "a_ram_data_in_bus_y[51]~feeder": 4385, "Mux51~0": 4386, "result_rb[4]": 4387, "b_ram_data_in_bus_y[41]~feeder": 4388, "Mux44~2": 4389, "butterfly_st2[3][0][5]": 4390, "lpp_ram_data_out~16": 4391, "b_ram_data_in_bus_y[110]": 4392, "Add3~45": 4393, "ram_data_out2_y~4": 4394, "twiddle_data_y[1][0][17]": 4395, "ram_in_reg[1][8]~0": 4396, "twiddle_data_y~30": 4397, "fft_s1_cur.WAIT_FOR_INPUT": 4398, "Mux59~0": 4399, "b_ram_data_in_bus_x[120]~feeder": 4400, "lpp_ram_data_out~166": 4401, "fft_imag_out[0]~feeder": 4402, "lpp_ram_data_out_sw[0][30]": 4403, "lpp_ram_data_out_sw[1][31]": 4404, "p_tdl[5][0]": 4405, "b_ram_data_in_bus_x[16]": 4406, "sink_stall_reg~0": 4407, "data_count_sig[6]": 4408, "p_tdl[11][1]": 4409, "a_ram_data_in_bus_x[14]~feeder": 4410, "butterfly_st1[3][0][1]": 4411, "add_in_i_d[4]": 4412, "lpp_ram_data_out~8": 4413, "ram_data_out2_x[1]": 4414, "Mux30~0": 4415, "b_ram_data_in_bus_x[81]": 4416, "b_ram_data_in_bus_y[14]": 4417, "i_array_out[0][14]": 4418, "Add4~21": 4419, "lpp_count~0": 4420, "a_ram_data_in_bus_x[13]": 4421, "out_cnt[4]": 4422, "data_imag_in_reg[2]": 4423, "butterfly_st2[3][1][11]": 4424, "at_source_data[19]": 4425, "lpp_ram_data_out[5][35]": 4426, "Add6~17": 4427, "reg_no_twiddle[4][1][15]~feeder": 4428, "a_ram_data_in_bus_x[78]~feeder": 4429, "fft_imag_out[5]~feeder": 4430, "offset_counter~1": 4431, "b_ram_data_in_bus_y[79]~feeder": 4432, "twiddle_data_x~15": 4433, "a_ram_data_in_bus_y[143]~feeder": 4434, "\\source_exp[1]~output": 4435, "lpp_ram_data_out_sw[1][26]": 4436, "sign_vec[3]~1": 4437, "tdl_arr[12][6]~feeder": 4438, "twad_tdlo[3][2]": 4439, "Mux18~1": 4440, "ram_data_out3_x[10]": 4441, "\\source_imag[1]~output": 4442, "result_ib[13]": 4443, "reg_no_twiddle[1][0][7]": 4444, "butterfly_st1[2][0][15]": 4445, "lpp_ram_data_out[1][25]": 4446, "Mux5~2": 4447, "b_ram_data_in_bus_y[7]~feeder": 4448, "a_ram_data_in_bus_y[111]~feeder": 4449, "blk_exp_accum[0]": 4450, "lpp_ram_data_out~95": 4451, "lpp_ram_data_out~144": 4452, "blk_exp_accum[5]": 4453, "data_int[10]~feeder": 4454, "rdaddress_c_bus[0]": 4455, "butterfly_st2[3][0][2]": 4456, "Selector38~0": 4457, "reg_no_twiddle[1][0][3]": 4458, "p_tdl[3][2]": 4459, "r_array_out[2][6]": 4460, "b_ram_data_in_bus_x[12]~feeder": 4461, "core_imag_in[13]": 4462, "data_imag_o[7]~7": 4463, "ram_data_out1_x~15": 4464, "a_ram_data_in_bus_x[102]": 4465, "ram_data_out1_x[20]": 4466, "ram_data_out3_y~4": 4467, "a_ram_data_in_bus_x[50]~feeder": 4468, "a_ram_data_in_bus_x[88]": 4469, "i_array_out[3][5]": 4470, "butterfly_st2[1][1][18]": 4471, "twiddle_data_x[0][0][5]": 4472, "gain_lut_8pts~4": 4473, "wraddress_a_bus[23]": 4474, "a_ram_data_in_bus_x[43]": 4475, "a_ram_data_in_bus_x[2]~feeder": 4476, "b_ram_data_in_bus_x[32]": 4477, "lpp_ram_data_out~145": 4478, "add_in_r_d[2]": 4479, "wren_a[6]": 4480, "data_in_i[15]": 4481, "b_ram_data_in_bus_y[43]": 4482, "add_in_i_b[12]": 4483, "twiddle_data_x~10": 4484, "b_ram_data_in_bus_x[100]~feeder": 4485, "a_ram_data_in_bus_y[83]~feeder": 4486, "a_ram_data_in_bus_y[84]~feeder": 4487, "\\sink_real[11]~input": 4488, "lut_out_tmp~0": 4489, "b_ram_data_in_bus_x[84]": 4490, "twiddle_data_y~45": 4491, "a_ram_data_in_bus_y[111]": 4492, "twiddle_data_y[1][1][16]": 4493, "reg_no_twiddle[2][0][0]": 4494, "Selector3~2": 4495, "butterfly_st1[2][1][6]": 4496, "i_array_out[2][15]": 4497, "ram_a_not_b_vec~18": 4498, "ram_data_out3_y[12]": 4499, "reg_no_twiddle[5][1][0]~feeder": 4500, "ram_in_reg[5][0]": 4501, "a_ram_data_in_bus_y[100]": 4502, "Mux34~0": 4503, "ram_in_reg[1][2]~feeder": 4504, "sink_state.start": 4505, "b_ram_data_in_bus_x[117]": 4506, "output_r[19]": 4507, "Add4~33": 4508, "a_ram_data_in_bus_x[101]": 4509, "a_ram_data_in_bus_x[65]": 4510, "at_sink_data_int[8]": 4511, "b_ram_data_in_bus_x[135]~feeder": 4512, "reg_no_twiddle[4][0][13]~feeder": 4513, "i_array_out[1][12]": 4514, "a_ram_data_in_bus_y[61]": 4515, "butterfly_st1[2][0][5]": 4516, "twiddle_data_x[0][0][8]": 4517, "wren_b[7]": 4518, "b_ram_data_in_bus_x[112]": 4519, "b_ram_data_in_bus_x[85]~feeder": 4520, "lpp_ram_data_out[0][13]": 4521, "reg_no_twiddle[2][0][11]~feeder": 4522, "a_ram_data_in_bus_y[67]": 4523, "ram_data_out3_x[9]": 4524, "Mux24~0": 4525, "data_imag_o[5]": 4526, "b_ram_data_in_bus_x[29]": 4527, "Mux35~0": 4528, "ram_data_out3_y~0": 4529, "tdl_arr[10][1]~feeder": 4530, "reg_no_twiddle[0][0][7]": 4531, "add_in_r_c[17]~feeder": 4532, "lpp_ram_data_out~259": 4533, "Mux138~0": 4534, "Add14~53": 4535, "lpp_ram_data_out~142": 4536, "gain_lut_8pts~9": 4537, "rdaddress_b_bus[3]": 4538, "reg_no_twiddle[1][1][1]": 4539, "ram_data_out3_x[19]": 4540, "lpp_ram_data_out~80": 4541, "data_int[40]": 4542, "fft_dirn_held_o2": 4543, "lpp_ram_data_out[2][21]": 4544, "reg_no_twiddle[5][1][5]": 4545, "wraddress_a_bus[32]~feeder": 4546, "Add10~73": 4547, "reg_no_twiddle[3][0][7]~feeder": 4548, "lpp_ram_data_out_sw[3][21]": 4549, "tdl_arr[19]": 4550, "add_in_r_d[13]~feeder": 4551, "b_ram_data_in_bus_x[2]": 4552, "a_ram_data_in_bus_y[60]~feeder": 4553, "at_source_data[7]": 4554, "p_tdl[6][2]~feeder": 4555, "ram_data_out3_y[21]": 4556, "ram_data_out3_x~27": 4557, "a_ram_data_in_bus_y[92]~feeder": 4558, "twiddle_data_y[1][1][4]": 4559, "b_ram_data_in_bus_y[94]~feeder": 4560, "b_ram_data_in_bus_x[80]": 4561, "sink_stall": 4562, "ram_data_out1_y~0": 4563, "lpp_ram_data_out_sw[0][31]": 4564, "a_ram_data_in_bus_y[31]": 4565, "data_in_r[16]~feeder": 4566, "a_ram_data_in_bus_x[79]": 4567, "wraddress_a_bus[22]": 4568, "result_ia[1]": 4569, "ram_data_out1_y[13]": 4570, "Selector21~0": 4571, "Add7~37": 4572, "add_in_i_d[0]~feeder": 4573, "ram_in_reg[1][0]~feeder": 4574, "a_ram_data_in_bus_x[44]": 4575, "Selector38~1": 4576, "lpp_ram_data_out_sw[1][34]": 4577, "at_source_data[8]": 4578, "b_ram_data_in_bus_y[45]": 4579, "twiddle_data_x[0][1][2]": 4580, "i_array_out[1][10]": 4581, "a_ram_data_in_bus_x[89]~feeder": 4582, "i_array_out[1][4]": 4583, "wr_address_i_int[5]": 4584, "lut_out_tmp[0]": 4585, "ram_data_out3_x[7]": 4586, "was_stalled": 4587, "lpp_ram_data_out~153": 4588, "b_ram_data_in_bus_x[113]": 4589, "rdaddress_c_bus[16]": 4590, "wraddress_b_bus[14]": 4591, "wren_b[0]": 4592, "Mux86~2": 4593, "rdaddress_c_bus[14]": 4594, "reg_no_twiddle[2][0][17]": 4595, "twad_tdle[2][2]~feeder": 4596, "Add11~37": 4597, "ram_data_out0_x[29]": 4598, "butterfly_st1[0][0][16]": 4599, "b_ram_data_in_bus_y[45]~feeder": 4600, "reg_no_twiddle[2][1][3]": 4601, "a_ram_data_in_bus_x[106]~feeder": 4602, "output_i[12]": 4603, "data_imag_o[13]": 4604, "rd_addr_b[1]": 4605, "ram_in_reg[3][17]~feeder": 4606, "add_in_i_b[6]": 4607, "a_ram_data_in_bus_x[29]~feeder": 4608, "Add8~13": 4609, "a_ram_data_in_bus_y[120]": 4610, "\\source_exp[2]~output": 4611, "lpp_ram_data_out~272": 4612, "twiddle_data_y[0][1][15]": 4613, "reg_no_twiddle[0][0][16]": 4614, "reg_no_twiddle[4][0][15]": 4615, "reg_no_twiddle[5][0][8]": 4616, "lpp_ram_data_out[0][8]": 4617, "blk_exp[5]": 4618, "lpp_ram_data_out_sw[0][34]": 4619, "Mux51~2": 4620, "Mux5~1": 4621, "lpp_ram_data_out~35": 4622, "add_in_r_c[17]": 4623, "twiddle_data_y[0][1][8]~feeder": 4624, "reg_no_twiddle[4][1][17]": 4625, "reg_no_twiddle[3][1][0]": 4626, "lpp_ram_data_out_sw[1][9]": 4627, "butterfly_st2[0][1][7]": 4628, "butterfly_st1[2][1][9]": 4629, "fft_real_out[14]~feeder": 4630, "fft_real_out[17]~feeder": 4631, "reg_no_twiddle[6][0][5]": 4632, "a_ram_data_in_bus_x[62]~feeder": 4633, "r_array_out[3][14]": 4634, "a_ram_data_in_bus_x[122]": 4635, "lpp_ram_data_out_sw[3][10]": 4636, "ram_data_out3_x~11": 4637, "a_ram_data_in_bus_y[54]~feeder": 4638, "fft_imag_out[7]~feeder": 4639, "a_ram_data_in_bus_x[52]": 4640, "butterfly_st1[1][1][11]": 4641, "ram_data_out0_y~29": 4642, "\\rtl~2": 4643, "ram_in_reg[2][13]~feeder": 4644, "reg_no_twiddle[0][1][5]": 4645, "b_ram_data_in_bus_x[20]": 4646, "ram_in_reg[5][15]~feeder": 4647, "Add7~13": 4648, "tdl_arr[2][5]~feeder": 4649, "Add17~69": 4650, "at_source_data[13]~feeder": 4651, "lpp_ram_data_out[2][6]": 4652, "offset_counter[9]": 4653, "lpp_ram_data_out_sw[2][14]": 4654, "twad_tdle[1][7]~feeder": 4655, "reg_no_twiddle[5][1][15]~feeder": 4656, "a_ram_data_in_bus_y[114]": 4657, "Mux76~3": 4658, "ram_data_out0_y[11]": 4659, "wraddress_b_bus[24]~feeder": 4660, "add_in_i_d[11]~feeder": 4661, "a_ram_data_in_bus_y[134]~feeder": 4662, "butterfly_st1[2][0][0]": 4663, "a_ram_data_in_bus_x[50]": 4664, "a_ram_data_in_bus_x[19]~feeder": 4665, "ram_data_out2_x~34": 4666, "Selector5~3": 4667, "ram_data_out1_x[2]": 4668, "data_imag_in_reg[8]~feeder": 4669, "reg_no_twiddle[6][0][17]~feeder": 4670, "ram_data_out2_x~33": 4671, "twiddle_data_x[2][1][5]": 4672, "ram_data_out0_x~6": 4673, "ram_data_out2_x~22": 4674, "b_ram_data_in_bus_x[84]~feeder": 4675, "data_in_r[14]~feeder": 4676, "twiddle_data_x[2][0][6]": 4677, "at_sink_data_int[14]": 4678, "was_stalled~0": 4679, "ram_data_out1_y~14": 4680, "data_int1[27]": 4681, "ram_a_not_b_vec~17": 4682, "at_source_data[12]": 4683, "fft_real_out[0]": 4684, "core_real_in[2]~feeder": 4685, "lpp_ram_data_out[1][15]": 4686, "reg_no_twiddle[1][1][16]": 4687, "ram_data_out1_y[17]": 4688, "next_block_d4": 4689, "Mux51~3": 4690, "reg_no_twiddle[2][1][2]": 4691, "blk_exp_acc[3]": 4692, "data_real_o[14]~feeder": 4693, "reg_no_twiddle[6][1][12]~feeder": 4694, "rdaddress_a_bus[27]": 4695, "Mux11~2": 4696, "data_real_o[14]": 4697, "butterfly_st2[2][1][5]": 4698, "a_ram_data_in_bus_x[4]~feeder": 4699, "lpp_ram_data_out[0][19]": 4700, "wraddress_b_bus[19]~feeder": 4701, "data_int1[14]~feeder": 4702, "add_in_i_c[14]~feeder": 4703, "add_in_i_b[1]": 4704, "reg_no_twiddle[1][0][6]": 4705, "r_array_out[1][2]": 4706, "Mux4~2": 4707, "source_packet_error[0]": 4708, "lpp_ram_data_out[4][26]": 4709, "twad_tempo[7]": 4710, "offset_counter[1]": 4711, "Mux77~3": 4712, "i_array_out[1][3]": 4713, "ram_data_out1_x~29": 4714, "result_ia[3]": 4715, "\\source_real[15]~output": 4716, "a_ram_data_in_bus_y[26]": 4717, "i_array_out[2][8]~feeder": 4718, "lpp_ram_data_out~11": 4719, "Mux27~0": 4720, "reg_no_twiddle[0][1][13]": 4721, "lpp_ram_data_out_sw[2][31]": 4722, "b_ram_data_in_bus_x[137]~feeder": 4723, "core_imag_in[16]": 4724, "a_ram_data_in_bus_x[96]": 4725, "wraddress_b_bus[19]": 4726, "Mux137~3": 4727, "lpp_ram_data_out[1][5]": 4728, "r_array_out[0][1]": 4729, "b_ram_data_in_bus_y[80]": 4730, "butterfly_st1[2][1][2]": 4731, "p[0]": 4732, "reg_no_twiddle[3][0][3]": 4733, "ram_data_out2_x[5]": 4734, "ram_data_out0_x[15]": 4735, "r_array_out[0][14]": 4736, "reg_no_twiddle[3][0][4]": 4737, "ram_data_out3_x~23": 4738, "lpp_ram_data_out~222": 4739, "butterfly_st1[1][1][5]": 4740, "twiddle_data_y~15": 4741, "Mux141~3": 4742, "lpp_count_offset[0]": 4743, "wren_b[7]~feeder": 4744, "p_tdl[13][0]~feeder": 4745, "Mux51~1": 4746, "b_ram_data_in_bus_y[40]~feeder": 4747, "Add10~1": 4748, "tdl_arr[4][0]~feeder": 4749, "wr_addr[0]~feeder": 4750, "lpp_ram_data_out[5][8]": 4751, "twiddle_data_x[0][0][16]": 4752, "ram_data_out0_y~11": 4753, "butterfly_st1[1][1][7]": 4754, "Mux83~2": 4755, "sop_out~feeder": 4756, "reg_no_twiddle[5][0][5]": 4757, "b_ram_data_in_bus_y[49]": 4758, "twad_tdlo[4][2]": 4759, "rdaddress_b_bus[24]": 4760, "b_ram_data_in_bus_x[125]": 4761, "Add1~73": 4762, "at_sink_data_int[21]~feeder": 4763, "ram_data_out3_y[24]": 4764, "rd_addr_b[7]": 4765, "wraddress_b_bus[16]": 4766, "Add10~53": 4767, "ram_data_out1_x~27": 4768, "twad_tdlo[6][8]": 4769, "twad_tdlo[1][4]": 4770, "add_in_i_a[8]": 4771, "reg_no_twiddle[4][0][11]": 4772, "data_int[32]": 4773, "b_ram_data_in_bus_x[80]~feeder": 4774, "reg_no_twiddle[6][0][9]": 4775, "data_in_i[6]": 4776, "reg_no_twiddle[2][1][16]~feeder": 4777, "max_reached~2": 4778, "butterfly_st1[2][1][11]": 4779, "lpp_ram_data_out_sw[2][16]": 4780, "ram_data_out0_x[1]": 4781, "lpp_ram_data_out[1][21]": 4782, "butterfly_st2[3][0][6]": 4783, "result_r_tmp[26]~feeder": 4784, "result_ra[10]": 4785, "Add6~37": 4786, "ram_data_out2_y[23]": 4787, "lpp_ram_data_out[7][33]": 4788, "add_in_r_b[17]": 4789, "\\source_imag[0]~output": 4790, "lpp_ram_data_out[3][10]": 4791, "b_ram_data_in_bus_y[119]~feeder": 4792, "Mux141~2": 4793, "a_ram_data_in_bus_x[105]": 4794, "gen_auto:sin_1n": 4795, "data_int1[1]": 4796, "b_ram_data_in_bus_y[60]~feeder": 4797, "Add12~21": 4798, "ram_data_out2_x~23": 4799, "b_ram_data_in_bus_x[7]": 4800, "result_i_tmp[9]~feeder": 4801, "b_ram_data_in_bus_y[2]": 4802, "ram_data_out3_y~12": 4803, "r_array_out[0][10]": 4804, "Add13~9": 4805, "add_in_r_c[13]~feeder": 4806, "b_ram_data_in_bus_y[104]": 4807, "ram_in_reg[7][2]~feeder": 4808, "i_array_out[3][12]": 4809, "reg_no_twiddle[6][1][11]": 4810, "p~2": 4811, "lpp_ram_data_out~67": 4812, "b_ram_data_in_bus_y[25]~feeder": 4813, "core_imag_in[5]~feeder": 4814, "Mux130~3": 4815, "Mux10~1": 4816, "b_ram_data_in_bus_y[13]": 4817, "p_tdl[9][0]~feeder": 4818, "a_ram_data_in_bus_y[102]": 4819, "wraddress_a_bus[21]": 4820, "ram_data_out3_y[1]": 4821, "ram_in_reg[5][12]": 4822, "lpp_ram_data_out[2][11]": 4823, "i_array_out[0][2]~feeder": 4824, "a_ram_data_in_bus_y[98]~feeder": 4825, "ram_data_out0_x~11": 4826, "next_pass_id": 4827, "tdl_arr[3][4]": 4828, "a_ram_data_in_bus_y[99]": 4829, "twad_tdle[2][8]": 4830, "ram_data_out1_y~1": 4831, "data_count_sig[11]": 4832, "ram_data_out2_y[29]": 4833, "output_r[1]": 4834, "ram_in_reg[6][0]~feeder": 4835, "ram_data_out2_x~8": 4836, "core_imag_in[13]~feeder": 4837, "lpp_ram_data_out[4][24]": 4838, "ram_data_out3_y[8]": 4839, "twad_tdle[3][3]": 4840, "ram_data_out3_x[34]": 4841, "reg_no_twiddle[3][1][3]~feeder": 4842, "twiddle_data_y[1][0][13]": 4843, "data_int1[8]": 4844, "at_source_sop_s": 4845, "fft_s2_cur.LPP_C_OUTPUT~1": 4846, "butterfly_st2[3][0][15]": 4847, "reg_no_twiddle[2][1][2]~feeder": 4848, "data_int[8]": 4849, "butterfly_st1[0][1][15]": 4850, "b_ram_data_in_bus_y[140]": 4851, "lpp_ram_data_out~281": 4852, "a_ram_data_in_bus_y[115]": 4853, "tdl_arr[14][2]~feeder": 4854, "reg_no_twiddle[1][1][12]": 4855, "fft_real_out[8]~feeder": 4856, "tdl_arr[16]": 4857, "at_source_data[2]~feeder": 4858, "a_ram_data_in_bus_x[12]~feeder": 4859, "tdl_arr[14][1]~feeder": 4860, "result_ra[6]": 4861, "ram_data_out3_y~1": 4862, "a_ram_data_in_bus_x[59]~feeder": 4863, "a_ram_data_in_bus_y[58]": 4864, "reg_no_twiddle[2][0][11]": 4865, "twad_tdle[5][7]~feeder": 4866, "b_ram_data_in_bus_y[6]~feeder": 4867, "at_source_data[32]": 4868, "Add0~0": 4869, "twiddle_data_y~23": 4870, "a_ram_data_in_bus_y[119]~feeder": 4871, "wren_a[3]": 4872, "ram_data_out3_x~34": 4873, "butterfly_st1[0][0][17]": 4874, "data_imag_in_reg[15]": 4875, "a_ram_data_in_bus_y[71]~feeder": 4876, "ram_data_out2_y~31": 4877, "data_real_in_reg[17]": 4878, "twad_tdle[1][3]~feeder": 4879, "result_rb[0]": 4880, "twiddle_data_y[2][1][14]": 4881, "tdl_arr[13]~feeder": 4882, "ram_in_reg[3][17]": 4883, "add_in_r_a[12]": 4884, "\\source_imag[15]~output": 4885, "data_int1[34]~feeder": 4886, "lpp_count[2]": 4887, "a_ram_data_in_bus_y[109]": 4888, "data_in_r[13]~feeder": 4889, "lpp_ram_data_out~28": 4890, "a_ram_data_in_bus_x[114]~feeder": 4891, "Mux139~1": 4892, "result_rb[7]": 4893, "lpp_ram_data_out~231": 4894, "gain_lut_blk[3]": 4895, "b_ram_data_in_bus_x[40]~feeder": 4896, "lpp_ram_data_out~70": 4897, "r_array_out[0][7]": 4898, "lpp_ram_data_out[6][16]": 4899, "twiddle_data_x[1][1][4]~feeder": 4900, "ram_data_out1_y~18": 4901, "ram_data_out0_y[10]": 4902, "lpp_ram_data_out~84": 4903, "b_ram_data_in_bus_y[50]": 4904, "b_ram_data_in_bus_y[64]": 4905, "wren_b~2": 4906, "b_ram_data_in_bus_x[44]~feeder": 4907, "add_in_r_d[1]~feeder": 4908, "result_ia[4]": 4909, "b_ram_data_in_bus_x[45]": 4910, "twiddle_data_x[0][1][11]~feeder": 4911, "ram_data_out0_y~2": 4912, "tdl_arr[11][7]": 4913, "butterfly_st1[1][0][16]": 4914, "Add8~57": 4915, "a_ram_data_in_bus_y[87]": 4916, "at_sink_data_int[17]": 4917, "data_in_i[3]~feeder": 4918, "data_int[7]": 4919, "b_ram_data_in_bus_x[143]~feeder": 4920, "twad_tdle[1][2]": 4921, "reg_no_twiddle[0][0][13]": 4922, "b_ram_data_in_bus_y[36]": 4923, "tdl_arr[2][2]~feeder": 4924, "butterfly_st1[3][0][7]": 4925, "lpp_ram_data_out[5][22]": 4926, "wraddress_b_bus[23]~feeder": 4927, "\\rtl~0": 4928, "Mux101~0": 4929, "core_imag_in[6]": 4930, "a_ram_data_in_bus_x[63]~feeder": 4931, "packet_error_s[1]": 4932, "ram_data_out1_y~21": 4933, "a_ram_data_in_bus_x[113]": 4934, "reg_no_twiddle[2][0][14]~feeder": 4935, "twad_tdlo[0][8]": 4936, "a_ram_data_in_bus_y[71]": 4937, "b_ram_data_in_bus_x[92]": 4938, "b_ram_data_in_bus_x[108]~feeder": 4939, "reg_no_twiddle[1][0][1]": 4940, "ram_data_out0_x~19": 4941, "\\reset_n~input": 4942, "butterfly_st1[1][0][12]": 4943, "twiddle_data_x[0][0][13]": 4944, "a_ram_data_in_bus_x[26]~feeder": 4945, "data_real_o[13]": 4946, "reg_no_twiddle[3][0][8]": 4947, "at_source_data[5]~feeder": 4948, "\\sink_error[0]~input": 4949, "p[1]": 4950, "reg_no_twiddle[1][1][8]~feeder": 4951, "ram_data_out3_y[28]": 4952, "b_ram_data_in_bus_x[5]~feeder": 4953, "twiddle_data_x~49": 4954, "twad_tdlo[5][4]~feeder": 4955, "ram_data_out2_x[13]": 4956, "data_imag_in_reg[2]~feeder": 4957, "add_in_r_b[11]~feeder": 4958, "lpp_ram_data_out~227": 4959, "butterfly_st1[2][0][16]": 4960, "ram_in_reg[3][15]~feeder": 4961, "counter_comb_bita1": 4962, "data_count_int[2]": 4963, "Mux50~2": 4964, "butterfly_st2[1][0][13]": 4965, "b_ram_data_in_bus_x[54]": 4966, "gain_lut_8pts~1": 4967, "lpp_ram_data_out~1": 4968, "ram_data_out0_y~10": 4969, "data_imag_o[5]~5": 4970, "add_in_r_d[2]~feeder": 4971, "wraddress_b_bus[11]~feeder": 4972, "butterfly_st1[3][0][13]": 4973, "\\rtl~1": 4974, "reg_no_twiddle[1][0][1]~feeder": 4975, "Mux13~2": 4976, "lpp_ram_data_out[5][16]~feeder": 4977, "a_ram_data_in_bus_y[81]": 4978, "butterfly_st1[0][0][8]": 4979, "a_ram_data_in_bus_x[73]~feeder": 4980, "data_int1[30]": 4981, "butterfly_st2[1][1][15]": 4982, "butterfly_st1[3][0][15]": 4983, "lpp_ram_data_out[0][11]": 4984, "twiddle_data_x[2][0][9]": 4985, "result_rb[17]": 4986, "at_sink_data_int[31]": 4987, "k_state~7": 4988, "tdl_arr[15][8]": 4989, "b_ram_data_in_bus_y[133]~feeder": 4990, "twiddle_data_y[0][0][7]": 4991, "fft_real_out[7]": 4992, "lpp_ram_data_out~122": 4993, "str_count_en~0": 4994, "ram_data_out1_y~29": 4995, "at_source_data[16]~feeder": 4996, "a_ram_data_in_bus_y[52]~feeder": 4997, "lpp_ram_data_out~134": 4998, "wraddress_a_bus[1]~feeder": 4999, "lpp_ram_data_out_sw[1][7]": 5000, "lpp_ram_data_out~170": 5001, "b_ram_data_in_bus_y[46]~feeder": 5002, "add_in_r_c[0]": 5003, "i_array_out[0][15]": 5004, "lpp_ram_data_out~156": 5005, "Mux140~1": 5006, "lpp_count_offset[6]": 5007, "butterfly_st1[1][0][10]": 5008, "tdl_arr[7][1]": 5009, "ram_in_reg[4][11]~feeder": 5010, "twiddle_data_x~39": 5011, "b_ram_data_in_bus_x[49]": 5012, "b_ram_data_in_bus_x[129]": 5013, "reg_no_twiddle[6][1][1]": 5014, "b_ram_data_in_bus_y[111]": 5015, "wren_a[0]": 5016, "wren_a~0": 5017, "at_sink_data_int[18]": 5018, "at_sink_data_int[27]": 5019, "a_ram_data_in_bus_y[8]": 5020, "ram_a_not_b_vec[16]": 5021, "a_ram_data_in_bus_x[45]~feeder": 5022, "data_imag_o[8]": 5023, "ram_data_out2_y~32": 5024, "tdl_arr[6][6]~feeder": 5025, "gain_lut_8pts~11": 5026, "result_r_tmp[10]~feeder": 5027, "twiddle_data_x[1][1][4]": 5028, "twiddle_data_x~6": 5029, "lpp_ram_data_out[0][12]": 5030, "ram_data_out2_x~28": 5031, "a_ram_data_in_bus_x[23]": 5032, "twiddle_data_y[0][0][16]": 5033, "core_imag_in[7]~feeder": 5034, "ram_data_out2_x[23]": 5035, "add_in_r_b[14]~feeder": 5036, "lpp_ram_data_out~257": 5037, "core_imag_in[4]": 5038, "data_imag_in_reg[7]": 5039, "a_ram_data_in_bus_y[121]~feeder": 5040, "Selector17~0": 5041, "a_ram_data_in_bus_y[137]~feeder": 5042, "ram_data_out1_x~22": 5043, "add_in_i_d[9]": 5044, "tdl_arr[7][1]~feeder": 5045, "b_ram_data_in_bus_x[95]": 5046, "sw_3_arr[0][5]": 5047, "wren[0]": 5048, "b_ram_data_in_bus_y[26]": 5049, "ram_in_reg[7][11]~feeder": 5050, "tdl_arr[4][7]": 5051, "b_ram_data_in_bus_x[129]~feeder": 5052, "i_array_out[0][4]~feeder": 5053, "ram_data_out0_y~27": 5054, "data_int[31]": 5055, "data_count_sig[7]": 5056, "wraddress_a_bus[10]~feeder": 5057, "\\sink_real[10]~input": 5058, "b_ram_data_in_bus_y[111]~feeder": 5059, "\\sink_imag[12]~input": 5060, "add_in_i_c[7]": 5061, "ram_a_not_b_vec[0]": 5062, "blk_exp_accum[3]": 5063, "data_int1[22]~feeder": 5064, "blk_exp_accum[1]": 5065, "\\sink_real[9]~input": 5066, "a_ram_data_in_bus_y[125]~feeder": 5067, "Mux50~3": 5068, "butterfly_st2[1][1][17]": 5069, "fft_real_out[2]~feeder": 5070, "ram_data_out2_y~13": 5071, "out_cnt[6]": 5072, "b_ram_data_in_bus_x[63]": 5073, "reg_no_twiddle[3][1][14]~feeder": 5074, "lpp_ram_data_out~5": 5075, "butterfly_st2[2][1][14]": 5076, "b_ram_data_in_bus_y[18]": 5077, "ram_data_out1_y[35]": 5078, "next_pass": 5079, "r_array_out[2][14]": 5080, "result_rb[9]": 5081, "lpp_ram_data_out~118": 5082, "twiddle_data_x~20": 5083, "wraddress_a_bus[27]~feeder": 5084, "twad_tdlo[6][0]": 5085, "a_ram_data_in_bus_x[20]~feeder": 5086, "ram_a_not_b_vec~19": 5087, "output_i[16]": 5088, "Mux140~0": 5089, "add_in_i_d[15]~feeder": 5090, "lpp_ram_data_out[2][7]": 5091, "result_i_tmp[16]~feeder": 5092, "i_array_out[0][17]~0": 5093, "next_pass_id~0": 5094, "lpp_ram_data_out_sw[3][5]": 5095, "ram_data_out2_y[11]": 5096, "at_source_data[14]": 5097, "add_in_r_c[4]": 5098, "lpp_ram_data_out~158": 5099, "twiddle_data_y[0][1][14]": 5100, "tdl_arr[2][1]": 5101, "anb": 5102, "b_ram_data_in_bus_y[16]": 5103, "ram_data_out1_x~10": 5104, "data_count_sig~2": 5105, "twiddle_data_x~30": 5106, "Mux87~3": 5107, "data_imag_in_reg[9]": 5108, "lpp_ram_data_out[7][2]": 5109, "sign_vec[1]~0": 5110, "reg_no_twiddle[2][1][6]": 5111, "data_in_r[8]~feeder": 5112, "Add9~9": 5113, "tdl_arr[15][5]": 5114, "b_ram_data_in_bus_y[29]~feeder": 5115, "at_sink_data_int[1]": 5116, "rdaddress_b_bus[22]": 5117, "Selector6~1": 5118, "ram_data_out2_x[30]": 5119, "Add14~1": 5120, "a_ram_data_in_bus_y[110]": 5121, "butterfly_st1[2][1][4]": 5122, "b_ram_data_in_bus_x[56]": 5123, "add_in_i_d[12]": 5124, "b_ram_data_in_bus_x[17]~feeder": 5125, "butterfly_st2[3][1][17]": 5126, "lpp_ram_data_out[0][30]": 5127, "twad_tdle[1][9]": 5128, "lpp_ram_data_out[1][20]": 5129, "data_imag_in_reg[12]": 5130, "wr_addr[5]": 5131, "Add11~77": 5132, "Add1~1": 5133, "at_source_data[29]~feeder": 5134, "reg_no_twiddle[3][1][13]~feeder": 5135, "ram_in_reg[2][14]": 5136, "ram_data_out1_x~35": 5137, "twiddle_data_x[2][1][4]~feeder": 5138, "fft_dirn_stream~0": 5139, "reg_no_twiddle[1][0][4]": 5140, "lpp_ram_data_out~197": 5141, "reg_no_twiddle[5][1][10]~feeder": 5142, "ram_data_out3_x[3]": 5143, "reg_no_twiddle[5][0][12]~feeder": 5144, "k_count[1]": 5145, "ram_in_reg[7][0]~feeder": 5146, "b_ram_data_in_bus_y[19]~feeder": 5147, "twad_tdlo[0][1]": 5148, "twad_tdle[6][8]~feeder": 5149, "sw[0]": 5150, "rdaddress_a_bus[19]": 5151, "twiddle_data_y[2][0][9]": 5152, "twiddle_data_x[1][0][3]": 5153, "a_ram_data_in_bus_y[5]": 5154, "ram_data_out2_y[31]": 5155, "add_in_i_d[16]": 5156, "b_ram_data_in_bus_y[130]": 5157, "a_ram_data_in_bus_x[47]": 5158, "Add8~9": 5159, "rdaddress_b_bus[15]": 5160, "b_ram_data_in_bus_y[38]~feeder": 5161, "a_ram_data_in_bus_y[45]": 5162, "lpp_ram_data_out~57": 5163, "add_in_r_b[0]": 5164, "result_ia[13]": 5165, "reg_no_twiddle[3][0][13]": 5166, "wraddress_b_bus[5]": 5167, "fft_real_out[11]": 5168, "ram_data_out0_y~17": 5169, "at_source_error[1]": 5170, "Add4~45": 5171, "Selector23~0": 5172, "data_int1[29]": 5173, "lpp_ram_data_out~236": 5174, "add_in_r_a[9]": 5175, "data_in_r[15]": 5176, "butterfly_st2[0][1][2]": 5177, "data_imag_o[2]": 5178, "add_in_r_b[12]": 5179, "add_in_r_a[1]~feeder": 5180, "gain_lut_8pts~15": 5181, "twiddle_data_x[1][1][7]~feeder": 5182, "butterfly_st2[0][0][12]": 5183, "butterfly_st1[3][0][9]": 5184, "wraddress_a_bus[11]": 5185, "offset_counter~8": 5186, "core_real_in[7]~feeder": 5187, "ram_data_out2_y[5]": 5188, "add_in_r_d[11]~feeder": 5189, "twiddle_data_x~11": 5190, "add_in_r_b[5]": 5191, "twad_tdlo[6][3]": 5192, "lpp_ram_data_out_sw[1][1]": 5193, "output_i[13]": 5194, "butterfly_st1[3][1][5]": 5195, "a_ram_data_in_bus_y[7]~feeder": 5196, "p_tdl[7][0]": 5197, "result_r_tmp[28]~feeder": 5198, "ram_a_not_b_vec~11": 5199, "lpp_ram_data_out~245": 5200, "lpp_ram_data_out[6][3]": 5201, "data_imag_o[9]": 5202, "twiddle_data_x~47": 5203, "data_real_o[11]": 5204, "data_int1[9]": 5205, "a_ram_data_in_bus_x[38]~feeder": 5206, "swa_tdl[0][1]~feeder": 5207, "lpp_ram_data_out_sw[2][18]": 5208, "add_in_i_c[7]~feeder": 5209, "wraddress_a_bus[12]~feeder": 5210, "twiddle_data_x~43": 5211, "b_ram_data_in_bus_x[48]": 5212, "tdl_arr[3][3]~feeder": 5213, "butterfly_st2[0][0][13]": 5214, "twiddle_data_y[2][1][16]": 5215, "reg_no_twiddle[4][1][13]~feeder": 5216, "twiddle_data_y~20": 5217, "ram_in_reg[6][15]": 5218, "Mux124~0": 5219, "wraddress_a_bus[15]~feeder": 5220, "lpp_ram_data_out~138": 5221, "a_ram_data_in_bus_x[140]": 5222, "b_ram_data_in_bus_x[111]~feeder": 5223, "lpp_ram_data_out[1][7]": 5224, "lpp_ram_data_out~133": 5225, "lpp_ram_data_out[1][11]": 5226, "a_ram_data_in_bus_y[80]~feeder": 5227, "Mux8~1": 5228, "ram_data_out2_y[1]": 5229, "reg_no_twiddle[6][1][9]~feeder": 5230, "ram_data_out2_y[17]": 5231, "add_in_r_b[14]": 5232, "Add10~33": 5233, "b_ram_data_in_bus_y[25]": 5234, "ram_in_reg[5][8]~feeder": 5235, "lpp_ram_data_out~159": 5236, "reg_no_twiddle[3][1][7]~feeder": 5237, "b_ram_data_in_bus_x[102]": 5238, "rdaddress_c_bus[10]": 5239, "wraddress_b_bus[10]~feeder": 5240, "lpp_ram_data_out~285": 5241, "reg_no_twiddle[4][1][4]": 5242, "reg_no_twiddle[6][0][15]": 5243, "a_ram_data_in_bus_y[78]~feeder": 5244, "lpp_ram_data_out[4][30]": 5245, "rd_addr_d[8]": 5246, "b_ram_data_in_bus_y[93]~feeder": 5247, "butterfly_st2[3][0][7]": 5248, "Mux7~2": 5249, "tdl_arr[13]": 5250, "ram_data_out0_y[35]": 5251, "reg_no_twiddle[0][0][1]": 5252, "a_ram_data_in_bus_y[83]": 5253, "ram_data_out2_x~5": 5254, "ram_in_reg[2][8]~feeder": 5255, "Add6~41": 5256, "tdl_arr[11][5]": 5257, "\\sink_imag[8]~input": 5258, "b_ram_data_in_bus_y[131]": 5259, "a_ram_data_in_bus_x[86]": 5260, "a_ram_data_in_bus_y[32]~feeder": 5261, "b_ram_data_in_bus_x[94]~feeder": 5262, "twiddle_data_x[2][0][17]": 5263, "\\source_real[17]~output": 5264, "core_real_in[9]~feeder": 5265, "core_imag_in[14]~feeder": 5266, "lpp_ram_data_out~143": 5267, "ram_data_out0_y~5": 5268, "blk_exp[3]": 5269, "offset_counter~2": 5270, "r_array_out[0][9]": 5271, "ram_data_out0_x[25]": 5272, "Add12~49": 5273, "lpp_count_offset[5]": 5274, "sign_vec[1]": 5275, "a_ram_data_in_bus_x[40]~feeder": 5276, "Mux32~0": 5277, "b_ram_data_in_bus_y[98]": 5278, "Mux86~3": 5279, "data_in_r[11]": 5280, "ram_data_out1_x[30]": 5281, "add_in_i_c[3]": 5282, "b_ram_data_in_bus_x[47]": 5283, "b_ram_data_in_bus_y[0]": 5284, "was_stalled~1": 5285, "gain_lut_blk[0]": 5286, "result_r_tmp[31]~feeder": 5287, "data_int[14]~feeder": 5288, "at_source_valid_s": 5289, "lpp_ram_data_out~163": 5290, "a_ram_data_in_bus_x[83]": 5291, "b_ram_data_in_bus_y[38]": 5292, "rdaddress_a_bus[16]": 5293, "a_ram_data_in_bus_y[97]": 5294, "result_r_tmp[22]~feeder": 5295, "butterfly_st1[3][1][6]": 5296, "ram_data_out0_x[24]": 5297, "ram_data_out3_y~23": 5298, "ram_data_out3_y~25": 5299, "b_ram_data_in_bus_y[86]": 5300, "lpp_ram_data_out~273": 5301, "reg_no_twiddle[0][0][3]": 5302, "ram_data_out2_y~17": 5303, "lpp_ram_data_out[0][33]": 5304, "next_block": 5305, "lpp_ram_data_out_sw[0][11]": 5306, "twad_tdlo[3][6]~feeder": 5307, "rdaddress_a_bus[24]": 5308, "ram_data_out0_x~8": 5309, "output_i[6]": 5310, "ram_in_reg[3][15]": 5311, "del_np_cnt[0]": 5312, "ram_in_reg[5][5]": 5313, "str_count_en": 5314, "lpp_ram_data_out~278": 5315, "b_ram_data_in_bus_x[107]~feeder": 5316, "wraddress_b_bus[17]": 5317, "a_ram_data_in_bus_x[3]": 5318, "b_ram_data_in_bus_x[123]~feeder": 5319, "lpp_ram_data_out_sw[3][0]": 5320, "fft_imag_out[5]": 5321, "add_in_r_d[17]": 5322, "core_real_in[9]": 5323, "ram_in_reg[4][12]~feeder": 5324, "ram_data_out0_y~34": 5325, "wraddress_b_bus[7]": 5326, "result_ib[11]": 5327, "ram_data_out3_x[5]": 5328, "ram_data_out0_y[1]": 5329, "p_tdl[6][1]~feeder": 5330, "add_in_i_a[0]": 5331, "twiddle_data_x~18": 5332, "b_ram_data_in_bus_x[133]": 5333, "sink_out_state.normal": 5334, "ram_data_out3_y~31": 5335, "twiddle_data_y~47": 5336, "r_array_out[1][3]~feeder": 5337, "ram_data_out0_x[0]": 5338, "a_ram_data_in_bus_y[59]~feeder": 5339, "twad_tdlo[4][4]": 5340, "lpp_ram_data_out~52": 5341, "gain_lut_8pts~12": 5342, "twiddle_data_x~50": 5343, "Add4~9": 5344, "twiddle_data_y[1][0][4]": 5345, "twad_tdlo[2][4]": 5346, "result_i_tmp[19]~feeder": 5347, "lpp_ram_data_out[6][35]": 5348, "reg_no_twiddle[0][0][14]": 5349, "Add17~1": 5350, "ram_data_out2_x[0]": 5351, "ram_a_not_b_vec~16": 5352, "twad_tdlo[4][9]": 5353, "b_ram_data_in_bus_x[9]~feeder": 5354, "ram_in_reg[1][5]~feeder": 5355, "b_ram_data_in_bus_x[34]": 5356, "twiddle_data_y~11": 5357, "data_real_in_reg[4]~feeder": 5358, "ram_data_out0_x~10": 5359, "wraddress_b_bus[5]~feeder": 5360, "reg_no_twiddle[3][0][10]": 5361, "b_ram_data_in_bus_x[103]~feeder": 5362, "data_count_int1[3]": 5363, "wren_b[2]~feeder": 5364, "butterfly_st1[2][1][15]": 5365, "tdl_arr[1]~feeder": 5366, "a_ram_data_in_bus_x[49]": 5367, "twiddle_data_y[1][1][6]": 5368, "Mux14~3": 5369, "lpp_count[0]": 5370, "twiddle_data_x[1][1][12]": 5371, "a_ram_data_in_bus_y[66]~feeder": 5372, "butterfly_st2[0][1][0]": 5373, "lpp_ram_data_out_sw[3][26]": 5374, "a_ram_data_in_bus_x[85]~feeder": 5375, "wren_b~8": 5376, "Add3~29": 5377, "tdl_arr[7][6]": 5378, "Add8~69": 5379, "exponent_out[0]": 5380, "lpp_ram_data_out[3][5]": 5381, "data_imag_in_reg[10]~feeder": 5382, "sample_count[1]": 5383, "lpp_ram_data_out~155": 5384, "twiddle_data_y[2][1][2]": 5385, "data_imag_o[6]~6": 5386, "b_ram_data_in_bus_x[50]": 5387, "ram_data_out2_x~21": 5388, "del_np_cnt~1": 5389, "blk_done_int~0": 5390, "Mux18~4": 5391, "stall_reg": 5392, "b_ram_data_in_bus_y[135]": 5393, "k[2]": 5394, "butterfly_st1[1][0][18]": 5395, "add_in_r_d[9]": 5396, "lpp_ram_data_out~287": 5397, "rdaddress_b_bus[23]~feeder": 5398, "\\sink_imag[15]~input": 5399, "result_rb[3]": 5400, "data_int1[20]~feeder": 5401, "output_r[18]": 5402, "twiddle_data_x~32": 5403, "ram_data_out2_y~11": 5404, "reg_no_twiddle[3][1][1]": 5405, "data_rdy_vec[9]": 5406, "twad_tdle[1][3]": 5407, "tdl_arr[6][0]~feeder": 5408, "add_in_i_b[4]": 5409, "butterfly_st1[1][1][16]": 5410, "tdl_arr[7][8]": 5411, "lpp_ram_data_out[4][24]~feeder": 5412, "r_array_out[0][8]": 5413, "lpp_ram_data_out[3][13]": 5414, "sign_sel[0]": 5415, "result_rb[15]": 5416, "Mux125~0": 5417, "\\sink_imag[0]~input": 5418, "b_ram_data_in_bus_y[14]~feeder": 5419, "data_imag_o[1]": 5420, "result_i_tmp[6]~feeder": 5421, "reg_no_twiddle[2][0][2]~feeder": 5422, "wr_addr[2]": 5423, "lpp_ram_data_out~238": 5424, "ram_in_reg[6][10]~feeder": 5425, "Mux18~6": 5426, "wraddress_a_bus[1]": 5427, "data_imag_in_reg[14]~feeder": 5428, "lpp_ram_data_out~237": 5429, "result_r_tmp[3]~feeder": 5430, "data_imag_in_reg[17]": 5431, "Mux77~2": 5432, "twiddle_data_x~7": 5433, "tdl_arr[2][1]~feeder": 5434, "a_ram_data_in_bus_y[110]~feeder": 5435, "a_ram_data_in_bus_x[86]~feeder": 5436, "ram_a_not_b_vec~0": 5437, "tdl_arr[4]~feeder": 5438, "lpp_ram_data_out[3][27]": 5439, "reg_no_twiddle[1][0][17]~feeder": 5440, "a_ram_data_in_bus_y[85]~feeder": 5441, "ram_data_out1_x~16": 5442, "b_ram_data_in_bus_y[37]~feeder": 5443, "butterfly_st1[3][1][12]": 5444, "data_in_r[2]": 5445, "twad_tdlo[0][3]": 5446, "twiddle_data_y[1][1][9]": 5447, "sdetd.IDLE": 5448, "lpp_ram_data_out~104": 5449, "ram_data_out0_y[26]": 5450, "twiddle_data_y[1][1][13]~feeder": 5451, "Mux6~2": 5452, "ram_a_not_b_vec[8]": 5453, "b_ram_data_in_bus_y[121]": 5454, "data_real_in_reg[9]": 5455, "butterfly_st1[0][0][4]": 5456, "i_array_out[3][17]": 5457, "lpp_ram_data_out~230": 5458, "r_array_out[2][0]~feeder": 5459, "b_ram_data_in_bus_x[23]": 5460, "Mux90~2": 5461, "ram_data_out1_y~19": 5462, "lpp_ram_data_out~55": 5463, "lpp_ram_data_out[7][18]": 5464, "data_in_r[15]~feeder": 5465, "out_cnt[0]": 5466, "output_r[0]": 5467, "twiddle_data_x[1][1][15]~feeder": 5468, "Mux79~1": 5469, "a_ram_data_in_bus_y[22]~feeder": 5470, "ram_data_out0_y[6]": 5471, "data_int1[38]~feeder": 5472, "lpp_ram_data_out_sw[1][8]": 5473, "at_source_data[27]~feeder": 5474, "ram_data_out1_x~0": 5475, "ram_data_out2_y[22]": 5476, "b_ram_data_in_bus_x[128]": 5477, "lpp_ram_data_out_sw[3][24]": 5478, "b_ram_data_in_bus_x[39]": 5479, "Mux38~3": 5480, "ram_data_out0_x[13]": 5481, "a_ram_data_in_bus_y[135]": 5482, "b_ram_data_in_bus_x[42]~feeder": 5483, "a_ram_data_in_bus_y[6]~feeder": 5484, "b_ram_data_in_bus_x[0]": 5485, "\\rtl~3": 5486, "count_finished~2": 5487, "at_source_data[12]~feeder": 5488, "lpp_ram_data_out~102": 5489, "lpp_ram_data_out[2][32]": 5490, "add_in_r_b[2]": 5491, "Mux132~1": 5492, "fft_imag_out[2]": 5493, "reg_no_twiddle[2][1][7]~feeder": 5494, "ram_data_out2_x~26": 5495, "tdl_arr[22]": 5496, "b_ram_data_in_bus_x[79]~feeder": 5497, "butterfly_st1[3][1][3]": 5498, "lpp_ram_data_out[0][9]": 5499, "twiddle_data_y~10": 5500, "b_ram_data_in_bus_y[16]~feeder": 5501, "result_ib[2]": 5502, "lpp_ram_data_out~262": 5503, "ram_data_out2_y~9": 5504, "twiddle_data_x~5": 5505, "output_r[6]": 5506, "twad_tdlo[3][0]~feeder": 5507, "add_in_i_c[4]": 5508, "b_ram_data_in_bus_x[2]~feeder": 5509, "lpp_ram_data_out[3][11]": 5510, "Mux89~1": 5511, "twiddle_data_x[1][0][6]": 5512, "send_sop_eop_p~0": 5513, "wraddress_b_bus[32]": 5514, "b_ram_data_in_bus_x[67]": 5515, "a_ram_data_in_bus_x[125]~feeder": 5516, "lpp_ram_data_out[3][17]": 5517, "b_ram_data_in_bus_x[73]": 5518, "rdaddress_b_bus[1]": 5519, "a_ram_data_in_bus_x[48]~feeder": 5520, "butterfly_st2[1][1][9]": 5521, "a_ram_data_in_bus_x[77]~feeder": 5522, "Add12~9": 5523, "b_ram_data_in_bus_y[60]": 5524, "core_imag_in[11]~feeder": 5525, "at_source_data[15]": 5526, "at_source_data[27]": 5527, "ram_data_out2_y[30]": 5528, "p_tdl[4][2]": 5529, "lpp_ram_data_out[3][7]": 5530, "at_source_data[16]": 5531, "add_in_r_a[1]": 5532, "ram_data_out2_y~29": 5533, "lpp_count[7]": 5534, "twad_tdle[3][6]~feeder": 5535, "tdl_arr[10][0]": 5536, "lpp_ram_data_out[4][20]": 5537, "data_count_int1[9]": 5538, "twad_tdle[1][1]": 5539, "count_finished~6": 5540, "lpp_ram_data_out[7][19]": 5541, "add_in_r_d[8]~feeder": 5542, "a_ram_data_in_bus_y[87]~feeder": 5543, "\\sink_valid~input": 5544, "a_ram_data_in_bus_y[136]~feeder": 5545, "a_ram_data_in_bus_y[34]~feeder": 5546, "lpp_ram_data_out[4][8]": 5547, "Add6~45": 5548, "lpp_ram_data_out[4][1]": 5549, "at_source_data[3]~feeder": 5550, "a_ram_data_in_bus_y[59]": 5551, "butterfly_st2[2][0][18]": 5552, "wren_b~7": 5553, "a_ram_data_in_bus_y[73]~feeder": 5554, "at_sink_data_int[13]": 5555, "twad_tdle[0][4]": 5556, "sample_count[0]": 5557, "ram_data_out3_x[8]": 5558, "data_real_in_reg[11]": 5559, "reg_no_twiddle[5][0][15]~feeder": 5560, "lpp_ram_data_out[2][10]": 5561, "ram_data_out2_y~26": 5562, "source_comb_update_2~2": 5563, "b_ram_data_in_bus_x[118]": 5564, "a_ram_data_in_bus_x[68]": 5565, "data_imag_o[2]~2": 5566, "b_ram_data_in_bus_y[68]~feeder": 5567, "a_ram_data_in_bus_y[38]~feeder": 5568, "add_in_r_d[14]": 5569, "a_ram_data_in_bus_x[91]~feeder": 5570, "ram_data_out2_x[12]": 5571, "a_ram_data_in_bus_y[26]~feeder": 5572, "rdaddress_a_bus[3]": 5573, "twiddle_data_y~25": 5574, "add_in_r_a[17]": 5575, "ram_data_out1_x[13]": 5576, "a_ram_data_in_bus_x[18]~feeder": 5577, "a_ram_data_in_bus_x[61]~feeder": 5578, "i_array_out[0][17]": 5579, "r_array_out[1][1]": 5580, "lpp_ram_data_out~30": 5581, "lpp_ram_data_out~50": 5582, "ram_a_not_b_vec~10": 5583, "a_ram_data_in_bus_y[14]~feeder": 5584, "lpp_ram_data_out~72": 5585, "r_array_out[0][2]~feeder": 5586, "i_array_out[2][3]": 5587, "ram_in_reg[5][17]": 5588, "lpp_ram_data_out~241": 5589, "data_in_i[1]": 5590, "tdl_arr[8][0]~feeder": 5591, "a_ram_data_in_bus_y[9]~feeder": 5592, "butterfly_st1[0][1][18]": 5593, "lpp_ram_data_out[1][19]": 5594, "butterfly_st1[0][0][7]": 5595, "rdaddress_a_bus[13]~feeder": 5596, "b_ram_data_in_bus_x[37]": 5597, "r_array_out[3][3]": 5598, "a_ram_data_in_bus_y[84]": 5599, "Mux108~1": 5600, "b_ram_data_in_bus_x[51]~feeder": 5601, "a_ram_data_in_bus_x[12]": 5602, "b_ram_data_in_bus_y[134]~feeder": 5603, "lpp_ram_data_out~234": 5604, "at_sink_data_int[5]": 5605, "a_ram_data_in_bus_y[129]": 5606, "lpp_ram_data_out[5][24]": 5607, "data_count_int[11]": 5608, "ram_data_out2_y~2": 5609, "at_source_error[0]": 5610, "ram_data_out0_x[11]": 5611, "add_in_r_c[10]~feeder": 5612, "output_i[4]": 5613, "Mux46~2": 5614, "Add5~69": 5615, "fft_real_out[15]": 5616, "data_in_i[7]~feeder": 5617, "a_ram_data_in_bus_y[30]~feeder": 5618, "p_tdl[9][1]": 5619, "ram_a_not_b_vec[26]": 5620, "Mux48~1": 5621, "reg_no_twiddle[6][1][11]~feeder": 5622, "at_source_data[31]": 5623, "add_in_r_d[6]~feeder": 5624, "b_ram_data_in_bus_x[75]": 5625, "ram_data_out3_y~21": 5626, "lpp_ram_data_out[1][27]": 5627, "i_array_out[0][2]": 5628, "source_comb_update_2~0": 5629, "rdaddress_c_bus[26]": 5630, "add_in_i_a[16]": 5631, "ram_data_out2_y[15]": 5632, "sw_3_arr[0][4]": 5633, "twiddle_data_x[1][1][9]~feeder": 5634, "tdl_arr[15]": 5635, "at_source_data[26]~feeder": 5636, "at_source_eop_s": 5637, "result_ra[17]": 5638, "a_ram_data_in_bus_x[53]~feeder": 5639, "count_finished~1": 5640, "Mux6~3": 5641, "add_in_r_b[7]": 5642, "Add2~65": 5643, "lpp_ram_data_out[2][0]": 5644, "b_ram_data_in_bus_y[126]~feeder": 5645, "b_ram_data_in_bus_y[100]": 5646, "b_ram_data_in_bus_x[15]": 5647, "lpp_ram_data_out[4][32]": 5648, "butterfly_st2[0][0][18]": 5649, "a_ram_data_in_bus_x[113]~feeder": 5650, "b_ram_data_in_bus_y[125]~feeder": 5651, "tdl_arr[2][7]": 5652, "butterfly_st1[0][1][1]": 5653, "b_ram_data_in_bus_x[110]": 5654, "b_ram_data_in_bus_x[68]": 5655, "add_in_r_a[0]": 5656, "butterfly_st2[1][0][6]": 5657, "fft_imag_out[3]~feeder": 5658, "at_sink_data_int[26]~feeder": 5659, "ram_data_out3_y[11]": 5660, "lpp_ram_data_out_sw[0][6]": 5661, "data_int[39]": 5662, "offset_counter[4]": 5663, "r_array_out[1][0]": 5664, "twiddle_data_y~8": 5665, "Add2~1": 5666, "ram_data_out3_x[27]": 5667, "tdl_arr[4][3]": 5668, "rdaddress_b_bus[11]": 5669, "reg_no_twiddle[5][0][2]": 5670, "a_ram_data_in_bus_y[23]": 5671, "a_ram_data_in_bus_y[107]": 5672, "ram_data_out0_x[3]": 5673, "twiddle_data_x[2][1][6]": 5674, "a_ram_data_in_bus_x[119]~feeder": 5675, "sdetd.BLOCK_READY~0": 5676, "add_in_i_a[13]": 5677, "Add15~69": 5678, "a_ram_data_in_bus_y[65]": 5679, "twiddle_data_y~29": 5680, "lpp_ram_data_out[0][5]": 5681, "reg_no_twiddle[1][0][14]~feeder": 5682, "\\source_real[14]~output": 5683, "ram_in_reg[3][5]~feeder": 5684, "at_sink_data_int[30]": 5685, "tdl_arr[3][5]": 5686, "lpp_ram_data_out~175": 5687, "twiddle_data_x[2][1][15]": 5688, "butterfly_st1[2][0][18]": 5689, "lpp_ram_data_out~111": 5690, "result_ra[4]": 5691, "Add8~5": 5692, "ram_data_out2_y[14]": 5693, "b_ram_data_in_bus_x[114]": 5694, "b_ram_data_in_bus_y[74]": 5695, "b_ram_data_in_bus_x[52]": 5696, "b_ram_data_in_bus_y[52]~feeder": 5697, "a_ram_data_in_bus_y[40]~feeder": 5698, "a_ram_data_in_bus_x[38]": 5699, "twad_tdlo[0][2]": 5700, "ram_in_reg[4][2]": 5701, "i_array_out[2][1]~feeder": 5702, "lpp_ram_data_out_sw[3][34]": 5703, "first_data": 5704, "at_source_valid_int~3": 5705, "butterfly_st2[1][0][10]": 5706, "a_ram_data_in_bus_x[55]~feeder": 5707, "butterfly_st2[3][0][0]": 5708, "a_ram_data_in_bus_y[63]": 5709, "data_imag_o[0]": 5710, "twiddle_data_x[2][0][10]": 5711, "reg_no_twiddle[1][0][12]~feeder": 5712, "at_source_data[35]~feeder": 5713, "output_i[5]": 5714, "b_ram_data_in_bus_x[50]~feeder": 5715, "data_int[0]": 5716, "b_ram_data_in_bus_y[107]~feeder": 5717, "wraddress_a_bus[7]": 5718, "Add5~53": 5719, "a_ram_data_in_bus_y[70]": 5720, "result_i_tmp[33]~feeder": 5721, "ram_data_out2_y~21": 5722, "b_ram_data_in_bus_y[88]": 5723, "lpp_ram_data_out~100": 5724, "butterfly_st1[1][0][4]": 5725, "lpp_ram_data_out_sw[1][25]": 5726, "twiddle_data_x~1": 5727, "a_ram_data_in_bus_x[137]~feeder": 5728, "lpp_ram_data_out~59": 5729, "lpp_ram_data_out[1][30]": 5730, "twiddle_data_x[2][1][3]": 5731, "reg_no_twiddle[5][1][16]~feeder": 5732, "lpp_ram_data_out~172": 5733, "wr_addr[3]": 5734, "butterfly_st1[2][0][14]": 5735, "b_ram_data_in_bus_y[122]~feeder": 5736, "twiddle_data_y[2][0][5]": 5737, "rdaddress_b_bus[13]~feeder": 5738, "data_int1[10]": 5739, "b_ram_data_in_bus_y[15]": 5740, "ram_data_out3_y~5": 5741, "r_array_out[1][16]": 5742, "a_ram_data_in_bus_y[53]": 5743, "data_count_sig[1]": 5744, "a_ram_data_in_bus_x[95]~feeder": 5745, "rdaddress_a_bus[5]": 5746, "i_array_out[3][2]": 5747, "ram_data_out0_x[30]": 5748, "lpp_ram_data_out[2][12]": 5749, "ram_a_not_b_vec~1": 5750, "b_ram_data_in_bus_x[0]~feeder": 5751, "reg_no_twiddle[3][0][15]~feeder": 5752, "tdl_arr[15][4]": 5753, "b_ram_data_in_bus_y[9]": 5754, "out_cnt[5]": 5755, "exponent_out[5]": 5756, "Add7~73": 5757, "tdl_arr[14][3]": 5758, "Mux81~1": 5759, "reg_no_twiddle[3][1][9]~feeder": 5760, "add_in_r_d[8]": 5761, "butterfly_st2[1][0][3]": 5762, "ram_data_out1_x[6]": 5763, "ram_data_out1_y[3]": 5764, "reg_no_twiddle[3][0][17]~feeder": 5765, "a_ram_data_in_bus_x[10]": 5766, "ram_a_not_b_vec~7": 5767, "lpp_count_offset[4]~0": 5768, "twiddle_data_x[2][0][1]": 5769, "a_ram_data_in_bus_y[21]": 5770, "b_ram_data_in_bus_x[61]~feeder": 5771, "data_int1[23]": 5772, "data_int1[2]": 5773, "data_int[36]~feeder": 5774, "a_ram_data_in_bus_y[15]": 5775, "data_int[26]": 5776, "lpp_ram_data_out~243": 5777, "a_ram_data_in_bus_y[95]": 5778, "b_ram_data_in_bus_y[129]": 5779, "reg_no_twiddle[2][1][13]": 5780, "Add7~21": 5781, "b_ram_data_in_bus_x[58]": 5782, "a_ram_data_in_bus_x[84]~feeder": 5783, "wraddress_b_bus[34]~feeder": 5784, "reg_no_twiddle[1][1][3]~feeder": 5785, "reg_no_twiddle[4][0][7]": 5786, "add_in_r_d[9]~feeder": 5787, "lpp_ram_data_out[2][1]": 5788, "lpp_ram_data_out_sw[1][2]": 5789, "ram_data_out3_y[19]": 5790, "\\source_real[0]~output": 5791, "Equal4~1": 5792, "rdaddress_c_bus[17]": 5793, "a_ram_data_in_bus_x[106]": 5794, "data_in_r[1]": 5795, "data_in_i[16]": 5796, "lpp_count[1]": 5797, "ram_in_reg[6][12]": 5798, "twiddle_data_x[1][0][5]": 5799, "result_ia[11]": 5800, "a_ram_data_in_bus_x[27]": 5801, "result_i_tmp[15]~feeder": 5802, "a_ram_data_in_bus_y[2]": 5803, "add_in_r_c[8]~feeder": 5804, "twad_tempe[6]": 5805, "Equal1~2": 5806, "butterfly_st2[2][1][15]": 5807, "at_source_data[41]~feeder": 5808, "ram_data_out2_y[2]": 5809, "twiddle_data_y[0][1][7]~feeder": 5810, "ram_data_out3_y~30": 5811, "twad_tdlo[4][0]~feeder": 5812, "a_ram_data_in_bus_y[54]": 5813, "Mux74~3": 5814, "blk_exp_acc~6": 5815, "r_array_out[1][4]": 5816, "reg_no_twiddle[2][0][4]~feeder": 5817, "lpp_ram_data_out[7][25]": 5818, "a_ram_data_in_bus_y[41]~feeder": 5819, "ram_data_out0_y~24": 5820, "data_int1[6]": 5821, "Selector4~0": 5822, "ram_data_out1_x~5": 5823, "a_ram_data_in_bus_y[20]": 5824, "ram_data_out0_x~18": 5825, "result_ra[9]": 5826, "wd_i~0": 5827, "ram_in_reg[6][6]~feeder": 5828, "a_ram_data_in_bus_y[30]": 5829, "lpp_ram_data_out_sw[2][22]": 5830, "lpp_ram_data_out[3][28]": 5831, "rdaddress_b_bus[15]~feeder": 5832, "add_in_i_d[13]": 5833, "source_comb_update_2~5": 5834, "twiddle_data_x[0][0][14]": 5835, "reg_no_twiddle[1][1][14]": 5836, "lpp_ram_data_out~194": 5837, "core_imag_in[1]": 5838, "butterfly_st2[3][0][11]": 5839, "b_ram_data_in_bus_x[54]~feeder": 5840, "output_r[15]": 5841, "result_ib[14]": 5842, "a_ram_data_in_bus_y[117]~feeder": 5843, "Add14~57": 5844, "twiddle_data_x[0][0][0]": 5845, "Mux2~1": 5846, "anb~0": 5847, "b_ram_data_in_bus_y[26]~feeder": 5848, "b_ram_data_in_bus_y[5]": 5849, "wd_vec[2]": 5850, "rdaddress_a_bus[24]~feeder": 5851, "lpp_ram_data_out[3][24]": 5852, "lpp_count[10]": 5853, "core_real_in[1]~feeder": 5854, "reg_no_twiddle[5][0][9]~feeder": 5855, "a_ram_data_in_bus_x[131]": 5856, "wraddress_a_bus[28]": 5857, "tdl_arr[9][6]": 5858, "i_array_out[1][5]": 5859, "ram_data_out2_x~27": 5860, "twad_tdle[6][2]": 5861, "ram_data_out0_y[22]": 5862, "rd_ptr_lsb~0": 5863, "twad_tdlo[5][0]": 5864, "twiddle_data_y[2][1][0]~feeder": 5865, "data_in_i[13]": 5866, "data_int1[4]": 5867, "data_int[9]": 5868, "slb_last[1]": 5869, "lpp_ram_data_out~248": 5870, "lpp_ram_data_out[0][6]": 5871, "butterfly_st2[0][0][2]": 5872, "ram_data_out0_x[16]": 5873, "core_imag_in[9]~feeder": 5874, "tdl_arr[8][4]": 5875, "Mux131~3": 5876, "Mux72~6": 5877, "a_ram_data_in_bus_y[130]~feeder": 5878, "wraddress_b_bus[3]": 5879, "del_npi_cnt~1": 5880, "data_int1[40]~feeder": 5881, "data_imag_o[17]~17": 5882, "lpp_ram_data_out[1][35]": 5883, "add_in_r_d[15]~feeder": 5884, "b_ram_data_in_bus_y[30]~feeder": 5885, "at_source_valid_int~0": 5886, "ram_data_out3_y~3": 5887, "result_rb[1]": 5888, "offset_counter~7": 5889, "butterfly_st2[0][0][11]": 5890, "p_tdl[5][1]": 5891, "\\clk~inputclkctrl": 5892, "reg_no_twiddle[2][1][9]~feeder": 5893, "data_int[25]": 5894, "del_npi_cnt~4": 5895, "b_ram_data_in_bus_x[130]~feeder": 5896, "twad_tdle[3][9]": 5897, "b_ram_data_in_bus_x[48]~feeder": 5898, "data_real_in_reg[7]": 5899, "lpp_ram_data_out[6][34]": 5900, "ram_in_reg[6][1]~feeder": 5901, "a_ram_data_in_bus_x[18]": 5902, "core_real_in[0]~feeder": 5903, "core_real_in[0]": 5904, "a_ram_data_in_bus_y[77]~feeder": 5905, "ram_data_out2_x~4": 5906, "ram_data_out3_y[7]": 5907, "rdaddress_a_bus[7]~feeder": 5908, "a_ram_data_in_bus_y[37]~feeder": 5909, "Mux16~3": 5910, "p_tdl[4][1]": 5911, "ram_in_reg[6][11]~feeder": 5912, "ram_data_out2_x~19": 5913, "data_int1[16]": 5914, "reg_no_twiddle[5][0][7]": 5915, "add_in_i_b[13]": 5916, "b_ram_data_in_bus_x[119]": 5917, "lut_out_tmp[2]": 5918, "twiddle_data_x~2": 5919, "lpp_ram_data_out[0][10]": 5920, "data_int1[13]": 5921, "add_in_r_b[2]~feeder": 5922, "butterfly_st1[2][0][9]": 5923, "tdl_arr[4][7]~feeder": 5924, "data_count_int1[5]": 5925, "Add10~57": 5926, "b_ram_data_in_bus_x[140]~feeder": 5927, "a_ram_data_in_bus_x[83]~feeder": 5928, "fifo_wrreq~0": 5929, "twad_tdlo[2][5]": 5930, "lpp_ram_data_out[5][2]": 5931, "reg_no_twiddle[1][0][16]": 5932, "i_array_out[1][2]~feeder": 5933, "i_array_out[3][7]": 5934, "b_ram_data_in_bus_x[8]": 5935, "\\source_exp[5]~output": 5936, "ram_data_out2_x~0": 5937, "b_ram_data_in_bus_x[71]": 5938, "reg_no_twiddle[1][1][4]~feeder": 5939, "twiddle_data_y[0][1][12]": 5940, "twiddle_data_x[2][0][0]": 5941, "lpp_ram_data_out[1][12]": 5942, "lpp_ram_data_out_sw[1][16]": 5943, "b_ram_data_in_bus_y[96]~feeder": 5944, "at_source_data[40]~feeder": 5945, "butterfly_st2[3][1][5]": 5946, "a_ram_data_in_bus_x[26]": 5947, "rdaddress_b_bus[10]~feeder": 5948, "ram_data_out3_x~4": 5949, "data_count_sig[0]": 5950, "a_ram_data_in_bus_x[120]~feeder": 5951, "p_tdl[2][1]": 5952, "ram_data_out2_x~9": 5953, "b_ram_data_in_bus_x[16]~feeder": 5954, "data_int[21]": 5955, "lpp_ram_data_out~65": 5956, "data_rdy_vec[8]~feeder": 5957, "tdl_arr[5][8]~feeder": 5958, "lpp_ram_data_out~212": 5959, "lpp_ram_data_out~56": 5960, "b_ram_data_in_bus_y[55]": 5961, "ram_a_not_b_vec~2": 5962, "add_in_i_c[16]~feeder": 5963, "tdl_arr[14][4]": 5964, "butterfly_st2[2][0][14]": 5965, "ram_data_out3_x[16]": 5966, "out_cnt[3]": 5967, "ram_data_out0_x[6]": 5968, "lpp_ram_data_out~275": 5969, "twiddle_data_y~0": 5970, "Add12~33": 5971, "rdaddress_a_bus[20]": 5972, "a_ram_data_in_bus_x[3]~feeder": 5973, "Add17~65": 5974, "reg_no_twiddle[5][0][10]~feeder": 5975, "fft_imag_out[4]": 5976, "twad_tdlo[3][4]": 5977, "twad_tdlo[0][7]": 5978, "lpp_ram_data_out~267": 5979, "lpp_ram_data_out_sw[0][9]": 5980, "reg_no_twiddle[2][1][10]": 5981, "b_ram_data_in_bus_y[23]~feeder": 5982, "_~1": 5983, "tdl_arr[14][7]": 5984, "lpp_count[9]": 5985, "ram_a_not_b_vec~8": 5986, "reg_no_twiddle[6][0][0]": 5987, "lpp_ram_data_out~103": 5988, "data_int1[41]~feeder": 5989, "ram_data_out2_y~0": 5990, "Mux48~3": 5991, "wraddress_a_bus[20]~feeder": 5992, "butterfly_st2[0][0][19]": 5993, "a_ram_data_in_bus_x[92]~feeder": 5994, "twiddle_data_x~40": 5995, "b_ram_data_in_bus_y[99]~feeder": 5996, "twiddle_data_x~21": 5997, "dffe_af": 5998, "data_int[16]": 5999, "butterfly_st1[1][0][14]": 6000, "b_ram_data_in_bus_y[82]": 6001, "tdl_arr[10][6]": 6002, "a_ram_data_in_bus_y[125]": 6003, "lpp_ram_data_out_sw[0][15]": 6004, "b_ram_data_in_bus_y[66]": 6005, "a_ram_data_in_bus_x[124]": 6006, "Add15~5": 6007, "b_ram_data_in_bus_y[88]~feeder": 6008, "ram_data_out1_y~23": 6009, "del_np_cnt[3]": 6010, "ram_data_out2_y[16]": 6011, "ram_data_out0_y[3]": 6012, "data_in_r[8]": 6013, "a_ram_data_in_bus_y[119]": 6014, "data_real_in_reg[14]~feeder": 6015, "\\source_imag[9]~output": 6016, "lpp_ram_data_out[2][27]": 6017, "at_sink_data_int[20]~feeder": 6018, "fft_real_out[4]~feeder": 6019, "ram_data_out3_x[11]": 6020, "lpp_ram_data_out_sw[1][29]": 6021, "a_ram_data_in_bus_y[52]": 6022, "lpp_ram_data_out_sw[0][20]": 6023, "butterfly_st1[3][0][3]": 6024, "butterfly_st2[2][1][8]": 6025, "reg_no_twiddle[6][1][5]": 6026, "\\sink_imag[2]~input": 6027, "data_rdy_vec[3]": 6028, "ram_a_not_b_vec[4]": 6029, "Mux1~2": 6030, "output_r[7]": 6031, "reg_no_twiddle[5][1][6]~feeder": 6032, "ram_data_out3_y~9": 6033, "lpp_ram_data_out[2][24]": 6034, "twiddle_data_y[1][0][10]": 6035, "b_ram_data_in_bus_y[101]~feeder": 6036, "sink_stall_reg": 6037, "blk_exp[0]~1": 6038, "lpp_ram_data_out~178": 6039, "ram_data_out1_x[34]": 6040, "lpp_ram_data_out~123": 6041, "tdl_arr[16]~feeder": 6042, "twiddle_data_y[1][1][2]": 6043, "ram_data_out0_x[5]": 6044, "slb_i[2]": 6045, "lpp_ram_data_out~99": 6046, "rdaddress_a_bus[25]~feeder": 6047, "add_in_i_c[17]": 6048, "twad_tdle[2][8]~feeder": 6049, "a_ram_data_in_bus_x[76]~feeder": 6050, "butterfly_st2[0][0][3]": 6051, "butterfly_st2[1][1][16]": 6052, "twiddle_data_y[0][1][13]": 6053, "b_ram_data_in_bus_x[102]~feeder": 6054, "at_sink_data_int[22]~feeder": 6055, "b_ram_data_in_bus_y[90]~feeder": 6056, "reg_no_twiddle[1][1][0]": 6057, "rdaddress_b_bus[28]": 6058, "twiddle_data_x[1][1][6]~feeder": 6059, "add_in_i_c[5]": 6060, "twiddle_data_y[1][1][6]~feeder": 6061, "b_ram_data_in_bus_y[32]~feeder": 6062, "lpp_ram_data_out~223": 6063, "ram_data_out2_x[21]": 6064, "Add6~29": 6065, "butterfly_st2[0][0][8]": 6066, "a_ram_data_in_bus_x[134]": 6067, "lpp_ram_data_out~82": 6068, "data_real_in_reg[2]~feeder": 6069, "rdaddress_b_bus[21]": 6070, "reg_no_twiddle[4][0][7]~feeder": 6071, "tdl_arr[3][2]": 6072, "blk_exp[2]": 6073, "a_ram_data_in_bus_y[41]": 6074, "b_ram_data_in_bus_x[138]": 6075, "at_source_data[20]~feeder": 6076, "a_ram_data_in_bus_y[135]~feeder": 6077, "usedw_will_be_1~0": 6078, "r_array_out[1][12]": 6079, "ram_in_reg[6][5]~feeder": 6080, "max_reached": 6081, "twiddle_data_x~13": 6082, "b_ram_data_in_bus_y[85]": 6083, "ram_a_not_b_vec[9]": 6084, "at_source_data[30]~feeder": 6085, "lpp_ram_data_out_sw[3][25]": 6086, "gain_lut_8pts~8": 6087, "data_int[35]~feeder": 6088, "a_ram_data_in_bus_x[136]": 6089, "lpp_ram_data_out[6][5]": 6090, "a_ram_data_in_bus_x[64]": 6091, "ram_data_out3_x~26": 6092, "add_in_i_c[9]~feeder": 6093, "lpp_ram_data_out[5][15]": 6094, "a_ram_data_in_bus_x[24]~feeder": 6095, "lpp_ram_data_out_sw[1][32]": 6096, "i_array_out[1][17]": 6097, "lpp_ram_data_out[1][23]": 6098, "butterfly_st1[2][0][1]": 6099, "master_source_ena": 6100, "result_ib[8]": 6101, "ram_data_out1_y[8]": 6102, "twiddle_data_y[1][1][14]~feeder": 6103, "ram_a_not_b_vec~13": 6104, "ram_a_not_b_vec[22]": 6105, "ram_data_out3_y~2": 6106, "b_ram_data_in_bus_x[138]~feeder": 6107, "reg_no_twiddle[0][1][12]": 6108, "output_i[15]": 6109, "fft_imag_out[9]~feeder": 6110, "at_source_data[37]~feeder": 6111, "data_int1[21]": 6112, "twad_tdle[6][8]": 6113, "add_in_i_c[16]": 6114, "p_tdl[6][2]": 6115, "reg_no_twiddle[4][0][6]": 6116, "tdl_arr[2][4]": 6117, "twiddle_data_y~37": 6118, "reg_no_twiddle[1][0][10]": 6119, "tdl_arr[5][5]~feeder": 6120, "twad_tdle[2][2]": 6121, "lpp_ram_data_out~119": 6122, "rdaddress_a_bus[27]~feeder": 6123, "rdaddress_b_bus[10]": 6124, "data_imag_in_reg[1]~feeder": 6125, "twiddle_data_y[2][0][13]": 6126, "butterfly_st2[2][1][16]": 6127, "twiddle_data_x~17": 6128, "a_ram_data_in_bus_y[55]": 6129, "r_array_out[3][17]": 6130, "twiddle_data_y~7": 6131, "lpp_ram_data_out~81": 6132, "b_ram_data_in_bus_y[28]~feeder": 6133, "tdl_arr[9][7]~feeder": 6134, "add_in_i_d[15]": 6135, "tdl_arr[6][2]": 6136, "data_real_in_reg[8]": 6137, "Add15~29": 6138, "twiddle_data_x[2][1][17]": 6139, "b_ram_data_in_bus_y[69]~feeder": 6140, "lpp_ram_data_out[2][5]": 6141, "count[11]": 6142, "a_ram_data_in_bus_y[68]~feeder": 6143, "ram_data_out0_x~20": 6144, "twiddle_data_y[0][1][2]": 6145, "b_ram_data_in_bus_y[81]~feeder": 6146, "ram_data_out3_x[21]": 6147, "lpp_ram_data_out~91": 6148, "ram_data_out0_y~25": 6149, "reg_no_twiddle[4][1][14]~feeder": 6150, "Mux17~3": 6151, "rdaddress_b_bus[7]~feeder": 6152, "add_in_r_c[2]": 6153, "add_in_i_d[2]": 6154, "lpp_ram_data_out[5][16]": 6155, "\\source_imag[3]~output": 6156, "twad_tdle[1][4]": 6157, "a_ram_data_in_bus_x[138]~feeder": 6158, "reg_no_twiddle[4][1][11]": 6159, "twiddle_data_y[0][1][1]": 6160, "twiddle_data_y[2][1][6]": 6161, "\\sink_imag[17]~input": 6162, "Add6~13": 6163, "source_comb_update_2~3": 6164, "data_int[30]~feeder": 6165, "ram_data_out0_y~18": 6166, "butterfly_st2[1][1][19]": 6167, "lpp_ram_data_out[0][1]": 6168, "Mux13~1": 6169, "reg_no_twiddle[1][0][17]": 6170, "tdl_arr[5][2]": 6171, "core_real_in[11]~feeder": 6172, "ram_data_out2_y[32]": 6173, "lpp_ram_data_out~98": 6174, "b_ram_data_in_bus_y[63]~feeder": 6175, "lpp_ram_data_out~92": 6176, "b_ram_data_in_bus_x[105]": 6177, "ram_data_out1_y~2": 6178, "b_ram_data_in_bus_y[79]": 6179, "a_ram_data_in_bus_x[111]~feeder": 6180, "a_ram_data_in_bus_y[120]~feeder": 6181, "ram_data_out1_y[22]": 6182, "a_ram_data_in_bus_y[102]~feeder": 6183, "Mux108~4": 6184, "a_ram_data_in_bus_x[93]~feeder": 6185, "r_array_out[1][3]": 6186, "\\sink_real[3]~input": 6187, "lpp_ram_data_out[4][28]": 6188, "b_ram_data_in_bus_y[57]~feeder": 6189, "add_in_i_a[15]": 6190, "a_ram_data_in_bus_y[49]~feeder": 6191, "add_in_i_a[7]": 6192, "fft_real_out[15]~feeder": 6193, "add_in_i_c[1]~feeder": 6194, "a_ram_data_in_bus_y[92]": 6195, "result_i_tmp[24]~feeder": 6196, "twiddle_data_x[1][0][1]": 6197, "b_ram_data_in_bus_x[61]": 6198, "data_int[38]": 6199, "p_tdl[5][2]~feeder": 6200, "ram_data_out0_y[18]": 6201, "twad_tdle[6][6]": 6202, "wr_address_i_int[4]": 6203, "offset_counter~6": 6204, "twiddle_data_y[0][0][4]": 6205, "data_int[5]": 6206, "b_ram_data_in_bus_x[65]~feeder": 6207, "reg_no_twiddle[1][0][11]": 6208, "twiddle_data_y[0][1][9]": 6209, "Add8~41": 6210, "lpp_ram_data_out~253": 6211, "lpp_ram_data_out[6][30]": 6212, "a_ram_data_in_bus_y[20]~feeder": 6213, "twiddle_data_x[2][1][2]~feeder": 6214, "data_count_int1[10]": 6215, "data_imag_o[3]~3": 6216, "lpp_ram_data_out[4][3]": 6217, "b_ram_data_in_bus_y[113]": 6218, "lpp_ram_data_out~255": 6219, "reg_no_twiddle[6][1][13]": 6220, "b_ram_data_in_bus_x[14]": 6221, "Selector9~0": 6222, "twiddle_data_y~46": 6223, "lpp_ram_data_out~192": 6224, "b_ram_data_in_bus_x[13]~feeder": 6225, "twiddle_data_y[2][0][6]": 6226, "result_i_tmp[32]~feeder": 6227, "lpp_ram_data_out[1][9]": 6228, "fft_real_out[5]": 6229, "r_array_out[0][5]": 6230, "rdaddress_a_bus[13]": 6231, "lpp_ram_data_out_sw[3][12]": 6232, "reg_no_twiddle[1][1][2]": 6233, "wren_a[4]": 6234, "\\sink_imag[13]~input": 6235, "Add6~21": 6236, "rdaddress_a_bus[12]": 6237, "twad_tdlo[6][7]": 6238, "fft_dirn_stream": 6239, "twiddle_data_x[1][0][10]": 6240, "sdetd.SLBI~0": 6241, "result_ib[18]": 6242, "a_ram_data_in_bus_x[129]~feeder": 6243, "ram_data_out2_x~20": 6244, "result_ra[12]": 6245, "butterfly_st1[2][1][16]": 6246, "a_ram_data_in_bus_y[138]~feeder": 6247, "reg_no_twiddle[3][1][8]": 6248, "ram_data_out1_y~28": 6249, "a_ram_data_in_bus_x[58]": 6250, "lpp_ram_data_out[1][33]": 6251, "r_array_out[2][4]": 6252, "lpp_ram_data_out_sw[2][10]": 6253, "a_ram_data_in_bus_y[88]~feeder": 6254, "del_np_cnt~3": 6255, "lpp_ram_data_out[1][32]": 6256, "b_ram_data_in_bus_y[8]": 6257, "low_addressa[1]": 6258, "lpp_ram_data_out~206": 6259, "blk_exp[4]": 6260, "twiddle_data_x[0][1][13]": 6261, "tdl_arr[14][7]~feeder": 6262, "twiddle_data_x[2][0][12]": 6263, "a_ram_data_in_bus_x[100]~feeder": 6264, "Add17~57": 6265, "lpp_ram_data_out~126": 6266, "at_source_data[37]": 6267, "wr_address_i_int[6]~feeder": 6268, "reg_no_twiddle[2][0][5]": 6269, "p_tdl[3][1]": 6270, "Mux4~3": 6271, "ram_data_out3_x[25]": 6272, "data_count_int[8]": 6273, "a_ram_data_in_bus_x[21]~feeder": 6274, "twiddle_data_y[0][0][12]": 6275, "rdaddress_a_bus[23]~feeder": 6276, "result_ra[11]": 6277, "k[4]": 6278, "a_ram_data_in_bus_y[140]": 6279, "a_ram_data_in_bus_y[101]~feeder": 6280, "data_real_o[12]": 6281, "k_count[2]": 6282, "wraddress_a_bus[34]~feeder": 6283, "a_ram_data_in_bus_x[66]": 6284, "data_real_in_reg[15]": 6285, "twiddle_data_y[2][1][17]~feeder": 6286, "gain_lut_8pts[1]": 6287, "lpp_ram_data_out~26": 6288, "lpp_ram_data_out_sw[0][22]": 6289, "b_ram_data_in_bus_x[8]~feeder": 6290, "ram_data_out1_y~33": 6291, "lpp_ram_data_out[5][27]": 6292, "a_ram_data_in_bus_y[12]~feeder": 6293, "a_ram_data_in_bus_y[133]~feeder": 6294, "a_ram_data_in_bus_y[68]": 6295, "Add2~2": 6296, "twiddle_data_x[2][1][11]": 6297, "ram_data_out0_x[21]": 6298, "ram_data_out1_y~27": 6299, "Add1~77": 6300, "twiddle_data_x[2][0][16]": 6301, "result_rb[5]": 6302, "add_in_i_b[17]": 6303, "add_in_r_b[1]": 6304, "a_ram_data_in_bus_y[58]~feeder": 6305, "wraddress_b_bus[0]~feeder": 6306, "butterfly_st1[0][0][10]": 6307, "r_array_out[3][8]": 6308, "ram_data_out1_y[20]": 6309, "a_ram_data_in_bus_x[17]": 6310, "core_imag_in[14]": 6311, "a_ram_data_in_bus_y[3]": 6312, "Add11~81": 6313, "twad_tdle[6][4]~feeder": 6314, "rdaddress_a_bus[21]": 6315, "low_addressa[0]": 6316, "ram_data_out2_y~24": 6317, "tdl_arr[10][2]": 6318, "a_ram_data_in_bus_x[99]~feeder": 6319, "twiddle_data_y[1][0][3]": 6320, "tdl_arr[3][7]~feeder": 6321, "twiddle_data_y[1][1][14]": 6322, "a_ram_data_in_bus_y[69]~feeder": 6323, "lpp_count_offset[1]": 6324, "reg_no_twiddle[4][0][2]": 6325, "data_int[23]~feeder": 6326, "ram_data_out0_x~12": 6327, "wren_b~0": 6328, "b_ram_data_in_bus_x[36]~feeder": 6329, "a_ram_data_in_bus_y[132]": 6330, "ram_data_out3_y[15]": 6331, "result_rb[12]": 6332, "lpp_ram_data_out~193": 6333, "wraddress_b_bus[28]~feeder": 6334, "fft_real_out[13]~feeder": 6335, "add_in_i_c[12]~feeder": 6336, "a_ram_data_in_bus_y[78]": 6337, "p_tdl[2][2]~feeder": 6338, "butterfly_st1[0][0][14]": 6339, "lpp_ram_data_out[4][34]": 6340, "lpp_ram_data_out~14": 6341, "b_ram_data_in_bus_y[102]~feeder": 6342, "i_array_out[3][11]": 6343, "b_ram_data_in_bus_x[96]~feeder": 6344, "a_ram_data_in_bus_y[82]~feeder": 6345, "tdl_arr[15][6]": 6346, "b_ram_data_in_bus_x[42]": 6347, "b_ram_data_in_bus_y[119]": 6348, "ram_data_out1_x~3": 6349, "ram_data_out1_y~31": 6350, "butterfly_st2[0][0][10]": 6351, "lpp_ram_data_out~93": 6352, "a_ram_data_in_bus_x[16]~feeder": 6353, "b_ram_data_in_bus_y[116]~feeder": 6354, "a_ram_data_in_bus_y[51]": 6355, "tdl_arr[10][4]": 6356, "a_ram_data_in_bus_x[134]~feeder": 6357, "lpp_ram_data_out[3][2]": 6358, "\\sink_real[5]~input": 6359, "at_source_data[31]~feeder": 6360, "reg_no_twiddle[4][1][1]~feeder": 6361, "data_int[35]": 6362, "del_np_cnt[4]": 6363, "Add13~29": 6364, "output_i[2]": 6365, "b_ram_data_in_bus_x[7]~feeder": 6366, "ram_data_out3_y[6]": 6367, "b_ram_data_in_bus_y[102]": 6368, "Add14~29": 6369, "core_real_in[11]": 6370, "data_int1[36]": 6371, "ram_data_out3_y[22]": 6372, "ram_data_out3_x~15": 6373, "b_ram_data_in_bus_x[52]~feeder": 6374, "ram_data_out1_y[31]": 6375, "Add5~73": 6376, "tdl_arr[7][2]": 6377, "b_ram_data_in_bus_x[41]": 6378, "lpp_ram_data_out[0][27]": 6379, "Add12~57": 6380, "a_ram_data_in_bus_x[57]~feeder": 6381, "output_r[11]": 6382, "data_count_int[3]": 6383, "a_ram_data_in_bus_x[67]": 6384, "b_ram_data_in_bus_y[31]": 6385, "ram_a_not_b_vec~14": 6386, "\\source_imag[7]~output": 6387, "a_ram_data_in_bus_x[9]": 6388, "sw_2_arr[0][2]": 6389, "exponent_out[4]": 6390, "a_ram_data_in_bus_y[124]~feeder": 6391, "blk_exp[1]": 6392, "b_ram_data_in_bus_y[12]~feeder": 6393, "wren_b~5": 6394, "a_ram_data_in_bus_x[60]": 6395, "at_source_data[5]": 6396, "tdl_arr[4][2]~feeder": 6397, "a_ram_data_in_bus_x[41]~feeder": 6398, "ram_data_out0_x[17]": 6399, "data_int[12]": 6400, "reg_no_twiddle[4][0][15]~feeder": 6401, "Selector13~0": 6402, "data_in_i[0]": 6403, "\\sink_real[4]~input": 6404, "b_ram_data_in_bus_y[61]~feeder": 6405, "Equal5~1": 6406, "a_ram_data_in_bus_x[4]": 6407, "b_ram_data_in_bus_x[59]~feeder": 6408, "ram_data_out1_x[26]": 6409, "offset_counter~0": 6410, "lpp_ram_data_out[1][24]": 6411, "a_ram_data_in_bus_x[114]": 6412, "Equal3~1": 6413, "ram_data_out2_x~17": 6414, "wraddress_a_bus[28]~feeder": 6415, "ram_data_out2_x~25": 6416, "a_ram_data_in_bus_x[68]~feeder": 6417, "data_int[41]~feeder": 6418, "p_tdl[3][0]": 6419, "ram_data_out0_x~24": 6420, "butterfly_st1[0][1][11]": 6421, "ram_in_reg[7][6]~feeder": 6422, "twiddle_data_x[1][1][17]": 6423, "a_ram_data_in_bus_x[8]~feeder": 6424, "b_ram_data_in_bus_y[41]": 6425, "twiddle_data_y[2][1][15]": 6426, "\\sink_real[12]~input": 6427, "at_source_data[28]": 6428, "reg_no_twiddle[3][0][14]~feeder": 6429, "twiddle_data_y[1][1][8]": 6430, "a_ram_data_in_bus_y[9]": 6431, "sw_3_arr[0][6]": 6432, "a_ram_data_in_bus_x[71]": 6433, "lpp_ram_data_out~283": 6434, "ram_data_out2_y[25]": 6435, "twad_tdlo[4][8]": 6436, "Mux54~4": 6437, "Add14~49": 6438, "ram_data_out2_x~13": 6439, "blk_exp~5": 6440, "ram_data_out2_x[4]": 6441, "a_ram_data_in_bus_y[139]~feeder": 6442, "lpp_ram_data_out[7][6]": 6443, "lpp_ram_data_out[2][18]": 6444, "reg_no_twiddle[1][0][2]": 6445, "p_tdl[1][0]": 6446, "ram_data_out3_y[9]": 6447, "tdl_arr[10]~feeder": 6448, "wr_address_i_int[0]": 6449, "lpp_ram_data_out[0][4]": 6450, "lpp_ram_data_out~109": 6451, "tdl_arr[5][7]": 6452, "Mux54~5": 6453, "reg_no_twiddle[1][1][2]~feeder": 6454, "butterfly_st1[2][0][11]": 6455, "wren_b~4": 6456, "at_sink_data_int[7]": 6457, "b_ram_data_in_bus_x[64]~feeder": 6458, "ram_data_out3_y[34]": 6459, "reg_no_twiddle[1][1][6]": 6460, "sw_1_arr[0][7]": 6461, "b_ram_data_in_bus_y[117]": 6462, "lpp_ram_data_out[1][0]": 6463, "Add17~25": 6464, "lpp_ram_data_out[0][16]": 6465, "a_ram_data_in_bus_x[31]~feeder": 6466, "lpp_ram_data_out[3][9]": 6467, "lpp_ram_data_out~210": 6468, "tdl_arr[13][8]~feeder": 6469, "twiddle_data_x~46": 6470, "ram_data_out1_y[15]": 6471, "twiddle_data_y~5": 6472, "lpp_ram_data_out~94": 6473, "output_r[2]": 6474, "Add6~33": 6475, "ram_data_out0_x~1": 6476, "tdl_arr[3][6]~feeder": 6477, "reg_no_twiddle[3][0][11]~feeder": 6478, "tdl_arr[5][4]": 6479, "lpp_ram_data_out[5][34]": 6480, "a_ram_data_in_bus_x[1]": 6481, "ram_data_out2_x[18]": 6482, "ram_data_out2_y~10": 6483, "butterfly_st1[3][0][16]": 6484, "lpp_ram_data_out[2][19]": 6485, "twiddle_data_x[2][1][8]": 6486, "wraddress_b_bus[21]": 6487, "b_ram_data_in_bus_x[139]~feeder": 6488, "tdl_arr[6][3]": 6489, "del_npi_cnt[2]": 6490, "add_in_i_c[8]~feeder": 6491, "tdl_arr[11]~feeder": 6492, "a_ram_data_in_bus_y[33]~feeder": 6493, "a_ram_data_in_bus_y[46]~feeder": 6494, "b_ram_data_in_bus_x[46]~feeder": 6495, "rd_addr_d[6]": 6496, "ram_data_out3_x~35": 6497, "exponent_out~5": 6498, "at_sink_data_int[14]~feeder": 6499, "ram_a_not_b_vec~9": 6500, "lpp_ram_data_out_sw[1][14]": 6501, "a_ram_data_in_bus_x[90]": 6502, "b_ram_data_in_bus_x[60]~feeder": 6503, "lpp_ram_data_out[6][2]": 6504, "twiddle_data_y[2][1][12]": 6505, "blk_exp_acc~0": 6506, "twiddle_data_y[0][0][13]": 6507, "data_in_i[17]": 6508, "reg_no_twiddle[1][1][9]": 6509, "rdaddress_a_bus[10]": 6510, "lpp_ram_data_out~150": 6511, "lpp_ram_data_out~88": 6512, "Add8~29": 6513, "a_ram_data_in_bus_x[77]": 6514, "butterfly_st2[0][0][7]": 6515, "tdl_arr[9][4]": 6516, "data_in_r[17]": 6517, "a_ram_data_in_bus_x[34]~feeder": 6518, "b_ram_data_in_bus_x[69]~feeder": 6519, "twad_tdlo[0][5]": 6520, "sample_count[6]": 6521, "a_ram_data_in_bus_x[93]": 6522, "ram_data_out1_y[4]": 6523, "add_in_i_b[3]": 6524, "data_in_r[12]": 6525, "lpp_ram_data_out~191": 6526, "lpp_ram_data_out~4": 6527, "lpp_ram_data_out[7][15]": 6528, "b_ram_data_in_bus_y[76]": 6529, "add_in_r_c[9]~feeder": 6530, "at_sink_data_int[2]": 6531, "lpp_ram_data_out~205": 6532, "k_count[6]": 6533, "en_np~0": 6534, "a_ram_data_in_bus_y[142]": 6535, "add_in_i_c[3]~feeder": 6536, "tdl_arr[11][0]": 6537, "butterfly_st1[3][0][0]": 6538, "ram_in_reg[4][3]~feeder": 6539, "reg_no_twiddle[3][1][14]": 6540, "blk_exp_acc[1]": 6541, "wraddress_a_bus[24]~feeder": 6542, "data_rdy_vec[7]": 6543, "b_ram_data_in_bus_x[70]~feeder": 6544, "lpp_ram_data_out~18": 6545, "core_real_in[12]": 6546, "a_ram_data_in_bus_x[137]": 6547, "b_ram_data_in_bus_x[89]": 6548, "\\source_imag[12]~output": 6549, "a_ram_data_in_bus_y[96]": 6550, "b_ram_data_in_bus_x[116]~feeder": 6551, "lpp_ram_data_out_sw[0][25]": 6552, "sink_state.st_err": 6553, "reg_no_twiddle[4][0][14]": 6554, "butterfly_st2[3][1][13]": 6555, "twiddle_data_x[2][1][10]~feeder": 6556, "lpp_ram_data_out_sw[3][7]": 6557, "Selector2~2": 6558, "p_tdl[7][1]": 6559, "lpp_ram_data_out~39": 6560, "b_ram_data_in_bus_x[98]~feeder": 6561, "fft_real_out[16]": 6562, "reg_no_twiddle[0][1][9]": 6563, "b_ram_data_in_bus_x[95]~feeder": 6564, "lpp_ram_data_out[4][18]": 6565, "valid_ctrl_int1": 6566, "twiddle_data_y[0][0][3]": 6567, "data_in_i[10]": 6568, "p_tdl[11][1]~feeder": 6569, "lpp_ram_data_out[3][18]": 6570, "b_ram_data_in_bus_y[108]": 6571, "core_real_in[1]": 6572, "a_ram_data_in_bus_x[84]": 6573, "b_ram_data_in_bus_y[27]~feeder": 6574, "twad_tdle[0][8]": 6575, "butterfly_st2[3][1][12]": 6576, "b_ram_data_in_bus_x[60]": 6577, "ram_data_out1_x[31]": 6578, "source_packet_error[1]": 6579, "add_in_r_a[8]": 6580, "add_in_r_d[16]": 6581, "exponent_out[1]": 6582, "at_sink_data_int[10]": 6583, "a_ram_data_in_bus_x[82]": 6584, "\\source_real[8]~output": 6585, "a_ram_data_in_bus_y[86]~feeder": 6586, "ram_data_out3_x[4]": 6587, "a_ram_data_in_bus_y[97]~feeder": 6588, "ram_data_out1_y~30": 6589, "rdaddress_c_bus[12]": 6590, "twiddle_data_y~38": 6591, "lpp_ram_data_out[6][4]": 6592, "wraddress_a_bus[24]": 6593, "at_source_data[36]": 6594, "lpp_ram_data_out[1][18]": 6595, "ram_data_out0_x~31": 6596, "lpp_ram_data_out~87": 6597, "at_sink_data_int[0]": 6598, "twiddle_data_x[1][1][8]": 6599, "lpp_ram_data_out~225": 6600, "twad_tdlo[6][4]": 6601, "wraddress_a_bus[14]~feeder": 6602, "twiddle_data_y[0][0][2]": 6603, "ram_data_out0_y[33]": 6604, "a_ram_data_in_bus_x[10]~feeder": 6605, "ram_data_out3_x[6]": 6606, "reg_no_twiddle[4][0][9]": 6607, "ram_data_out1_y~20": 6608, "ram_data_out1_y~22": 6609, "data_imag_o[14]": 6610, "a_ram_data_in_bus_x[0]": 6611, "at_source_data[26]": 6612, "lpp_ram_data_out[4][5]": 6613, "wr_addr[8]": 6614, "a_ram_data_in_bus_x[23]~feeder": 6615, "lpp_ram_data_out[1][29]": 6616, "twiddle_data_x~38": 6617, "a_ram_data_in_bus_y[137]": 6618, "lpp_ram_data_out~77": 6619, "sample_count[2]": 6620, "a_ram_data_in_bus_x[126]": 6621, "reg_no_twiddle[1][0][15]~feeder": 6622, "wraddress_b_bus[1]": 6623, "result_ib[5]": 6624, "lpp_ram_data_out~25": 6625, "blk_exp[0]": 6626, "twiddle_data_y[2][1][11]": 6627, "lpp_ram_data_out~249": 6628, "Equal5~0": 6629, "reg_no_twiddle[0][1][4]": 6630, "add_in_i_c[12]": 6631, "tdl_arr[13][2]": 6632, "twiddle_data_x~29": 6633, "a_ram_data_in_bus_y[74]": 6634, "_~2": 6635, "b_ram_data_in_bus_x[6]": 6636, "at_source_data[22]": 6637, "ram_a_not_b_vec[13]": 6638, "lpp_ram_data_out_sw[3][33]": 6639, "tdl_arr[23]": 6640, "rdaddress_a_bus[0]": 6641, "\\source_imag[16]~output": 6642, "butterfly_st1[3][1][0]": 6643, "a_ram_data_in_bus_x[33]~feeder": 6644, "wraddress_a_bus[32]": 6645, "fft_imag_out[14]": 6646, "b_ram_data_in_bus_y[125]": 6647, "lpp_ram_data_out[1][28]": 6648, "reg_no_twiddle[2][0][8]~feeder": 6649, "lpp_ram_data_out~219": 6650, "lpp_ram_data_out~207": 6651, "twad_tempo[0]~feeder": 6652, "lpp_ram_data_out[4][10]": 6653, "lpp_ram_data_out~251": 6654, "ram_data_out1_y~3": 6655, "b_ram_data_in_bus_x[121]": 6656, "lpp_ram_data_out[1][3]": 6657, "lpp_ram_data_out~173": 6658, "ram_data_out0_y[8]": 6659, "a_ram_data_in_bus_y[61]~feeder": 6660, "add_in_r_b[11]": 6661, "twiddle_data_x[1][1][1]": 6662, "p_tdl[13][2]~feeder": 6663, "b_ram_data_in_bus_x[109]~feeder": 6664, "fft_dirn_held_o2~0": 6665, "twad_tdlo[6][7]~feeder": 6666, "lpp_ram_data_out~36": 6667, "reg_no_twiddle[3][1][10]": 6668, "b_ram_data_in_bus_y[97]": 6669, "at_source_data[1]~feeder": 6670, "ram_data_out0_y[19]": 6671, "lpp_ram_data_out[0][18]": 6672, "butterfly_st2[1][1][8]": 6673, "b_ram_data_in_bus_x[122]": 6674, "data_real_in_reg[4]": 6675, "k[0]": 6676, "result_i_tmp[30]~feeder": 6677, "tdl_arr[9][5]~feeder": 6678, "lpp_ram_data_out~3": 6679, "lpp_ram_data_out_sw[2][4]": 6680, "rdaddress_a_bus[22]": 6681, "lpp_ram_data_out[1][22]": 6682, "a_ram_data_in_bus_x[97]~feeder": 6683, "a_ram_data_in_bus_x[36]": 6684, "rdaddress_c_bus[15]": 6685, "data_count_sig[9]": 6686, "a_ram_data_in_bus_y[63]~feeder": 6687, "Mux90~6": 6688, "blk_exp_acc[2]": 6689, "blk_exp~3": 6690, "lpp_ram_data_out_sw[3][14]": 6691, "a_ram_data_in_bus_y[88]": 6692, "add_in_r_b[15]": 6693, "twiddle_data_y[2][0][4]": 6694, "Add12~29": 6695, "a_ram_data_in_bus_x[7]~feeder": 6696, "add_in_r_c[2]~feeder": 6697, "gain_lut_8pts~0": 6698, "lpp_ram_data_out~186": 6699, "b_ram_data_in_bus_y[39]~feeder": 6700, "lpp_ram_data_out[2][33]": 6701, "twiddle_data_x[1][1][3]~feeder": 6702, "reg_no_twiddle[2][1][7]": 6703, "tdl_arr[8][7]": 6704, "twiddle_data_x[0][1][14]": 6705, "Add6~73": 6706, "p_tdl[8][0]": 6707, "wren_b[6]": 6708, "packet_error0": 6709, "lpp_ram_data_out~86": 6710, "ram_data_out1_x[24]": 6711, "add_in_r_b[6]": 6712, "lpp_ram_data_out_sw[0][28]": 6713, "b_ram_data_in_bus_y[31]~feeder": 6714, "data_real_in_reg[1]~feeder": 6715, "a_ram_data_in_bus_y[94]~feeder": 6716, "add_in_r_b[4]": 6717, "result_ra[13]": 6718, "data_rdy_vec[6]": 6719, "ram_data_out1_y[6]": 6720, "sw_3_arr[0][1]": 6721, "twiddle_data_x[2][1][5]~feeder": 6722, "data_rdy_vec[5]": 6723, "butterfly_st2[1][0][18]": 6724, "b_ram_data_in_bus_x[97]": 6725, "ram_data_out0_y[34]": 6726, "p_tdl[1][1]": 6727, "twiddle_data_y~14": 6728, "lpp_ram_data_out~23": 6729, "core_real_in[17]~feeder": 6730, "add_in_r_c[10]": 6731, "fft_imag_out[15]~feeder": 6732, "butterfly_st2[1][0][5]": 6733, "twiddle_data_x[1][1][16]": 6734, "ram_data_out3_y~35": 6735, "tdl_arr[12][4]~feeder": 6736, "twiddle_data_x~37": 6737, "b_ram_data_in_bus_y[99]": 6738, "a_ram_data_in_bus_x[98]~feeder": 6739, "lpp_ram_data_out~185": 6740, "which_ram_set_e~0": 6741, "twiddle_data_x[1][1][10]": 6742, "twiddle_data_x[2][0][11]": 6743, "which_ram_set": 6744, "twiddle_data_y[1][0][6]": 6745, "ram_in_reg[6][7]~feeder": 6746, "p_tdl[5][2]": 6747, "reg_no_twiddle[6][0][9]~feeder": 6748, "b_ram_data_in_bus_y[140]~feeder": 6749, "add_in_i_d[7]": 6750, "lpp_ram_data_out[6][18]": 6751, "rdaddress_b_bus[0]": 6752, "a_ram_data_in_bus_x[2]": 6753, "data_real_in_reg[17]~feeder": 6754, "lpp_ram_data_out[6][27]": 6755, "a_ram_data_in_bus_x[80]": 6756, "FIFOram": 6757, "butterfly_st2[3][1][15]": 6758, "add_in_i_d[17]": 6759, "b_ram_data_in_bus_x[93]~feeder": 6760, "gen_auto:cos_3n": 6761, "a_ram_data_in_bus_x[135]~feeder": 6762, "wren_a~4": 6763, "out_cnt[10]": 6764, "Mux88~1": 6765, "ram_data_out3_x~3": 6766, "data_in_r[9]~feeder": 6767, "b_ram_data_in_bus_y[123]~feeder": 6768, "b_ram_data_in_bus_x[19]": 6769, "b_ram_data_in_bus_x[83]~feeder": 6770, "ram_in_reg[7][8]~feeder": 6771, "wraddress_b_bus[15]~feeder": 6772, "rdaddress_a_bus[30]": 6773, "tdl_arr[13][6]": 6774, "b_ram_data_in_bus_x[83]": 6775, "lpp_ram_data_out_sw[0][23]": 6776, "add_in_r_b[3]": 6777, "lpp_ram_data_out[1][10]": 6778, "result_i_tmp[23]~feeder": 6779, "lpp_ram_data_out[2][3]": 6780, "twiddle_data_y[2][0][16]": 6781, "tdl_arr[13][8]": 6782, "core_imag_in[15]~feeder": 6783, "lpp_ram_data_out[2][23]": 6784, "tdl_arr[4][4]": 6785, "reg_no_twiddle[2][0][9]~feeder": 6786, "data_int1[19]": 6787, "at_source_data[23]~feeder": 6788, "lpp_ram_data_out[7][26]": 6789, "ram_data_out2_x[34]": 6790, "fft_imag_out[13]~feeder": 6791, "lpp_ram_data_out~161": 6792, "twiddle_data_x[0][0][11]": 6793, "twad_tdle[5][8]": 6794, "wc_i~0": 6795, "twiddle_data_x~24": 6796, "master_sink_ena": 6797, "lpp_ram_data_out[5][32]": 6798, "lpp_ram_data_out[3][25]": 6799, "dffe_af~0": 6800, "slb_last[0]": 6801, "b_ram_data_in_bus_x[47]~feeder": 6802, "Mux87~1": 6803, "ram_data_out0_y[17]": 6804, "lpp_ram_data_out[2][17]": 6805, "a_ram_data_in_bus_y[113]~feeder": 6806, "twad_tdlo[2][6]": 6807, "at_source_data[0]": 6808, "result_rb[14]": 6809, "twiddle_data_y~35": 6810, "lpp_ram_data_out_sw[1][27]": 6811, "b_ram_data_in_bus_y[112]": 6812, "p_tdl[6][1]": 6813, "Mux42~2": 6814, "wren_b[0]~feeder": 6815, "b_ram_data_in_bus_x[126]": 6816, "lpp_ram_data_out~204": 6817, "a_ram_data_in_bus_y[60]": 6818, "tdl_arr[5][8]": 6819, "butterfly_st2[0][1][9]": 6820, "\\sink_real[17]~input": 6821, "a_ram_data_in_bus_y[2]~feeder": 6822, "twad_tdlo[0][3]~feeder": 6823, "ram_data_out3_y[32]": 6824, "data_int1[31]": 6825, "lpp_ram_data_out_sw[1][15]": 6826, "add_in_r_c[3]": 6827, "butterfly_st1[0][1][10]": 6828, "a_ram_data_in_bus_y[116]": 6829, "twiddle_data_y[0][1][5]~feeder": 6830, "twiddle_data_y[2][1][3]": 6831, "ram_data_out2_x~10": 6832, "output_r[14]": 6833, "twad_tdle[1][2]~feeder": 6834, "ram_data_out3_y~22": 6835, "\\source_real[13]~output": 6836, "Add7~29": 6837, "lpp_ram_data_out[3][15]": 6838, "lpp_ram_data_out[4][23]": 6839, "wraddress_a_bus[17]~feeder": 6840, "ram_data_out0_x~27": 6841, "ram_data_out1_x[1]": 6842, "ram_in_reg[3][12]~feeder": 6843, "a_ram_data_in_bus_x[72]": 6844, "lpp_ram_data_out[7][29]": 6845, "at_source_data[21]": 6846, "data_count_int1[7]": 6847, "twiddle_data_x~45": 6848, "\\sink_real[1]~input": 6849, "twiddle_data_x~35": 6850, "core_imag_in[17]": 6851, "b_ram_data_in_bus_x[94]": 6852, "wraddress_a_bus[10]": 6853, "lpp_ram_data_out_sw[0][2]": 6854, "b_ram_data_in_bus_y[84]": 6855, "wraddress_a_bus[13]~feeder": 6856, "ram_data_out0_x[7]": 6857, "lpp_ram_data_out[1][6]": 6858, "ram_data_out3_y[14]": 6859, "add_in_i_d[3]": 6860, "Add12~53": 6861, "a_ram_data_in_bus_x[46]": 6862, "ram_data_out1_y~6": 6863, "twiddle_data_y~33": 6864, "data_int1[39]": 6865, "lpp_ram_data_out_sw[1][19]": 6866, "ram_data_out1_x[16]": 6867, "b_ram_data_in_bus_y[110]~feeder": 6868, "Mux33~0": 6869, "lpp_ram_data_out[7][16]": 6870, "tdl_arr[14][2]": 6871, "data_int1[17]": 6872, "b_ram_data_in_bus_x[20]~feeder": 6873, "ram_data_out0_x[4]": 6874, "twiddle_data_x[1][1][11]~feeder": 6875, "lpp_ram_data_out~260": 6876, "lpp_ram_data_out[4][33]": 6877, "add_in_i_d[12]~feeder": 6878, "data_int[24]": 6879, "reg_no_twiddle[6][1][0]~feeder": 6880, "a_ram_data_in_bus_x[39]": 6881, "b_ram_data_in_bus_y[71]": 6882, "offset_counter[3]": 6883, "data_int[29]": 6884, "add_in_r_c[5]": 6885, "a_ram_data_in_bus_x[32]~feeder": 6886, "a_ram_data_in_bus_x[20]": 6887, "lpp_ram_data_out_sw[1][24]": 6888, "ram_data_out2_x[10]": 6889, "lpp_ram_data_out_sw[3][8]": 6890, "swd[0]": 6891, "twiddle_data_x~44": 6892, "data_select~0": 6893, "b_ram_data_in_bus_x[26]": 6894, "b_ram_data_in_bus_x[79]": 6895, "b_ram_data_in_bus_x[21]": 6896, "counter~0": 6897, "ram_data_out3_x[20]": 6898, "lpp_ram_data_out~33": 6899, "lpp_count[6]": 6900, "data_in_i[1]~feeder": 6901, "at_source_data[20]": 6902, "a_ram_data_in_bus_y[142]~feeder": 6903, "fft_imag_out[6]~feeder": 6904, "twad_tdlo[2][8]~feeder": 6905, "rdaddress_b_bus[20]": 6906, "fft_real_out[1]~feeder": 6907, "Mux140~2": 6908, "core_imag_in[3]": 6909, "data_imag_o[3]": 6910, "ram_data_out1_x~6": 6911, "ram_data_out0_x~33": 6912, "b_ram_data_in_bus_x[112]~feeder": 6913, "b_ram_data_in_bus_y[75]~feeder": 6914, "\\sink_sop~input": 6915, "lpp_ram_data_out_sw[3][27]": 6916, "Add7~25": 6917, "b_ram_data_in_bus_x[34]~feeder": 6918, "wraddress_b_bus[23]": 6919, "wren_a~3": 6920, "b_ram_data_in_bus_x[77]~feeder": 6921, "lpp_ram_data_out[7][10]": 6922, "rdaddress_c_bus[26]~feeder": 6923, "Mux105~0": 6924, "tdl_arr[11][3]": 6925, "lpp_ram_data_out~9": 6926, "lpp_ram_data_out_sw[1][0]": 6927, "lpp_ram_data_out_sw[2][20]": 6928, "a_ram_data_in_bus_y[118]": 6929, "core_imag_in[3]~feeder": 6930, "ram_data_out3_x[35]": 6931, "add_in_r_d[6]": 6932, "fft_imag_out[11]~feeder": 6933, "ram_data_out2_y~25": 6934, "lpp_ram_data_out_sw[0][12]": 6935, "a_ram_data_in_bus_x[32]": 6936, "master_source_sop~1": 6937, "a_ram_data_in_bus_y[86]": 6938, "b_ram_data_in_bus_y[42]": 6939, "ram_data_out0_x[20]": 6940, "lpp_ram_data_out[7][17]": 6941, "at_source_data[18]~feeder": 6942, "tdl_arr[10][7]": 6943, "b_ram_data_in_bus_x[25]": 6944, "a_ram_data_in_bus_y[32]": 6945, "wraddress_b_bus[24]": 6946, "Add14~77": 6947, "wraddress_b_bus[25]~feeder": 6948, "b_ram_data_in_bus_y[139]": 6949, "lpp_ram_data_out[7][24]": 6950, "data_real_o[0]": 6951, "add_in_i_b[14]~feeder": 6952, "swd[1]": 6953, "rdaddress_b_bus[0]~feeder": 6954, "add_in_r_c[7]": 6955, "ram_data_out1_x[5]": 6956, "core_real_in[10]": 6957, "rdaddress_b_bus[20]~feeder": 6958, "twiddle_data_y[2][1][17]": 6959, "data_in_r[13]": 6960, "tdl_arr[13][7]~feeder": 6961, "tdl_arr[11][4]": 6962, "core_real_in[16]~feeder": 6963, "Selector6~2": 6964, "lpp_ram_data_out[0][7]": 6965, "b_ram_data_in_bus_x[82]": 6966, "twiddle_data_x[0][1][7]": 6967, "ram_data_out0_x[32]": 6968, "reg_no_twiddle[2][1][10]~feeder": 6969, "wren_b~1": 6970, "twiddle_data_y~31": 6971, "twiddle_data_y[0][0][11]": 6972, "wren_b~6": 6973, "lpp_ram_data_out~90": 6974, "lpp_ram_data_out~162": 6975, "i_array_out[0][4]": 6976, "core_imag_in[8]~feeder": 6977, "data_real_o[3]": 6978, "Add3~2": 6979, "a_ram_data_in_bus_x[130]": 6980, "k_count[8]": 6981, "ram_in_reg[3][11]~feeder": 6982, "b_ram_data_in_bus_x[35]": 6983, "b_ram_data_in_bus_y[2]~feeder": 6984, "b_ram_data_in_bus_x[67]~feeder": 6985, "add_in_i_c[9]": 6986, "add_in_i_b[9]": 6987, "lpp_ram_data_out[0][2]": 6988, "reg_no_twiddle[6][0][1]~feeder": 6989, "tdl_arr[1][14]~feeder": 6990, "b_ram_data_in_bus_y[114]": 6991, "a_ram_data_in_bus_x[78]": 6992, "twiddle_data_x[0][1][8]~feeder": 6993, "a_ram_data_in_bus_x[9]~feeder": 6994, "twad_tdlo[4][1]~feeder": 6995, "a_ram_data_in_bus_y[16]": 6996, "twiddle_data_y[1][1][5]": 6997, "result_ra[1]": 6998, "twiddle_data_x~26": 6999, "lpp_ram_data_out~232": 7000, "a_ram_data_in_bus_y[33]": 7001, "data_rdy_vec[0]~feeder": 7002, "b_ram_data_in_bus_y[106]": 7003, "tdl_arr[7][5]": 7004, "wraddress_a_bus[17]": 7005, "b_ram_data_in_bus_y[138]": 7006, "\\source_real[10]~output": 7007, "a_ram_data_in_bus_x[63]": 7008, "b_ram_data_in_bus_y[5]~feeder": 7009, "reg_no_twiddle[4][1][3]": 7010, "offset_counter[2]": 7011, "ram_data_out0_x~9": 7012, "lpp_ram_data_out_sw[3][18]": 7013, "b_ram_data_in_bus_x[131]~feeder": 7014, "ram_data_out3_x[28]": 7015, "b_ram_data_in_bus_x[63]~feeder": 7016, "a_ram_data_in_bus_x[89]": 7017, "ram_data_out3_x[23]": 7018, "ram_data_out1_x[17]": 7019, "b_ram_data_in_bus_y[113]~feeder": 7020, "ram_data_out1_x[15]": 7021, "Selector20~0": 7022, "at_source_data[11]": 7023, "twiddle_data_x[1][1][15]": 7024, "a_ram_data_in_bus_y[38]": 7025, "ram_data_out1_x~13": 7026, "add_in_r_d[16]~feeder": 7027, "twiddle_data_x[0][0][10]": 7028, "lpp_ram_data_out[7][8]": 7029, "twiddle_data_y[1][1][10]~feeder": 7030, "Mux135~1": 7031, "a_ram_data_in_bus_x[72]~feeder": 7032, "tdl_arr[14]~feeder": 7033, "wren[1]": 7034, "b_ram_data_in_bus_x[10]~feeder": 7035, "b_ram_data_in_bus_y[123]": 7036, "reg_no_twiddle[5][1][8]~feeder": 7037, "Mux122~0": 7038, "b_ram_data_in_bus_y[10]": 7039, "twiddle_data_y[0][1][3]~feeder": 7040, "tdl_arr[6][0]": 7041, "ram_data_out3_y[3]": 7042, "result_ib[4]": 7043, "reg_no_twiddle[4][1][0]~feeder": 7044, "ram_data_out3_x[0]": 7045, "lpp_ram_data_out_sw[0][35]": 7046, "twiddle_data_x[0][1][2]~feeder": 7047, "p_tdl[10][0]": 7048, "ram_data_out0_y~15": 7049, "result_ia[9]": 7050, "twiddle_data_y[1][1][11]": 7051, "ram_data_out3_y[10]": 7052, "ram_data_out0_y~22": 7053, "ram_a_not_b_vec~15": 7054, "a_ram_data_in_bus_y[7]": 7055, "Mux36~6": 7056, "butterfly_st1[1][1][8]": 7057, "add_in_r_c[14]~feeder": 7058, "\\sink_imag[3]~input": 7059, "twad_tdlo[4][7]": 7060, "lpp_ram_data_out[7][34]": 7061, "b_ram_data_in_bus_y[20]~feeder": 7062, "at_source_data[10]": 7063, "data_imag_o[12]": 7064, "data_count_sig[8]": 7065, "lpp_ram_data_out[0][28]": 7066, "a_ram_data_in_bus_y[126]~feeder": 7067, "a_ram_data_in_bus_x[79]~feeder": 7068, "lpp_ram_data_out[6][28]": 7069, "max_reached~1": 7070, "reg_no_twiddle[2][1][0]~feeder": 7071, "add_in_i_a[9]": 7072, "twad_tdlo[0][9]": 7073, "a_ram_data_in_bus_x[7]": 7074, "tdl_arr[5][5]": 7075, "lpp_ram_data_out_sw[0][32]": 7076, "at_sink_data_int[3]~feeder": 7077, "core_real_in[4]~feeder": 7078, "lpp_ram_data_out_sw[2][15]": 7079, "twiddle_data_y[0][1][11]": 7080, "twiddle_data_x[0][0][2]": 7081, "data_in_i[9]": 7082, "ram_data_out1_y[14]": 7083, "lpp_ram_data_out[7][0]": 7084, "a_ram_data_in_bus_y[64]": 7085, "next_block_d2": 7086, "gain_lut_8pts~5": 7087, "ram_data_out1_x~8": 7088, "lpp_ram_data_out~233": 7089, "add_in_i_c[11]": 7090, "b_ram_data_in_bus_x[87]~feeder": 7091, "rdaddress_b_bus[14]": 7092, "core_imag_in[8]": 7093, "ram_data_out3_y~16": 7094, "rdaddress_b_bus[27]": 7095, "del_np_cnt[2]": 7096, "lpp_ram_data_out_sw[2][6]": 7097, "tdl_arr[3][3]": 7098, "ram_data_out1_y[34]": 7099, "b_ram_data_in_bus_y[121]~feeder": 7100, "lpp_ram_data_out[5][14]": 7101, "a_ram_data_in_bus_x[104]": 7102, "fft_real_out[10]": 7103, "Selector4~3": 7104, "wren_b[4]~feeder": 7105, "twiddle_data_x~28": 7106, "data_in_r[17]~feeder": 7107, "butterfly_st2[1][0][14]": 7108, "data_count_sig[5]": 7109, "fft_s1_cur.LAST_INPUT~0": 7110, "output_r[4]": 7111, "at_sink_data_int[4]": 7112, "result_ib[17]": 7113, "lpp_ram_data_out[3][8]": 7114, "reg_no_twiddle[6][0][8]~feeder": 7115, "lpp_ram_data_out[5][9]": 7116, "lpp_ram_data_out[1][4]": 7117, "ram_a_not_b_vec~4": 7118, "offset_counter[10]": 7119, "a_ram_data_in_bus_x[142]": 7120, "lpp_ram_data_out_sw[2][7]": 7121, "b_ram_data_in_bus_x[86]~feeder": 7122, "ram_in_reg[0][14]~feeder": 7123, "tdl_arr[2][2]": 7124, "add_in_i_d[8]": 7125, "a_ram_data_in_bus_x[138]": 7126, "a_ram_data_in_bus_x[11]~feeder": 7127, "ram_data_out3_y[25]": 7128, "add_in_i_d[3]~feeder": 7129, "twiddle_data_x[0][0][9]": 7130, "ram_a_not_b_vec~5": 7131, "lpp_ram_data_out[2][29]": 7132, "lpp_ram_data_out[2][15]": 7133, "reg_no_twiddle[4][0][6]~feeder": 7134, "sample_count[11]": 7135, "a_ram_data_in_bus_x[48]": 7136, "ram_data_out2_x[9]": 7137, "data_int1[31]~feeder": 7138, "k_state.HOLD~0": 7139, "lpp_ram_data_out~198": 7140, "lpp_ram_data_out[7][28]": 7141, "reg_no_twiddle[3][1][17]": 7142, "Add9~81": 7143, "result_r_tmp[13]~feeder": 7144, "offset_counter[0]": 7145, "twiddle_data_y~49": 7146, "sample_count[10]~0": 7147, "ram_data_out2_y~12": 7148, "a_ram_data_in_bus_x[42]": 7149, "tdl_arr[11][1]": 7150, "data_int1[11]": 7151, "b_ram_data_in_bus_y[10]~feeder": 7152, "ram_a_not_b_vec[6]": 7153, "data_imag_in_reg[14]": 7154, "data_imag_o[11]~11": 7155, "data_int1[25]": 7156, "lpp_ram_data_out~127": 7157, "p_tdl[4][0]~feeder": 7158, "lpp_ram_data_out~154": 7159, "b_ram_data_in_bus_y[23]": 7160, "wraddress_b_bus[17]~feeder": 7161, "b_ram_data_in_bus_y[95]": 7162, "result_ia[18]": 7163, "a_ram_data_in_bus_x[60]~feeder": 7164, "data_int1[37]": 7165, "lpp_ram_data_out_sw[2][1]": 7166, "data_int1[37]~feeder": 7167, "twiddle_data_x~22": 7168, "add_in_r_d[12]~feeder": 7169, "a_ram_data_in_bus_x[42]~feeder": 7170, "lpp_ram_data_out_sw[2][25]": 7171, "a_ram_data_in_bus_y[19]~feeder": 7172, "b_ram_data_in_bus_y[135]~feeder": 7173, "wr_addr[3]~feeder": 7174, "lpp_ram_data_out_sw[2][23]": 7175, "a_ram_data_in_bus_y[80]": 7176, "twiddle_data_x[1][1][10]~feeder": 7177, "lpp_ram_data_out_sw[0][29]": 7178, "result_ia[12]": 7179, "a_ram_data_in_bus_x[65]~feeder": 7180, "ram_data_out1_y[19]": 7181, "a_ram_data_in_bus_y[89]": 7182, "twiddle_data_x~42": 7183, "wraddress_a_bus[25]~feeder": 7184, "a_ram_data_in_bus_y[103]~feeder": 7185, "core_real_in[10]~feeder": 7186, "a_ram_data_in_bus_y[127]~feeder": 7187, "rdaddress_b_bus[23]": 7188, "ram_data_out2_y[13]": 7189, "ram_data_out3_x[30]": 7190, "b_ram_data_in_bus_y[89]~feeder": 7191, "count[5]~1": 7192, "b_ram_data_in_bus_y[133]": 7193, "wr_address_i_int[5]~feeder": 7194, "valid_ctrl_inter~0": 7195, "lpp_ram_data_out~221": 7196, "fft_s2_cur.LAST_LPP_C~0": 7197, "a_ram_data_in_bus_y[82]": 7198, "i_array_out[2][0]~feeder": 7199, "a_ram_data_in_bus_x[34]": 7200, "lpp_ram_data_out_sw[1][30]": 7201, "add_in_r_c[6]~feeder": 7202, "data_in_r[0]": 7203, "lpp_ram_data_out[5][13]": 7204, "ram_data_out2_y[18]": 7205, "b_ram_data_in_bus_y[20]": 7206, "data_int1[41]": 7207, "twad_tdle[5][1]": 7208, "at_source_data[9]": 7209, "lpp_ram_data_out_sw[2][8]": 7210, "lpp_ram_data_out[6][24]": 7211, "b_ram_data_in_bus_x[141]": 7212, "a_ram_data_in_bus_y[25]~feeder": 7213, "ram_data_out2_x~14": 7214, "LessThan0~0": 7215, "sink_state.stall": 7216, "twiddle_data_y~32": 7217, "b_ram_data_in_bus_y[50]~feeder": 7218, "p[0]~1": 7219, "at_source_data[28]~feeder": 7220, "tdl_arr[1][15]~feeder": 7221, "ram_data_out1_y~32": 7222, "b_ram_data_in_bus_y[51]~feeder": 7223, "tdl_arr[5][0]": 7224, "b_ram_data_in_bus_y[138]~feeder": 7225, "b_ram_data_in_bus_y[128]~feeder": 7226, "ram_data_out1_y[7]": 7227, "lpp_ram_data_out_sw[2][12]": 7228, "twiddle_data_y[2][1][4]": 7229, "a_ram_data_in_bus_x[121]~feeder": 7230, "ram_a_not_b_vec[5]": 7231, "rdaddress_b_bus[30]": 7232, "data_real_o[10]": 7233, "reg_no_twiddle[1][0][2]~feeder": 7234, "data_count_int[1]": 7235, "ram_data_out3_y[23]": 7236, "b_ram_data_in_bus_x[57]~feeder": 7237, "output_r[5]": 7238, "ram_a_not_b_vec[12]": 7239, "add_in_i_d[11]": 7240, "b_ram_data_in_bus_x[14]~feeder": 7241, "b_ram_data_in_bus_y[137]~feeder": 7242, "ram_data_out0_y[7]": 7243, "at_source_data[18]": 7244, "\\sink_imag[6]~input": 7245, "reg_no_twiddle[1][0][9]~feeder": 7246, "wraddress_a_bus[13]": 7247, "b_ram_data_in_bus_x[130]": 7248, "twiddle_data_x~19": 7249, "lpp_ram_data_out~209": 7250, "ram_a_not_b_vec~12": 7251, "b_ram_data_in_bus_y[62]~feeder": 7252, "sample_count[8]": 7253, "b_ram_data_in_bus_y[127]": 7254, "ram_in_reg[1][8]~_wirecell": 7255, "fft_imag_out[2]~feeder": 7256, "a_ram_data_in_bus_y[49]": 7257, "b_ram_data_in_bus_y[0]~feeder": 7258, "lpp_ram_data_out~27": 7259, "add_in_r_a[15]": 7260, "lpp_ram_data_out~78": 7261, "wraddress_b_bus[20]~feeder": 7262, "lpp_ram_data_out[7][27]": 7263, "twiddle_data_y[1][0][2]": 7264, "p_tdl[13][2]": 7265, "add_in_i_b[16]": 7266, "wren_b[3]~feeder": 7267, "reg_no_twiddle[5][0][0]~feeder": 7268, "\\source_imag[17]~output": 7269, "reg_no_twiddle[1][1][15]~feeder": 7270, "twiddle_data_y[0][0][17]": 7271, "blk_exp_acc~5": 7272, "a_ram_data_in_bus_x[132]": 7273, "data_count_int1[2]": 7274, "b_ram_data_in_bus_x[24]": 7275, "at_source_data[32]~feeder": 7276, "lpp_ram_data_out~51": 7277, "send_eop_s~0": 7278, "result_rb[2]": 7279, "data_real_in_reg[5]": 7280, "a_ram_data_in_bus_x[5]~feeder": 7281, "fft_s1_cur.LAST_INPUT": 7282, "data_int1[29]~feeder": 7283, "ram_data_out0_y[5]": 7284, "Equal4~0": 7285, "twiddle_data_y[0][0][6]": 7286, "b_ram_data_in_bus_y[24]": 7287, "at_sink_data_int[9]~feeder": 7288, "LessThan0~1": 7289, "ram_data_out2_x[19]": 7290, "add_in_i_c[14]": 7291, "twad_tdle[5][7]": 7292, "b_ram_data_in_bus_x[69]": 7293, "offset_counter~5": 7294, "data_int1[35]~feeder": 7295, "ram_data_out3_x~19": 7296, "ram_data_out2_x[15]": 7297, "b_ram_data_in_bus_y[109]~feeder": 7298, "fft_imag_out[0]": 7299, "data_count_sig[3]": 7300, "b_ram_data_in_bus_x[124]": 7301, "lpp_ram_data_out~136": 7302, "source_comb_update_2~1": 7303, "add_in_r_a[14]": 7304, "sop~0": 7305, "lpp_ram_data_out~167": 7306, "lpp_ram_data_out[4][21]": 7307, "source_state.sop": 7308, "Add11~2": 7309, "data_imag_in_reg[1]": 7310, "rdaddress_a_bus[17]": 7311, "lpp_ram_data_out~254": 7312, "result_ra[15]": 7313, "at_source_data[0]~feeder": 7314, "twad_tempo[3]": 7315, "lpp_ram_data_out~48": 7316, "a_ram_data_in_bus_y[27]": 7317, "result_r_tmp[1]~feeder": 7318, "b_ram_data_in_bus_y[18]~feeder": 7319, "ram_data_out2_x[17]": 7320, "b_ram_data_in_bus_y[87]~feeder": 7321, "lpp_ram_data_out[0][24]": 7322, "result_r_tmp[17]~feeder": 7323, "wren_a~5": 7324, "reg_no_twiddle[6][0][2]~feeder": 7325, "lpp_ram_data_out~211": 7326, "reg_no_twiddle[2][0][13]~feeder": 7327, "data_int1[14]": 7328, "b_ram_data_in_bus_y[105]~feeder": 7329, "ram_data_out1_y~35": 7330, "tdl_arr[12][6]": 7331, "add_in_i_c[6]": 7332, "a_ram_data_in_bus_x[117]": 7333, "lpp_ram_data_out[5][6]": 7334, "sdetd~8": 7335, "ram_data_out2_x[3]": 7336, "b_ram_data_in_bus_x[74]~feeder": 7337, "twad_tempo[4]": 7338, "add_in_r_d[0]~feeder": 7339, "lpp_ram_data_out[2][14]": 7340, "sign_sel[1]": 7341, "data_int1[7]": 7342, "b_ram_data_in_bus_y[67]": 7343, "ram_a_not_b_vec[18]": 7344, "lpp_ram_data_out[5][0]": 7345, "ram_data_out0_y~0": 7346, "data_in_r[10]": 7347, "sink_state.end1": 7348, "ram_data_out1_x[35]": 7349, "a_ram_data_in_bus_x[56]~feeder": 7350, "rdaddress_b_bus[5]~feeder": 7351, "\\sink_real[2]~input": 7352, "ram_data_out1_x~30": 7353, "lpp_ram_data_out_sw[0][18]": 7354, "ram_data_out3_x~31": 7355, "LessThan0~2": 7356, "data_in_i[5]": 7357, "at_source_data[10]~feeder": 7358, "lpp_ram_data_out[3][32]": 7359, "twad_tdlo[4][6]": 7360, "ram_in_reg[6][16]~feeder": 7361, "lpp_ram_data_out~29": 7362, "a_ram_data_in_bus_x[122]~feeder": 7363, "ram_data_out1_y~8": 7364, "ram_in_reg[2][6]~feeder": 7365, "a_ram_data_in_bus_x[98]": 7366, "add_in_i_a[11]": 7367, "rdaddress_a_bus[28]~feeder": 7368, "at_sink_data_int[19]": 7369, "i_array_out[2][3]~feeder": 7370, "sw_1_arr[0][1]": 7371, "lpp_ram_data_out[6][8]": 7372, "b_ram_data_in_bus_y[115]~feeder": 7373, "data_count_sig[7]~0": 7374, "b_ram_data_in_bus_y[122]": 7375, "tdl_arr[15]~feeder": 7376, "at_source_data[24]~feeder": 7377, "reg_no_twiddle[2][1][14]~feeder": 7378, "fft_imag_out[11]": 7379, "twad_tempo[5]": 7380, "lpp_ram_data_out_sw[1][10]": 7381, "Add16~57": 7382, "lpp_ram_data_out[4][19]": 7383, "tdl_arr[11][5]~feeder": 7384, "wraddress_b_bus[22]~feeder": 7385, "lpp_count[8]": 7386, "b_ram_data_in_bus_x[55]~feeder": 7387, "a_ram_data_in_bus_x[132]~feeder": 7388, "ram_data_out3_y[26]": 7389, "reg_no_twiddle[6][0][4]~feeder": 7390, "data_int[11]~feeder": 7391, "ram_data_out1_x[23]": 7392, "lpp_ram_data_out~19": 7393, "core_real_in[3]~feeder": 7394, "k_state.IDLE": 7395, "max_reached~3": 7396, "a_ram_data_in_bus_x[107]~feeder": 7397, "b_ram_data_in_bus_y[3]": 7398, "twiddle_data_y~34": 7399, "at_source_data[15]~feeder": 7400, "ram_data_out3_y[27]": 7401, "lpp_ram_data_out[5][1]": 7402, "reg_no_twiddle[4][1][3]~feeder": 7403, "twiddle_data_x[0][1][1]": 7404, "a_ram_data_in_bus_x[143]": 7405, "ram_data_out3_x[22]": 7406, "ram_data_out2_y[28]": 7407, "tdl_arr[3][4]~feeder": 7408, "lpp_ram_data_out~46": 7409, "ram_data_out1_x[7]": 7410, "at_sink_data_int[22]": 7411, "ram_data_out3_y[0]": 7412, "b_ram_data_in_bus_x[131]": 7413, "lpp_ram_data_out[2][30]": 7414, "ram_in_reg[4][7]~feeder": 7415, "a_ram_data_in_bus_y[62]~feeder": 7416, "a_ram_data_in_bus_y[90]": 7417, "a_ram_data_in_bus_y[72]": 7418, "lpp_ram_data_out~17": 7419, "ram_data_out3_y~27": 7420, "rdaddress_a_bus[11]": 7421, "a_ram_data_in_bus_x[37]": 7422, "sop": 7423, "ram_data_out2_x[31]": 7424, "tdl_arr[15][4]~feeder": 7425, "data_imag_o[1]~1": 7426, "lpp_count_offset[11]": 7427, "ram_data_out2_x~6": 7428, "b_ram_data_in_bus_x[62]": 7429, "reg_no_twiddle[6][0][14]~feeder": 7430, "ram_data_out1_x~26": 7431, "b_ram_data_in_bus_x[22]": 7432, "a_ram_data_in_bus_y[44]~feeder": 7433, "blk_exp_accum[2]": 7434, "\\source_exp[0]~output": 7435, "ram_data_out2_x[24]": 7436, "tdl_arr[13][5]": 7437, "ram_data_out1_y~12": 7438, "b_ram_data_in_bus_y[95]~feeder": 7439, "ram_data_out0_y~12": 7440, "lpp_ram_data_out~64": 7441, "a_ram_data_in_bus_x[120]": 7442, "data_imag_o[14]~14": 7443, "Selector3~3": 7444, "b_ram_data_in_bus_x[99]~feeder": 7445, "lpp_ram_data_out~53": 7446, "p_tdl[7][2]~feeder": 7447, "p_tdl[4][0]": 7448, "ram_a_not_b_vec~25": 7449, "a_ram_data_in_bus_y[13]~feeder": 7450, "a_ram_data_in_bus_y[62]": 7451, "tdl_arr[13][1]": 7452, "b_ram_data_in_bus_y[136]": 7453, "ram_data_out1_x~31": 7454, "add_in_i_d[6]~feeder": 7455, "ram_data_out0_x[33]": 7456, "twiddle_data_y[1][0][1]": 7457, "data_imag_in_reg[8]": 7458, "Selector4~1": 7459, "tdl_arr[9][5]": 7460, "lpp_ram_data_out~218": 7461, "add_in_r_d[4]": 7462, "lpp_ram_data_out[2][34]": 7463, "data_int[2]": 7464, "b_ram_data_in_bus_y[34]~feeder": 7465, "ram_data_out0_y[31]": 7466, "ram_data_out0_x~13": 7467, "b_ram_data_in_bus_x[49]~feeder": 7468, "result_i_tmp[13]~feeder": 7469, "a_ram_data_in_bus_y[37]": 7470, "tdl_arr[6][6]": 7471, "result_rb[11]": 7472, "b_ram_data_in_bus_x[27]": 7473, "fft_imag_out[8]~feeder": 7474, "lpp_ram_data_out[0][23]": 7475, "b_ram_data_in_bus_y[48]": 7476, "data_real_o[4]": 7477, "a_ram_data_in_bus_y[29]~feeder": 7478, "result_ia[2]": 7479, "twiddle_data_x[1][0][2]": 7480, "ram_data_out1_x~12": 7481, "r_array_out[1][17]~q": 7482, "gnd": 7483, "r_array_out[3][17]~q": 7484, "r_array_out[1][4]~q": 7485, "r_array_out[3][4]~q": 7486, "vcc": 7487, "devclrn": 7488, "devpor": 7489, "twad_tdle[2][6]~q": 7490, "butterfly_st2[3][1][6]~q": 7491, "swa_tdl[0][1]~q": 7492, "ram_in_reg[7][12]~q": 7493, "tdl_arr[4][0]~q": 7494, "twiddle_data_y[1][1][17]~q": 7495, "twiddle_data_y[1][1][16]~q": 7496, "twiddle_data_y[1][1][15]~q": 7497, "twiddle_data_y[1][1][14]~q": 7498, "twiddle_data_y[1][1][13]~q": 7499, "twiddle_data_y[1][1][12]~q": 7500, "twiddle_data_y[1][1][11]~q": 7501, "twiddle_data_y[1][1][10]~q": 7502, "twiddle_data_y[1][1][9]~q": 7503, "twiddle_data_y[1][1][8]~q": 7504, "twiddle_data_y[1][1][7]~q": 7505, "twiddle_data_y[1][1][6]~q": 7506, "twiddle_data_y[1][1][5]~q": 7507, "twiddle_data_y[1][1][4]~q": 7508, "twiddle_data_y[1][1][3]~q": 7509, "twiddle_data_y[1][1][2]~q": 7510, "twiddle_data_y[1][1][1]~q": 7511, "twiddle_data_y[1][1][0]~q": 7512, "!\\asj_fft_dualstream_fft_131_inst": 7513, "global_clock_enable~0_combout": 7514, "tdl_arr[0][16]~q": 7515, "tdl_arr[4][1]~q": 7516, "ram_in_reg[4][16]~q": 7517, "ram_in_reg[7][10]~q": 7518, "ram_in_reg[7][4]~q": 7519, "i_array_out[3][8]~q": 7520, "ram_in_reg[6][17]~q": 7521, "tdl_arr[1][4]~q": 7522, "swa_tdl[0][0]~q": 7523, "tdl_arr[8][3]~q": 7524, "q_b[9]": 7525, "lpp_sel~q": 7526, "reg_no_twiddle[0][1][17]~q": 7527, "reg_no_twiddle[1][1][17]~q": 7528, "lpp_ram_data_out[2][28]~q": 7529, "tdl_arr[12][8]~q": 7530, "tdl_arr[0][8]~q": 7531, "tdl_arr[1][8]~q": 7532, "reg_no_twiddle[2][1][5]~q": 7533, "reg_no_twiddle[3][1][5]~q": 7534, "q_b[14]": 7535, "butterfly_st1[0][1][1]~q": 7536, "butterfly_st1[1][1][1]~q": 7537, "lpp_ram_data_out_sw[3][3]~q": 7538, "butterfly_st1[1][0][3]~q": 7539, "sgn_2i~q": 7540, "q_b[19]": 7541, "tdl_arr[1][11]~q": 7542, "butterfly_st2[2][0][7]~q": 7543, "reg_no_twiddle[5][0][4]~q": 7544, "reg_no_twiddle[6][0][4]~q": 7545, "reg_no_twiddle[3][0][5]~q": 7546, "tdl_arr[1][7]~q": 7547, "ram_in_reg[4][3]~q": 7548, "i_array_out[0][7]~q": 7549, "reg_no_twiddle[0][0][8]~q": 7550, "reg_no_twiddle[1][0][8]~q": 7551, "butterfly_st1[2][0][13]~q": 7552, "q_b[26]": 7553, "lpp_ram_data_out_sw[3][5]~q": 7554, "ram_in_reg[0][7]~q": 7555, "lpp_ram_data_out[5][3]~q": 7556, "butterfly_st1[3][1][1]~q": 7557, "butterfly_st1[2][0][1]~q": 7558, "ram_in_reg[3][11]~q": 7559, "ram_in_reg[3][10]~q": 7560, "ram_in_reg[3][8]~q": 7561, "ram_in_reg[3][9]~q": 7562, "tdl_arr[1][3]~q": 7563, "butterfly_st2[2][0][6]~q": 7564, "ram_in_reg[0][4]~q": 7565, "i_array_out[3][16]~q": 7566, "ram_in_reg[2][3]~q": 7567, "ram_in_reg[1][1]~q": 7568, "tdl_arr[0][0]~q": 7569, "ram_in_reg[5][2]~q": 7570, "fft_dirn_stream~q": 7571, "ram_in_reg[6][6]~q": 7572, "reg_no_twiddle[5][0][16]~q": 7573, "ram_in_reg[5][14]~q": 7574, "reg_no_twiddle[4][0][16]~q": 7575, "r_array_out[3][16]~q": 7576, "r_array_out[0][3]~q": 7577, "r_array_out[2][3]~q": 7578, "butterfly_st2[0][1][8]~q": 7579, "tdl_arr[1][6]~q": 7580, "reg_no_twiddle[6][1][6]~q": 7581, "ram_in_reg[6][11]~q": 7582, "ram_in_reg[6][10]~q": 7583, "ram_in_reg[6][12]~q": 7584, "ram_in_reg[6][9]~q": 7585, "w249w[32]": 7586, "tdl_arr[0][6]~q": 7587, "butterfly_st1[1][0][1]~q": 7588, "butterfly_st1[0][1][16]~q": 7589, "butterfly_st1[1][1][16]~q": 7590, "ram_in_reg[1][16]~q": 7591, "reg_no_twiddle[4][1][16]~q": 7592, "reg_no_twiddle[5][1][16]~q": 7593, "reg_no_twiddle[6][1][16]~q": 7594, "q_b[10]": 7595, "tdl_arr[0][15]~q": 7596, "butterfly_st2[0][1][15]~q": 7597, "butterfly_st2[2][1][8]~q": 7598, "lpp_ram_data_out_sw[2][17]~q": 7599, "reg_no_twiddle[2][0][7]~q": 7600, "reg_no_twiddle[0][0][10]~q": 7601, "ram_in_reg[1][15]~q": 7602, "lpp_ram_data_out[7][7]~q": 7603, "lpp_ram_data_out[5][7]~q": 7604, "lpp_ram_data_out[6][7]~q": 7605, "lpp_ram_data_out[4][7]~q": 7606, "lpp_ram_data_out[1][24]~q": 7607, "lpp_ram_data_out[3][24]~q": 7608, "lpp_ram_data_out[0][24]~q": 7609, "lpp_ram_data_out[2][24]~q": 7610, "butterfly_st1[2][1][15]~q": 7611, "butterfly_st1[3][0][15]~q": 7612, "butterfly_st1[3][1][12]~q": 7613, "butterfly_st1[2][0][12]~q": 7614, "ram_in_reg[3][0]~q": 7615, "p_tdl[6][1]~q": 7616, "lpp_ram_data_out[1][8]~q": 7617, "butterfly_st2[1][1][19]~q": 7618, "butterfly_st1[2][1][3]~q": 7619, "reg_no_twiddle[2][1][14]~q": 7620, "q_a[14]": 7621, "q_b[31]": 7622, "tdl_arr[6][4]~q": 7623, "tdl_arr[7][4]~q": 7624, "butterfly_st1[1][1][17]~q": 7625, "reg_no_twiddle[0][1][6]~q": 7626, "butterfly_st2[2][1][9]~q": 7627, "butterfly_st1[3][0][18]~q": 7628, "tdl_arr[0][3]~q": 7629, "ram_in_reg[4][14]~q": 7630, "twiddle_data_x[2][1][4]~q": 7631, "ram_in_reg[3][5]~q": 7632, "r_array_out[3][9]~q": 7633, "q_b[5]": 7634, "tdl_arr[1][5]~q": 7635, "reg_no_twiddle[6][1][5]~q": 7636, "ram_in_reg[0][2]~q": 7637, "lpp_ram_data_out_sw[1][2]~q": 7638, "ram_in_reg[7][8]~q": 7639, "tdl_arr[1][2]~q": 7640, "tdl_arr[15][7]~q": 7641, "tdl_arr[1][1]~q": 7642, "tdl_arr[15][5]~q": 7643, "tdl_arr[1][0]~q": 7644, "tdl_arr[0][1]~q": 7645, "butterfly_st2[2][0][0]~q": 7646, "mac_result[7]": 7647, "mac_result[22]": 7648, "butterfly_st2[3][1][7]~q": 7649, "ram_in_reg[5][10]~q": 7650, "butterfly_st1[1][1][9]~q": 7651, "butterfly_st1[0][1][9]~q": 7652, "tdl_arr[0][2]~q": 7653, "q_b[11]": 7654, "p_tdl[4][0]~q": 7655, "14'b00000000000000": 7656, "devoe": 7657, "ram_in_reg[3][3]~q": 7658, "ram_in_reg[3][4]~q": 7659, "ram_in_reg[3][2]~q": 7660, "butterfly_st2[0][0][10]~q": 7661, "reg_no_twiddle[2][1][17]~q": 7662, "ram_in_reg[1][9]~q": 7663, "ram_in_reg[2][0]~q": 7664, "tdl_arr[0][4]~q": 7665, "w249w[6]": 7666, "butterfly_st1[3][1][10]~q": 7667, "butterfly_st1[2][0][10]~q": 7668, "q_b[28]": 7669, "tdl_arr[0][10]~q": 7670, "q_b[21]": 7671, "r_array_out[2][8]~q": 7672, "r_array_out[0][8]~q": 7673, "reg_no_twiddle[1][1][8]~q": 7674, "reg_no_twiddle[2][1][8]~q": 7675, "q_a[16]": 7676, "ram_in_reg[7][3]~q": 7677, "ram_in_reg[7][2]~q": 7678, "twiddle_data_y[2][0][0]~q": 7679, "butterfly_st1[0][0][9]~q": 7680, "butterfly_st1[1][0][9]~q": 7681, "ram_in_reg[0][1]~q": 7682, "reg_no_twiddle[4][0][1]~q": 7683, "butterfly_st2[2][1][4]~q": 7684, "butterfly_st1[2][1][16]~q": 7685, "butterfly_st1[3][0][16]~q": 7686, "ram_in_reg[4][15]~q": 7687, "lpp_ram_data_out_sw[1][8]~q": 7688, "sink_out_state.empty_and_ready~q": 7689, "sink_out_state.normal~q": 7690, "ram_in_reg[4][5]~q": 7691, "i_array_out[0][9]~q": 7692, "ram_in_reg[6][3]~q": 7693, "ram_in_reg[6][2]~q": 7694, "tdl_arr[10][1]~q": 7695, "ram_in_reg[1][6]~q": 7696, "r_array_out[1][10]~q": 7697, "butterfly_st1[2][1][17]~q": 7698, "butterfly_st2[3][1][14]~q": 7699, "ram_in_reg[4][4]~q": 7700, "i_array_out[0][8]~q": 7701, "ram_in_reg[7][5]~q": 7702, "i_array_out[3][9]~q": 7703, "butterfly_st2[1][0][2]~q": 7704, "lpp_ram_data_out[7][22]~q": 7705, "lpp_ram_data_out[6][22]~q": 7706, "lpp_ram_data_out[4][22]~q": 7707, "lpp_ram_data_out[5][22]~q": 7708, "lpp_ram_data_out[7][4]~q": 7709, "i_array_out[0][13]~q": 7710, "i_array_out[2][13]~q": 7711, "i_array_out[0][1]~q": 7712, "i_array_out[2][1]~q": 7713, "p_tdl[10][2]~q": 7714, "ram_in_reg[0][10]~q": 7715, "ram_in_reg[5][0]~q": 7716, "ram_in_reg[0][12]~q": 7717, "r_array_out[1][13]~q": 7718, "fft_dirn~q": 7719, "w249w[10]": 7720, "mac_result[29]": 7721, "ram_in_reg[0][3]~q": 7722, "reg_no_twiddle[1][1][0]~q": 7723, "reg_no_twiddle[2][1][0]~q": 7724, "butterfly_st1[2][0][18]~q": 7725, "butterfly_st1[3][1][18]~q": 7726, "ram_in_reg[5][1]~q": 7727, "lpp_ram_data_out_sw[3][15]~q": 7728, "reg_no_twiddle[6][1][2]~q": 7729, "reg_no_twiddle[0][1][3]~q": 7730, "butterfly_st2[3][0][19]~q": 7731, "k_state.HOLD~q": 7732, "butterfly_st2[1][0][13]~q": 7733, "ram_in_reg[7][9]~q": 7734, "ram_in_reg[7][7]~q": 7735, "ram_in_reg[4][7]~q": 7736, "lpp_ram_data_out_sw[3][19]~q": 7737, "reg_no_twiddle[1][0][2]~q": 7738, "reg_no_twiddle[2][0][2]~q": 7739, "ram_in_reg[0][6]~q": 7740, "mac_result[28]": 7741, "tdl_arr[1][16]~q": 7742, "tdl_arr[1][17]~q": 7743, "reg_no_twiddle[6][1][17]~q": 7744, "ram_in_reg[2][7]~q": 7745, "ram_in_reg[2][6]~q": 7746, "ram_in_reg[2][8]~q": 7747, "ram_in_reg[2][5]~q": 7748, "butterfly_st2[0][0][15]~q": 7749, "twad_tdle[1][4]~q": 7750, "twad_tdle[2][4]~q": 7751, "reg_no_twiddle[6][0][3]~q": 7752, "mac_result[18]": 7753, "ram_in_reg[3][6]~q": 7754, "ram_in_reg[3][7]~q": 7755, "butterfly_st1[2][1][5]~q": 7756, "butterfly_st1[3][0][5]~q": 7757, "q_a[8]": 7758, "ram_in_reg[5][15]~q": 7759, "ram_in_reg[6][16]~q": 7760, "reg_no_twiddle[0][0][9]~q": 7761, "q_a[17]": 7762, "lpp_ram_data_out_sw[1][34]~q": 7763, "i_array_out[3][6]~q": 7764, "reg_no_twiddle[5][1][17]~q": 7765, "reg_no_twiddle[6][0][10]~q": 7766, "lpp_ram_data_out[0][15]~q": 7767, "lpp_ram_data_out[2][15]~q": 7768, "lpp_ram_data_out[3][15]~q": 7769, "lpp_ram_data_out[1][15]~q": 7770, "ram_in_reg[0][16]~q": 7771, "ram_in_reg[5][6]~q": 7772, "lpp_ram_data_out[0][14]~q": 7773, "w249w[33]": 7774, "source_state.run1~q": 7775, "source_state.end1~q": 7776, "tdl_arr[10][8]~q": 7777, "tdl_arr[11][8]~q": 7778, "mac_result[32]": 7779, "ram_in_reg[7][0]~q": 7780, "i_array_out[3][4]~q": 7781, "reg_no_twiddle[3][0][0]~q": 7782, "w249w[11]": 7783, "i_array_out[3][3]~q": 7784, "butterfly_st2[3][0][4]~q": 7785, "lpp_ram_data_out_sw[1][9]~q": 7786, "r_array_out[3][13]~q": 7787, "ram_in_reg[6][8]~q": 7788, "ram_in_reg[6][7]~q": 7789, "sink_imag[4]": 7790, "ram_in_reg[3][15]~q": 7791, "lpp_ram_data_out_sw[0][24]~q": 7792, "ram_in_reg[6][5]~q": 7793, "i_array_out[2][9]~q": 7794, "q_b[0]": 7795, "twiddle_data_y[0][1][0]~q": 7796, "reg_no_twiddle[5][0][3]~q": 7797, "ram_in_reg[7][6]~q": 7798, "q_b[24]": 7799, "butterfly_st2[2][0][19]~q": 7800, "butterfly_st1[2][1][14]~q": 7801, "butterfly_st1[3][0][14]~q": 7802, "twad_tdle[3][8]~q": 7803, "twad_tdle[4][8]~q": 7804, "reg_no_twiddle[6][0][11]~q": 7805, "butterfly_st1[3][1][3]~q": 7806, "butterfly_st1[2][0][3]~q": 7807, "q_b[22]": 7808, "lpp_ram_data_out[6][9]~q": 7809, "oe~q": 7810, "ram_in_reg[6][13]~q": 7811, "ram_in_reg[6][14]~q": 7812, "tdl_arr[15][3]~q": 7813, "butterfly_st1[0][1][8]~q": 7814, "butterfly_st1[0][1][5]~q": 7815, "butterfly_st1[1][1][5]~q": 7816, "butterfly_st1[0][1][13]~q": 7817, "ram_in_reg[0][13]~q": 7818, "ram_in_reg[1][3]~q": 7819, "r_array_out[2][0]~q": 7820, "r_array_out[0][0]~q": 7821, "butterfly_st2[0][1][14]~q": 7822, "ram_in_reg[2][13]~q": 7823, "i_array_out[3][12]~q": 7824, "i_array_out[1][12]~q": 7825, "twiddle_data_y[1][0][0]~q": 7826, "butterfly_st1[2][1][0]~q": 7827, "mac_result[11]": 7828, "lpp_ram_data_out_sw[0][25]~q": 7829, "butterfly_st1[3][1][15]~q": 7830, "ram_in_reg[1][7]~q": 7831, "r_array_out[1][11]~q": 7832, "lpp_ram_data_out[6][3]~q": 7833, "lpp_ram_data_out[4][3]~q": 7834, "lpp_ram_data_out[7][3]~q": 7835, "i_array_out[1][11]~q": 7836, "i_array_out[3][11]~q": 7837, "ram_in_reg[3][13]~q": 7838, "ram_in_reg[7][14]~q": 7839, "butterfly_st1[2][0][6]~q": 7840, "butterfly_st2[3][1][3]~q": 7841, "reg_no_twiddle[6][1][0]~q": 7842, "butterfly_st1[1][1][18]~q": 7843, "tdl_arr[14][3]~q": 7844, "reg_no_twiddle[0][1][14]~q": 7845, "mac_result[19]": 7846, "ram_in_reg[2][11]~q": 7847, "ram_in_reg[2][10]~q": 7848, "ram_in_reg[2][9]~q": 7849, "ram_in_reg[2][12]~q": 7850, "lpp_ram_data_out[4][16]~q": 7851, "w249w[0]": 7852, "mac_result[4]": 7853, "at_sink_ready_s~q": 7854, "max_reached~q": 7855, "sink_state.stall~q": 7856, "sink_state.run1~q": 7857, "twad_tdlo[4][0]~q": 7858, "reg_no_twiddle[4][1][5]~q": 7859, "fft_s1_cur.IDLE~q": 7860, "fft_s1_cur.LAST_INPUT~q": 7861, "send_sop_s~q": 7862, "fft_s1_cur.WAIT_FOR_INPUT~q": 7863, "butterfly_st1[1][0][11]~q": 7864, "p_tdl[8][2]~q": 7865, "p_tdl[9][2]~q": 7866, "lpp_ram_data_out_sw[3][28]~q": 7867, "ram_in_reg[5][9]~q": 7868, "mac_result[8]": 7869, "reg_no_twiddle[6][0][1]~q": 7870, "reg_no_twiddle[5][0][15]~q": 7871, "ram_in_reg[7][17]~q": 7872, "tdl_arr[8][0]~q": 7873, "butterfly_st1[1][1][4]~q": 7874, "ram_in_reg[1][2]~q": 7875, "r_array_out[1][6]~q": 7876, "tdl_arr[0][17]~q": 7877, "lpp_ram_data_out_sw[3][7]~q": 7878, "r_array_out[0][15]~q": 7879, "r_array_out[2][15]~q": 7880, "1'b1": 7881, "18'b000000000000000000": 7882, "tdl_arr[0][12]~q": 7883, "twiddle_data_x[1][0][15]~q": 7884, "i_array_out[1][4]~q": 7885, "lpp_ram_data_out[5][14]~q": 7886, "lpp_ram_data_out[7][14]~q": 7887, "lpp_ram_data_out[6][14]~q": 7888, "lpp_ram_data_out[4][14]~q": 7889, "twad_tdle[1][6]~q": 7890, "butterfly_st2[2][1][6]~q": 7891, "sgn_2r~q": 7892, "reg_no_twiddle[5][1][7]~q": 7893, "reg_no_twiddle[0][0][0]~q": 7894, "q_b[29]": 7895, "lpp_ram_data_out_sw[3][23]~q": 7896, "r_array_out[3][11]~q": 7897, "q_b[20]": 7898, "reg_no_twiddle[3][1][9]~q": 7899, "butterfly_st1[0][1][12]~q": 7900, "q_b[17]": 7901, "ram_in_reg[2][16]~q": 7902, "ram_in_reg[2][15]~q": 7903, "twiddle_data_x[0][0][15]~q": 7904, "q_a[2]": 7905, "reg_no_twiddle[1][1][13]~q": 7906, "sdetd.DISABLE~q": 7907, "sdetd.BLOCK_READY~q": 7908, "mac_result[17]": 7909, "lpp_ram_data_out[5][21]~q": 7910, "q_b[32]": 7911, "w249w[3]": 7912, "lpp_ram_data_out_sw[2][24]~q": 7913, "butterfly_st2[3][1][1]~q": 7914, "butterfly_st1[1][0][17]~q": 7915, "butterfly_st1[0][0][17]~q": 7916, "ram_in_reg[1][10]~q": 7917, "ram_in_reg[1][8]~q": 7918, "reg_no_twiddle[5][0][1]~q": 7919, "lpp_ram_data_out[0][0]~q": 7920, "lpp_ram_data_out[1][0]~q": 7921, "lpp_ram_data_out[3][0]~q": 7922, "lpp_ram_data_out[2][0]~q": 7923, "lpp_ram_data_out_sw[1][33]~q": 7924, "butterfly_st1[2][1][18]~q": 7925, "ram_in_reg[1][11]~q": 7926, "r_array_out[1][15]~q": 7927, "butterfly_st1[1][0][0]~q": 7928, "lpp_ram_data_out[2][2]~q": 7929, "ram_in_reg[0][8]~q": 7930, "lpp_ram_data_out[2][8]~q": 7931, "ram_in_reg[4][9]~q": 7932, "butterfly_st1[1][1][2]~q": 7933, "r_array_out[0][17]~q": 7934, "butterfly_st1[3][0][12]~q": 7935, "butterfly_st1[2][1][12]~q": 7936, "lpp_ram_data_out_sw[3][2]~q": 7937, "reg_no_twiddle[4][0][17]~q": 7938, "reg_no_twiddle[1][0][15]~q": 7939, "lpp_ram_data_out[6][0]~q": 7940, "ram_in_reg[2][17]~q": 7941, "q_b[35]": 7942, "butterfly_st2[0][0][5]~q": 7943, "butterfly_st1[1][0][10]~q": 7944, "butterfly_st1[0][0][10]~q": 7945, "lpp_ram_data_out_sw[1][18]~q": 7946, "twad_tdlo[2][1]~q": 7947, "twad_tdle[3][1]~q": 7948, "tdl_arr[14][1]~q": 7949, "butterfly_st2[0][0][14]~q": 7950, "reg_no_twiddle[1][0][1]~q": 7951, "reg_no_twiddle[2][0][1]~q": 7952, "butterfly_st2[0][1][3]~q": 7953, "butterfly_st2[1][0][14]~q": 7954, "w249w[23]": 7955, "q_b[18]": 7956, "lpp_ram_data_out[1][11]~q": 7957, "lpp_ram_data_out[3][11]~q": 7958, "lpp_ram_data_out[2][11]~q": 7959, "lpp_ram_data_out[0][11]~q": 7960, "r_array_out[3][15]~q": 7961, "reg_no_twiddle[6][1][15]~q": 7962, "tdl_arr[1][15]~q": 7963, "tdl_arr[0][5]~q": 7964, "ram_in_reg[4][13]~q": 7965, "valid_ctrl_int~q": 7966, "at_source_valid_s~q": 7967, "first_data~q": 7968, "valid_ctrl_int1~q": 7969, "p_tdl[10][1]~q": 7970, "butterfly_st2[1][0][12]~q": 7971, "lpp_ram_data_out_sw[3][1]~q": 7972, "butterfly_st2[3][0][16]~q": 7973, "r_array_out[3][14]~q": 7974, "r_array_out[1][14]~q": 7975, "butterfly_st2[0][0][16]~q": 7976, "twad_tdlo[4][6]~q": 7977, "twad_tdlo[5][6]~q": 7978, "ram_in_reg[6][4]~q": 7979, "butterfly_st1[1][1][8]~q": 7980, "butterfly_st1[1][1][11]~q": 7981, "butterfly_st1[0][1][11]~q": 7982, "i_array_out[3][10]~q": 7983, "i_array_out[1][10]~q": 7984, "butterfly_st1[1][0][2]~q": 7985, "at_source_eop_s~q": 7986, "butterfly_st2[2][1][1]~q": 7987, "q_b[1]": 7988, "fft_s2_cur.FIRST_LPP_C~q": 7989, "fft_s2_cur.IDLE~q": 7990, "butterfly_st1[2][0][8]~q": 7991, "mac_result[27]": 7992, "q_b[12]": 7993, "next_block~q": 7994, "ram_in_reg[7][15]~q": 7995, "sink_real[8]": 7996, "q_b[4]": 7997, "reg_no_twiddle[4][1][14]~q": 7998, "ram_in_reg[6][15]~q": 7999, "lpp_ram_data_out[1][28]~q": 8000, "lpp_ram_data_out[3][28]~q": 8001, "lpp_ram_data_out[0][28]~q": 8002, "butterfly_st1[1][0][8]~q": 8003, "r_array_out[1][2]~q": 8004, "r_array_out[3][2]~q": 8005, "tdl_arr[1][10]~q": 8006, "q_b[3]": 8007, "tdl_arr[1][13]~q": 8008, "reg_no_twiddle[6][1][13]~q": 8009, "r_array_out[1][3]~q": 8010, "r_array_out[3][3]~q": 8011, "master_source_sop~q": 8012, "ram_in_reg[5][12]~q": 8013, "ram_in_reg[5][13]~q": 8014, "mac_result[25]": 8015, "sink_eop": 8016, "reg_no_twiddle[0][1][7]~q": 8017, "reg_no_twiddle[1][1][7]~q": 8018, "w249w[27]": 8019, "ram_in_reg[0][5]~q": 8020, "butterfly_st1[1][0][7]~q": 8021, "butterfly_st1[0][0][7]~q": 8022, "q_b[34]": 8023, "reg_no_twiddle[0][1][16]~q": 8024, "butterfly_st1[3][1][14]~q": 8025, "ram_in_reg[3][1]~q": 8026, "ram_in_reg[4][17]~q": 8027, "reg_no_twiddle[1][1][15]~q": 8028, "reg_no_twiddle[2][1][15]~q": 8029, "w249w[35]": 8030, "tdl_arr[0][13]~q": 8031, "w249w[19]": 8032, "bit_extend[0]": 8033, "q_b[13]": 8034, "lpp_ram_data_out_sw[1][30]~q": 8035, "r_array_out[2][13]~q": 8036, "r_array_out[0][13]~q": 8037, "butterfly_st1[2][1][13]~q": 8038, "reg_no_twiddle[3][1][10]~q": 8039, "reg_no_twiddle[3][0][10]~q": 8040, "reg_no_twiddle[4][0][10]~q": 8041, "lpp_ram_data_out_sw[2][27]~q": 8042, "reg_no_twiddle[1][1][11]~q": 8043, "reg_no_twiddle[2][1][11]~q": 8044, "w249w[9]": 8045, "q_b[23]": 8046, "twad_tdlo[0][6]~q": 8047, "reg_no_twiddle[6][0][0]~q": 8048, "butterfly_st1[2][0][15]~q": 8049, "reg_no_twiddle[2][0][15]~q": 8050, "reg_no_twiddle[3][0][15]~q": 8051, "q_b[16]": 8052, "twiddle_data_y[2][0][2]~q": 8053, "reg_no_twiddle[4][0][14]~q": 8054, "butterfly_st1[0][0][13]~q": 8055, "butterfly_st1[1][0][13]~q": 8056, "reg_no_twiddle[2][1][2]~q": 8057, "reg_no_twiddle[3][1][2]~q": 8058, "ram_in_reg[4][0]~q": 8059, "sw_3_arr[0][0]~q": 8060, "ram_in_reg[5][4]~q": 8061, "mac_result[3]": 8062, "ram_in_reg[2][4]~q": 8063, "r_array_out[3][10]~q": 8064, "mac_result[12]": 8065, "twiddle_data_x[0][1][10]~q": 8066, "tdl_arr[1][9]~q": 8067, "reg_no_twiddle[6][1][9]~q": 8068, "reg_no_twiddle[4][1][4]~q": 8069, "reg_no_twiddle[5][1][4]~q": 8070, "tdl_arr[11][1]~q": 8071, "tdl_arr[12][1]~q": 8072, "lpp_ram_data_out_sw[1][22]~q": 8073, "twad_tdlo[6][9]~q": 8074, "twad_tdle[6][8]~q": 8075, "twad_tdlo[6][7]~q": 8076, "twad_tdle[6][6]~q": 8077, "twad_tdlo[6][5]~q": 8078, "twad_tdle[6][4]~q": 8079, "twad_tdlo[6][3]~q": 8080, "twad_tdle[6][2]~q": 8081, "twad_tdlo[6][1]~q": 8082, "twad_tdlo[6][8]~q": 8083, "twad_tdlo[6][6]~q": 8084, "twad_tdlo[6][4]~q": 8085, "twad_tdlo[6][2]~q": 8086, "twad_tdlo[6][0]~q": 8087, "lpp_ram_data_out_sw[0][13]~q": 8088, "butterfly_st2[3][1][18]~q": 8089, "lpp_ram_data_out[1][14]~q": 8090, "reg_no_twiddle[6][0][5]~q": 8091, "reg_no_twiddle[3][1][16]~q": 8092, "ram_in_reg[0][9]~q": 8093, "ram_in_reg[0][11]~q": 8094, "reg_no_twiddle[5][1][14]~q": 8095, "i_array_out[3][1]~q": 8096, "ram_in_reg[2][1]~q": 8097, "lpp_ram_data_out_sw[0][16]~q": 8098, "r_array_out[2][14]~q": 8099, "r_array_out[0][14]~q": 8100, "lpp_ram_data_out[6][15]~q": 8101, "lpp_ram_data_out[7][15]~q": 8102, "lpp_ram_data_out[4][15]~q": 8103, "lpp_ram_data_out[5][15]~q": 8104, "twiddle_data_y[1][0][17]~q": 8105, "twiddle_data_y[1][0][16]~q": 8106, "twiddle_data_y[1][0][15]~q": 8107, "twiddle_data_y[1][0][14]~q": 8108, "twiddle_data_y[1][0][13]~q": 8109, "twiddle_data_y[1][0][12]~q": 8110, "twiddle_data_y[1][0][11]~q": 8111, "twiddle_data_y[1][0][10]~q": 8112, "twiddle_data_y[1][0][9]~q": 8113, "twiddle_data_y[1][0][8]~q": 8114, "twiddle_data_y[1][0][7]~q": 8115, "twiddle_data_y[1][0][6]~q": 8116, "twiddle_data_y[1][0][5]~q": 8117, "twiddle_data_y[1][0][4]~q": 8118, "twiddle_data_y[1][0][3]~q": 8119, "twiddle_data_y[1][0][2]~q": 8120, "twiddle_data_y[1][0][1]~q": 8121, "tdl_arr[1][12]~q": 8122, "i_array_out[3][2]~q": 8123, "i_array_out[1][2]~q": 8124, "p_tdl[10][0]~q": 8125, "p_tdl[11][0]~q": 8126, "twiddle_data_y[2][0][7]~q": 8127, "lpp_ram_data_out_sw[3][9]~q": 8128, "r_array_out[1][1]~q": 8129, "r_array_out[3][1]~q": 8130, "butterfly_st1[0][0][11]~q": 8131, "lpp_ram_data_out[2][20]~q": 8132, "butterfly_st2[0][1][13]~q": 8133, "sink_imag[10]": 8134, "butterfly_st2[3][1][4]~q": 8135, "ram_in_reg[5][3]~q": 8136, "source_stall_reg~q": 8137, "reg_no_twiddle[5][0][2]~q": 8138, "reg_no_twiddle[6][0][2]~q": 8139, "twiddle_data_y[0][0][1]~q": 8140, "ram_in_reg[4][1]~q": 8141, "butterfly_st1[3][0][17]~q": 8142, "ram_in_reg[4][8]~q": 8143, "ram_in_reg[4][10]~q": 8144, "tdl_arr[0][14]~q": 8145, "lpp_ram_data_out_sw[0][10]~q": 8146, "tdl_arr[9][7]~q": 8147, "tdl_arr[2][1]~q": 8148, "butterfly_st2[2][0][13]~q": 8149, "butterfly_st1[0][1][6]~q": 8150, "ram_in_reg[5][8]~q": 8151, "ram_in_reg[5][7]~q": 8152, "lpp_ram_data_out[4][11]~q": 8153, "twiddle_data_y[2][1][9]~q": 8154, "butterfly_st1[3][1][11]~q": 8155, "reg_no_twiddle[2][0][12]~q": 8156, "reg_no_twiddle[3][0][12]~q": 8157, "butterfly_st1[3][0][10]~q": 8158, "butterfly_st1[2][1][10]~q": 8159, "reg_no_twiddle[1][0][16]~q": 8160, "reg_no_twiddle[2][0][16]~q": 8161, "reg_no_twiddle[6][0][15]~q": 8162, "reg_no_twiddle[6][0][17]~q": 8163, "butterfly_st2[2][1][5]~q": 8164, "twiddle_data_x[0][0][12]~q": 8165, "sink_imag[16]": 8166, "twad_tdle[1][8]~q": 8167, "lpp_ram_data_out_sw[1][12]~q": 8168, "reg_no_twiddle[1][1][3]~q": 8169, "tdl_arr[12][2]~q": 8170, "ram_in_reg[2][2]~q": 8171, "twiddle_data_x[2][1][7]~q": 8172, "tdl_arr[12][5]~q": 8173, "butterfly_st1[0][0][5]~q": 8174, "p_tdl[13][1]~q": 8175, "lpp_ram_data_out_sw[3][0]~q": 8176, "butterfly_st1[3][1][8]~q": 8177, "i_array_out[1][8]~q": 8178, "butterfly_st1[3][1][0]~q": 8179, "butterfly_st1[2][0][0]~q": 8180, "lpp_ram_data_out_sw[2][29]~q": 8181, "ram_in_reg[2][14]~q": 8182, "reg_no_twiddle[2][0][3]~q": 8183, "mac_result[5]": 8184, "q_b[15]": 8185, "reg_no_twiddle[2][1][6]~q": 8186, "lpp_ram_data_out[5][25]~q": 8187, "ram_in_reg[5][5]~q": 8188, "lpp_ram_data_out[7][30]~q": 8189, "lpp_ram_data_out[1][7]~q": 8190, "lpp_ram_data_out[2][7]~q": 8191, "lpp_ram_data_out[3][7]~q": 8192, "lpp_ram_data_out[0][7]~q": 8193, "q_b[7]": 8194, "butterfly_st2[1][1][2]~q": 8195, "lpp_ram_data_out[1][2]~q": 8196, "lpp_ram_data_out[5][17]~q": 8197, "lpp_ram_data_out[4][17]~q": 8198, "lpp_ram_data_out[7][17]~q": 8199, "lpp_ram_data_out[6][17]~q": 8200, "butterfly_st1[3][1][5]~q": 8201, "butterfly_st1[2][0][5]~q": 8202, "lpp_ram_data_out[4][29]~q": 8203, "butterfly_st2[0][1][18]~q": 8204, "butterfly_st2[0][1][6]~q": 8205, "twad_tdlo[1][0]~q": 8206, "twad_tdlo[2][0]~q": 8207, "lpp_ram_data_out_sw[0][34]~q": 8208, "lpp_ram_data_out_sw[3][4]~q": 8209, "p_tdl[1][2]~q": 8210, "q_b[8]": 8211, "lpp_ram_data_out[1][34]~q": 8212, "w249w[26]": 8213, "butterfly_st2[0][1][19]~q": 8214, "butterfly_st1[3][1][6]~q": 8215, "tdl_arr[0][7]~q": 8216, "twiddle_data_x[0][0][17]~q": 8217, "tdl_arr[14][0]~q": 8218, "tdl_arr[15][0]~q": 8219, "butterfly_st2[1][1][7]~q": 8220, "q_b[25]": 8221, "butterfly_st1[3][0][11]~q": 8222, "butterfly_st1[2][1][11]~q": 8223, "r_array_out[2][5]~q": 8224, "ram_in_reg[4][12]~q": 8225, "ram_in_reg[4][11]~q": 8226, "ram_in_reg[4][6]~q": 8227, "ram_in_reg[4][2]~q": 8228, "ram_in_reg[0][0]~q": 8229, "fft_s2_cur.WAIT_FOR_LPP_INPUT~q": 8230, "fft_s2_cur.LAST_LPP_C~q": 8231, "reg_no_twiddle[2][0][14]~q": 8232, "reg_no_twiddle[3][0][14]~q": 8233, "fft_s1_cur.WRITE_INPUT~q": 8234, "butterfly_st2[3][0][13]~q": 8235, "twad_tdle[1][5]~q": 8236, "twiddle_data_x[2][0][13]~q": 8237, "lpp_ram_data_out_sw[3][10]~q": 8238, "twad_tdle[3][6]~q": 8239, "twad_tdle[4][6]~q": 8240, "i_array_out[2][15]~q": 8241, "i_array_out[0][15]~q": 8242, "lpp_ram_data_out[5][23]~q": 8243, "lpp_ram_data_out[6][23]~q": 8244, "reg_no_twiddle[4][1][2]~q": 8245, "reg_no_twiddle[5][1][2]~q": 8246, "reg_no_twiddle[5][0][11]~q": 8247, "tdl_arr[2][0]~q": 8248, "reg_no_twiddle[5][0][14]~q": 8249, "reg_no_twiddle[6][0][14]~q": 8250, "w249w[7]": 8251, "mac_result[26]": 8252, "twiddle_data_y[2][0][11]~q": 8253, "w249w[12]": 8254, "butterfly_st1[1][1][6]~q": 8255, "reg_no_twiddle[0][1][15]~q": 8256, "i_array_out[0][3]~q": 8257, "butterfly_st2[0][1][17]~q": 8258, "reg_no_twiddle[4][1][12]~q": 8259, "reg_no_twiddle[2][0][4]~q": 8260, "ram_in_reg[3][12]~q": 8261, "butterfly_st1[1][1][10]~q": 8262, "butterfly_st1[1][0][12]~q": 8263, "butterfly_st1[0][0][12]~q": 8264, "lpp_ram_data_out_sw[3][35]~q": 8265, "lpp_ram_data_out_sw[2][32]~q": 8266, "butterfly_st1[2][1][7]~q": 8267, "lpp_ram_data_out[3][4]~q": 8268, "reg_no_twiddle[5][0][6]~q": 8269, "reg_no_twiddle[6][0][6]~q": 8270, "lpp_ram_data_out[6][33]~q": 8271, "lpp_ram_data_out[2][31]~q": 8272, "tdl_arr[0][9]~q": 8273, "reg_no_twiddle[6][0][12]~q": 8274, "ram_in_reg[1][4]~q": 8275, "reg_no_twiddle[6][1][14]~q": 8276, "tdl_arr[6][0]~q": 8277, "tdl_arr[7][0]~q": 8278, "w249w[34]": 8279, "lpp_ram_data_out[2][9]~q": 8280, "tdl_arr[8][6]~q": 8281, "lpp_ram_data_out[1][13]~q": 8282, "lpp_ram_data_out[2][4]~q": 8283, "ram_in_reg[3][17]~q": 8284, "tdl_arr[0][11]~q": 8285, "ram_in_reg[3][14]~q": 8286, "r_array_out[2][17]~q": 8287, "sink_real[14]": 8288, "r_array_out[0][11]~q": 8289, "mac_result[2]": 8290, "tdl_arr[12][0]~q": 8291, "mac_result[16]": 8292, "twad_tdle[1][1]~q": 8293, "butterfly_st2[3][0][2]~q": 8294, "sw_1_arr[0][7]~q": 8295, "sw_3_arr[0][7]~q": 8296, "tdl_arr[8][8]~q": 8297, "tdl_arr[9][8]~q": 8298, "butterfly_st2[2][0][8]~q": 8299, "tdl_arr[3][6]~q": 8300, "tdl_arr[9][3]~q": 8301, "tdl_arr[4][6]~q": 8302, "tdl_arr[5][6]~q": 8303, "butterfly_st2[3][0][12]~q": 8304, "lpp_ram_data_out[2][16]~q": 8305, "lpp_ram_data_out[3][16]~q": 8306, "lpp_ram_data_out[1][16]~q": 8307, "lpp_ram_data_out[0][16]~q": 8308, "ram_in_reg[0][15]~q": 8309, "mac_result[33]": 8310, "reg_no_twiddle[0][1][11]~q": 8311, "reg_no_twiddle[1][0][14]~q": 8312, "lpp_ram_data_out_sw[1][21]~q": 8313, "r_array_out[0][2]~q": 8314, "w249w[17]": 8315, "lpp_ram_data_out[4][4]~q": 8316, "lpp_ram_data_out[5][4]~q": 8317, "lpp_ram_data_out[6][4]~q": 8318, "butterfly_st1[0][1][2]~q": 8319, "lpp_ram_data_out_sw[0][5]~q": 8320, "lpp_ram_data_out_sw[1][1]~q": 8321, "reg_no_twiddle[1][0][5]~q": 8322, "q_a[9]": 8323, "butterfly_st2[2][0][5]~q": 8324, "reg_no_twiddle[5][1][0]~q": 8325, "reg_no_twiddle[4][0][12]~q": 8326, "reg_no_twiddle[1][0][0]~q": 8327, "lpp_ram_data_out_sw[1][13]~q": 8328, "tdl_arr[15][2]~q": 8329, "tdl_arr[15][4]~q": 8330, "butterfly_st2[1][1][5]~q": 8331, "butterfly_st1[3][1][7]~q": 8332, "butterfly_st1[2][0][7]~q": 8333, "w249w[15]": 8334, "mac_result[10]": 8335, "i_array_out[1][14]~q": 8336, "butterfly_st1[2][0][16]~q": 8337, "butterfly_st1[3][1][16]~q": 8338, "ram_in_reg[5][11]~q": 8339, "reg_no_twiddle[1][1][12]~q": 8340, "k_state.RUN_CNT~q": 8341, "reg_no_twiddle[4][1][0]~q": 8342, "butterfly_st2[1][1][9]~q": 8343, "twad_tdle[5][1]~q": 8344, "butterfly_st1[0][0][18]~q": 8345, "butterfly_st1[1][0][18]~q": 8346, "butterfly_st2[1][1][10]~q": 8347, "twiddle_data_y[2][0][1]~q": 8348, "reg_no_twiddle[5][1][6]~q": 8349, "lpp_ram_data_out[0][34]~q": 8350, "lpp_ram_data_out_sw[1][17]~q": 8351, "butterfly_st2[2][0][2]~q": 8352, "blk_done_int~q": 8353, "twiddle_data_x[0][0][4]~q": 8354, "lpp_ram_data_out[1][31]~q": 8355, "ram_in_reg[1][0]~q": 8356, "q_b[30]": 8357, "mac_result[34]": 8358, "i_array_out[1][0]~q": 8359, "i_array_out[3][0]~q": 8360, "reg_no_twiddle[1][0][7]~q": 8361, "tdl_arr[1][14]~q": 8362, "tdl_arr[7][8]~q": 8363, "p_tdl[13][0]~q": 8364, "ram_in_reg[6][0]~q": 8365, "r_array_out[2][11]~q": 8366, "sink_start~q": 8367, "reg_no_twiddle[0][0][13]~q": 8368, "butterfly_st2[1][0][0]~q": 8369, "lpp_ram_data_out_sw[0][12]~q": 8370, "tdl_arr[3][0]~q": 8371, "butterfly_st2[1][1][8]~q": 8372, "tdl_arr[3][8]~q": 8373, "sink_error[1]": 8374, "i_array_out[2][8]~q": 8375, "w249w[20]": 8376, "butterfly_st2[2][1][17]~q": 8377, "reg_no_twiddle[0][1][9]~q": 8378, "reg_no_twiddle[0][0][5]~q": 8379, "ram_in_reg[1][17]~q": 8380, "ram_in_reg[1][14]~q": 8381, "ram_in_reg[1][13]~q": 8382, "ram_in_reg[5][17]~q": 8383, "ram_in_reg[5][16]~q": 8384, "ram_in_reg[1][5]~q": 8385, "tdl_arr[15][6]~q": 8386, "r_array_out[2][1]~q": 8387, "w249w[16]": 8388, "q_b[27]": 8389, "lpp_ram_data_out[4][6]~q": 8390, "i_array_out[1][1]~q": 8391, "r_array_out[3][0]~q": 8392, "q_b[6]": 8393, "twiddle_data_x[1][1][3]~q": 8394, "lpp_ram_data_out_sw[3][24]~q": 8395, "reg_no_twiddle[0][0][4]~q": 8396, "reg_no_twiddle[2][0][5]~q": 8397, "lpp_ram_data_out[5][12]~q": 8398, "q_a[7]": 8399, "tdl_arr[13][0]~q": 8400, "w249w[21]": 8401, "fft_s2_cur.LPP_C_OUTPUT~q": 8402, "lpp_ram_data_out_sw[0][27]~q": 8403, "lpp_ram_data_out[3][20]~q": 8404, "r_array_out[3][6]~q": 8405, "reg_no_twiddle[6][1][1]~q": 8406, "butterfly_st2[3][0][9]~q": 8407, "butterfly_st2[3][1][19]~q": 8408, "reg_no_twiddle[4][1][7]~q": 8409, "butterfly_st1[3][0][6]~q": 8410, "butterfly_st1[2][1][6]~q": 8411, "reg_no_twiddle[3][1][4]~q": 8412, "butterfly_st2[0][0][0]~q": 8413, "tdl_arr[8][4]~q": 8414, "reg_no_twiddle[2][0][10]~q": 8415, "i_array_out[0][5]~q": 8416, "p_tdl[5][0]~q": 8417, "p_tdl[6][0]~q": 8418, "lpp_ram_data_out_sw[0][6]~q": 8419, "reg_no_twiddle[4][1][13]~q": 8420, "lpp_ram_data_out_sw[0][22]~q": 8421, "sw_2_arr[0][0]~q": 8422, "mac_result[30]": 8423, "fft_dirn_held_o~q": 8424, "i_array_out[1][17]~q": 8425, "i_array_out[3][17]~q": 8426, "p_tdl[9][1]~q": 8427, "twad_tdlo[2][5]~q": 8428, "butterfly_st1[1][1][12]~q": 8429, "reg_no_twiddle[3][1][1]~q": 8430, "reg_no_twiddle[4][1][1]~q": 8431, "p_tdl[2][2]~q": 8432, "reg_no_twiddle[0][1][1]~q": 8433, "q_a[5]": 8434, "twiddle_data_x[1][1][5]~q": 8435, "sink_real[0]": 8436, "w249w[4]": 8437, "twiddle_data_y[2][1][7]~q": 8438, "butterfly_st1[0][1][17]~q": 8439, "butterfly_st2[0][1][11]~q": 8440, "butterfly_st2[1][1][4]~q": 8441, "i_array_out[2][16]~q": 8442, "i_array_out[0][16]~q": 8443, "reg_no_twiddle[2][1][16]~q": 8444, "tdl_arr[15][8]~q": 8445, "reg_no_twiddle[6][1][7]~q": 8446, "reg_no_twiddle[3][1][13]~q": 8447, "ram_in_reg[7][11]~q": 8448, "i_array_out[2][2]~q": 8449, "butterfly_st1[1][0][16]~q": 8450, "butterfly_st1[0][0][16]~q": 8451, "usedw_is_1_dff~q": 8452, "lpp_ram_data_out[6][6]~q": 8453, "butterfly_st2[1][0][15]~q": 8454, "lpp_ram_data_out[7][29]~q": 8455, "lpp_ram_data_out[5][29]~q": 8456, "lpp_ram_data_out[6][29]~q": 8457, "ram_in_reg[0][17]~q": 8458, "ram_in_reg[0][14]~q": 8459, "lpp_ram_data_out[4][0]~q": 8460, "lpp_ram_data_out_sw[2][5]~q": 8461, "butterfly_st2[2][0][17]~q": 8462, "sdetd.SLBI~q": 8463, "butterfly_st2[1][0][19]~q": 8464, "r_array_out[0][1]~q": 8465, "twad_tdlo[5][2]~q": 8466, "butterfly_st2[2][1][2]~q": 8467, "butterfly_st2[0][0][18]~q": 8468, "ram_in_reg[7][16]~q": 8469, "twad_tdle[2][2]~q": 8470, "twad_tdle[3][2]~q": 8471, "twiddle_data_x[1][1][17]~q": 8472, "twiddle_data_x[1][1][16]~q": 8473, "twiddle_data_x[1][1][15]~q": 8474, "twiddle_data_x[1][1][14]~q": 8475, "twiddle_data_x[1][1][13]~q": 8476, "twiddle_data_x[1][1][12]~q": 8477, "twiddle_data_x[1][1][11]~q": 8478, "twiddle_data_x[1][1][10]~q": 8479, "twiddle_data_x[1][1][9]~q": 8480, "twiddle_data_x[1][1][8]~q": 8481, "twiddle_data_x[1][1][7]~q": 8482, "twiddle_data_x[1][1][6]~q": 8483, "twiddle_data_x[1][1][4]~q": 8484, "twiddle_data_x[1][1][2]~q": 8485, "twiddle_data_x[1][1][1]~q": 8486, "twiddle_data_x[1][1][0]~q": 8487, "mac_result[23]": 8488, "reg_no_twiddle[4][1][15]~q": 8489, "r_array_out[0][5]~q": 8490, "w249w[1]": 8491, "q_a[0]": 8492, "lpp_ram_data_out[2][35]~q": 8493, "reg_no_twiddle[5][0][10]~q": 8494, "butterfly_st2[1][1][3]~q": 8495, "lpp_ram_data_out[5][20]~q": 8496, "sink_stall_s~q": 8497, "lpp_ram_data_out[3][29]~q": 8498, "r_array_out[1][9]~q": 8499, "i_array_out[2][6]~q": 8500, "i_array_out[0][6]~q": 8501, "w249w[31]": 8502, "butterfly_st1[1][0][15]~q": 8503, "ram_in_reg[3][16]~q": 8504, "butterfly_st1[0][0][0]~q": 8505, "butterfly_st1[3][0][0]~q": 8506, "butterfly_st1[3][1][2]~q": 8507, "sink_state.st_err~q": 8508, "sink_state.start~q": 8509, "w249w[28]": 8510, "lpp_ram_data_out[4][2]~q": 8511, "lpp_ram_data_out[7][20]~q": 8512, "reg_no_twiddle[6][0][13]~q": 8513, "lpp_ram_data_out[1][35]~q": 8514, "lpp_ram_data_out[3][35]~q": 8515, "lpp_ram_data_out[0][35]~q": 8516, "lpp_ram_data_out_sw[0][2]~q": 8517, "p_tdl[1][0]~q": 8518, "p_tdl[2][0]~q": 8519, "reg_no_twiddle[0][0][6]~q": 8520, "tdl_arr[12][6]~q": 8521, "reg_no_twiddle[0][1][2]~q": 8522, "reg_no_twiddle[4][0][0]~q": 8523, "reg_no_twiddle[5][0][0]~q": 8524, "w249w[5]": 8525, "butterfly_st2[2][1][0]~q": 8526, "lpp_ram_data_out_sw[2][7]~q": 8527, "butterfly_st2[1][0][11]~q": 8528, "which_ram_set_e~q": 8529, "butterfly_st2[3][0][14]~q": 8530, "twiddle_data_x[2][0][5]~q": 8531, "lpp_ram_data_out[5][10]~q": 8532, "i_array_out[3][14]~q": 8533, "reg_no_twiddle[0][1][13]~q": 8534, "lpp_ram_data_out_sw[3][32]~q": 8535, "lpp_ram_data_out[4][9]~q": 8536, "butterfly_st1[3][1][13]~q": 8537, "butterfly_st2[3][1][13]~q": 8538, "ram_in_reg[7][13]~q": 8539, "lpp_ram_data_out_sw[2][3]~q": 8540, "reg_no_twiddle[2][0][0]~q": 8541, "lpp_ram_data_out_sw[2][19]~q": 8542, "sdetd.GBLK~q": 8543, "i_array_out[1][15]~q": 8544, "source_state.sop~q": 8545, "sink_imag[11]": 8546, "reg_no_twiddle[5][1][10]~q": 8547, "reg_no_twiddle[6][1][10]~q": 8548, "butterfly_st2[2][0][9]~q": 8549, "reg_no_twiddle[0][1][10]~q": 8550, "lpp_ram_data_out[5][16]~q": 8551, "lpp_ram_data_out[7][16]~q": 8552, "lpp_ram_data_out[6][16]~q": 8553, "lpp_ram_data_out_sw[0][0]~q": 8554, "twad_tdlo[4][9]~q": 8555, "twad_tdle[5][9]~q": 8556, "sw_3_arr[0][6]~q": 8557, "ram_in_reg[7][1]~q": 8558, "i_array_out[0][14]~q": 8559, "i_array_out[2][14]~q": 8560, "i_array_out[3][13]~q": 8561, "lpp_ram_data_out[3][26]~q": 8562, "reg_no_twiddle[5][1][1]~q": 8563, "twad_tdle[3][4]~q": 8564, "twad_tdle[4][4]~q": 8565, "reg_no_twiddle[5][0][13]~q": 8566, "lpp_ram_data_out[0][29]~q": 8567, "butterfly_st2[0][0][3]~q": 8568, "butterfly_st2[3][0][18]~q": 8569, "butterfly_st1[0][1][18]~q": 8570, "sw_3_arr[0][8]~q": 8571, "tdl_arr[7][3]~q": 8572, "mac_result[31]": 8573, "butterfly_st2[1][0][17]~q": 8574, "lpp_ram_data_out_sw[2][26]~q": 8575, "lpp_ram_data_out_sw[1][6]~q": 8576, "tdl_arr[4][3]~q": 8577, "tdl_arr[5][3]~q": 8578, "q_a[6]": 8579, "twiddle_data_x[0][1][6]~q": 8580, "w249w[18]": 8581, "lpp_ram_data_out[2][13]~q": 8582, "lpp_ram_data_out[3][13]~q": 8583, "lpp_ram_data_out[0][13]~q": 8584, "tdl_arr[3][1]~q": 8585, "mac_result[0]": 8586, "butterfly_st2[3][1][2]~q": 8587, "twad_tdlo[1][2]~q": 8588, "twad_tdlo[2][2]~q": 8589, "butterfly_st2[1][1][18]~q": 8590, "lpp_ram_data_out[5][33]~q": 8591, "reg_no_twiddle[5][1][8]~q": 8592, "lpp_ram_data_out_sw[0][18]~q": 8593, "butterfly_st1[3][0][3]~q": 8594, "reg_no_twiddle[6][0][16]~q": 8595, "sw_3_arr[0][3]~q": 8596, "lpp_ram_data_out[0][17]~q": 8597, "tdl_arr[11][5]~q": 8598, "butterfly_st2[1][0][7]~q": 8599, "butterfly_st1[0][0][15]~q": 8600, "reg_no_twiddle[0][0][15]~q": 8601, "sink_imag[9]": 8602, "butterfly_st2[1][0][9]~q": 8603, "reg_no_twiddle[4][0][6]~q": 8604, "lpp_ram_data_out_sw[0][21]~q": 8605, "sw_3_arr[0][2]~q": 8606, "butterfly_st1[0][0][3]~q": 8607, "sink_ready_ctrl_d~q": 8608, "sop~q": 8609, "sink_stall_reg~q": 8610, "butterfly_st2[3][0][3]~q": 8611, "butterfly_st2[0][1][2]~q": 8612, "r_array_out[0][6]~q": 8613, "r_array_out[2][6]~q": 8614, "i_array_out[0][11]~q": 8615, "butterfly_st2[3][1][8]~q": 8616, "i_array_out[1][5]~q": 8617, "i_array_out[3][5]~q": 8618, "butterfly_st2[1][1][12]~q": 8619, "ram_in_reg[6][1]~q": 8620, "twad_tdlo[0][2]~q": 8621, "butterfly_st1[1][1][13]~q": 8622, "i_array_out[1][16]~q": 8623, "mac_result[20]": 8624, "lpp_ram_data_out_sw[3][17]~q": 8625, "lpp_ram_data_out[4][35]~q": 8626, "lpp_ram_data_out[5][35]~q": 8627, "lpp_ram_data_out[6][35]~q": 8628, "lpp_ram_data_out[7][35]~q": 8629, "lpp_ram_data_out_sw[2][0]~q": 8630, "lpp_ram_data_out[3][19]~q": 8631, "butterfly_st2[0][1][5]~q": 8632, "source_state.start~q": 8633, "butterfly_st2[3][0][10]~q": 8634, "twad_tdle[0][2]~q": 8635, "reg_no_twiddle[5][0][17]~q": 8636, "twad_tdle[1][9]~q": 8637, "twad_tdlo[2][9]~q": 8638, "source_state.st_err~q": 8639, "butterfly_st2[0][1][16]~q": 8640, "reg_no_twiddle[4][0][3]~q": 8641, "reg_no_twiddle[3][1][12]~q": 8642, "lpp_ram_data_out_sw[3][11]~q": 8643, "lpp_ram_data_out[3][23]~q": 8644, "lpp_ram_data_out[2][23]~q": 8645, "lpp_ram_data_out[1][23]~q": 8646, "lpp_ram_data_out[0][23]~q": 8647, "butterfly_st2[2][1][7]~q": 8648, "lpp_ram_data_out[6][11]~q": 8649, "lpp_ram_data_out[5][11]~q": 8650, "lpp_ram_data_out[7][11]~q": 8651, "twiddle_data_y[2][1][0]~q": 8652, "next_block_d~q": 8653, "reg_no_twiddle[3][1][15]~q": 8654, "twiddle_data_y[2][1][17]~q": 8655, "twiddle_data_y[2][1][16]~q": 8656, "twiddle_data_y[2][1][15]~q": 8657, "twiddle_data_y[2][1][14]~q": 8658, "twiddle_data_y[2][1][13]~q": 8659, "twiddle_data_y[2][1][12]~q": 8660, "twiddle_data_y[2][1][11]~q": 8661, "twiddle_data_y[2][1][10]~q": 8662, "twiddle_data_y[2][1][8]~q": 8663, "twiddle_data_y[2][1][6]~q": 8664, "twiddle_data_y[2][1][5]~q": 8665, "twiddle_data_y[2][1][4]~q": 8666, "twiddle_data_y[2][1][3]~q": 8667, "twiddle_data_y[2][1][2]~q": 8668, "twiddle_data_y[2][1][1]~q": 8669, "lpp_ram_data_out_sw[0][3]~q": 8670, "twad_tdlo[0][4]~q": 8671, "lpp_ram_data_out[3][34]~q": 8672, "tdl_arr[2][8]~q": 8673, "twiddle_data_y[0][1][17]~q": 8674, "lpp_ram_data_out[2][26]~q": 8675, "p_tdl[13][2]~q": 8676, "butterfly_st2[3][0][6]~q": 8677, "lpp_ram_data_out[6][12]~q": 8678, "sop_out~q": 8679, "lpp_ram_data_out[6][19]~q": 8680, "lpp_ram_data_out[3][31]~q": 8681, "lpp_ram_data_out_sw[3][29]~q": 8682, "tdl_arr[13][8]~q": 8683, "butterfly_st1[3][1][17]~q": 8684, "butterfly_st1[2][0][17]~q": 8685, "butterfly_st2[2][1][13]~q": 8686, "r_array_out[3][5]~q": 8687, "w249w[25]": 8688, "reg_no_twiddle[4][1][11]~q": 8689, "reg_no_twiddle[5][1][11]~q": 8690, "reg_no_twiddle[0][0][11]~q": 8691, "butterfly_st1[2][1][4]~q": 8692, "butterfly_st1[3][0][4]~q": 8693, "lpp_ram_data_out_sw[0][8]~q": 8694, "reg_no_twiddle[0][0][3]~q": 8695, "butterfly_st1[0][1][4]~q": 8696, "twad_tdlo[5][8]~q": 8697, "lpp_ram_data_out[1][4]~q": 8698, "lpp_ram_data_out[0][4]~q": 8699, "tdl_arr[15][1]~q": 8700, "fft_dirn_held~q": 8701, "r_array_out[3][12]~q": 8702, "r_array_out[1][12]~q": 8703, "p_tdl[0][2]~q": 8704, "en_np~q": 8705, "p_tdl[0][1]~q": 8706, "lpp_ram_data_out[0][20]~q": 8707, "lpp_ram_data_out[1][20]~q": 8708, "lpp_ram_data_out_sw[0][4]~q": 8709, "was_stalled~q": 8710, "usedw_is_0_dff~q": 8711, "r_array_out[1][8]~q": 8712, "lpp_ram_data_out[5][28]~q": 8713, "lpp_ram_data_out[7][13]~q": 8714, "butterfly_st1[2][0][14]~q": 8715, "butterfly_st1[2][0][9]~q": 8716, "butterfly_st1[3][1][9]~q": 8717, "butterfly_st2[2][0][14]~q": 8718, "butterfly_st1[2][0][11]~q": 8719, "lpp_ram_data_out[7][31]~q": 8720, "w249w[29]": 8721, "butterfly_st2[1][1][11]~q": 8722, "twad_tdlo[2][8]~q": 8723, "lpp_ram_data_out[0][31]~q": 8724, "reg_no_twiddle[0][1][0]~q": 8725, "lpp_ram_data_out[0][25]~q": 8726, "butterfly_st2[3][1][0]~q": 8727, "lpp_ram_data_out[5][19]~q": 8728, "sw_3_arr[0][4]~q": 8729, "butterfly_st1[2][1][9]~q": 8730, "butterfly_st1[3][0][9]~q": 8731, "q_a[12]": 8732, "i_array_out[2][7]~q": 8733, "ram_in_reg[1][12]~q": 8734, "i_array_out[2][11]~q": 8735, "lpp_ram_data_out_sw[0][14]~q": 8736, "lpp_ram_data_out[4][10]~q": 8737, "lpp_ram_data_out[7][10]~q": 8738, "lpp_ram_data_out[6][10]~q": 8739, "lpp_ram_data_out[6][26]~q": 8740, "lpp_ram_data_out_sw[3][25]~q": 8741, "reg_no_twiddle[2][1][12]~q": 8742, "reg_no_twiddle[5][0][8]~q": 8743, "reg_no_twiddle[6][0][8]~q": 8744, "twad_tdle[4][2]~q": 8745, "twad_tdle[5][2]~q": 8746, "butterfly_st1[2][1][1]~q": 8747, "butterfly_st1[3][0][1]~q": 8748, "lpp_ram_data_out_sw[3][12]~q": 8749, "twiddle_data_y[2][0][17]~q": 8750, "twiddle_data_y[2][0][16]~q": 8751, "twiddle_data_y[2][0][15]~q": 8752, "twiddle_data_y[2][0][14]~q": 8753, "twiddle_data_y[2][0][13]~q": 8754, "twiddle_data_y[2][0][12]~q": 8755, "twiddle_data_y[2][0][10]~q": 8756, "twiddle_data_y[2][0][9]~q": 8757, "twiddle_data_y[2][0][8]~q": 8758, "twiddle_data_y[2][0][6]~q": 8759, "twiddle_data_y[2][0][5]~q": 8760, "twiddle_data_y[2][0][4]~q": 8761, "twiddle_data_y[2][0][3]~q": 8762, "reg_no_twiddle[3][1][6]~q": 8763, "tdl_arr[5][4]~q": 8764, "reg_no_twiddle[1][1][10]~q": 8765, "butterfly_st2[0][0][12]~q": 8766, "sink_real[7]": 8767, "p_tdl[1][1]~q": 8768, "butterfly_st2[3][1][15]~q": 8769, "lpp_ram_data_out[7][5]~q": 8770, "reg_no_twiddle[6][1][12]~q": 8771, "twiddle_data_y[0][1][4]~q": 8772, "reg_no_twiddle[4][0][13]~q": 8773, "tdl_arr[3][5]~q": 8774, "tdl_arr[4][5]~q": 8775, "sdetd.ENABLE~q": 8776, "tdl_arr[8][2]~q": 8777, "tdl_arr[9][2]~q": 8778, "i_array_out[3][7]~q": 8779, "i_array_out[1][7]~q": 8780, "twiddle_data_x[2][1][16]~q": 8781, "lpp_ram_data_out_sw[1][11]~q": 8782, "lpp_ram_data_out[5][6]~q": 8783, "lpp_ram_data_out[7][6]~q": 8784, "reg_no_twiddle[1][0][6]~q": 8785, "reg_no_twiddle[2][0][6]~q": 8786, "tdl_arr[14][2]~q": 8787, "mac_result[21]": 8788, "lpp_ram_data_out_sw[1][19]~q": 8789, "lpp_ram_data_out[0][22]~q": 8790, "q_a[4]": 8791, "twiddle_data_x[0][1][4]~q": 8792, "lpp_ram_data_out[4][30]~q": 8793, "lpp_ram_data_out[6][30]~q": 8794, "lpp_ram_data_out[5][30]~q": 8795, "reg_no_twiddle[3][0][16]~q": 8796, "twad_tdlo[4][5]~q": 8797, "twad_tdle[5][5]~q": 8798, "butterfly_st2[2][0][16]~q": 8799, "lpp_ram_data_out_sw[2][21]~q": 8800, "butterfly_st2[0][1][1]~q": 8801, "i_array_out[1][3]~q": 8802, "r_array_out[1][5]~q": 8803, "p_tdl[3][2]~q": 8804, "q_a[1]": 8805, "twiddle_data_x[2][1][1]~q": 8806, "mac_result[13]": 8807, "empty_dff~q": 8808, "data_rdy_int~q": 8809, "lpp_ram_data_out[3][9]~q": 8810, "lpp_ram_data_out[0][9]~q": 8811, "lpp_ram_data_out[1][9]~q": 8812, "butterfly_st2[1][0][4]~q": 8813, "lpp_ram_data_out[6][8]~q": 8814, "lpp_ram_data_out[5][8]~q": 8815, "lpp_ram_data_out[4][8]~q": 8816, "lpp_ram_data_out[7][8]~q": 8817, "lpp_ram_data_out[3][3]~q": 8818, "twiddle_data_x[1][0][7]~q": 8819, "reg_no_twiddle[5][0][12]~q": 8820, "mac_result[14]": 8821, "lpp_ram_data_out[5][5]~q": 8822, "lpp_ram_data_out[6][5]~q": 8823, "lpp_ram_data_out[4][5]~q": 8824, "q_b[33]": 8825, "reg_no_twiddle[3][0][1]~q": 8826, "reg_no_twiddle[0][1][5]~q": 8827, "reg_no_twiddle[1][1][5]~q": 8828, "lpp_ram_data_out_sw[3][16]~q": 8829, "lpp_ram_data_out_sw[1][4]~q": 8830, "i_array_out[0][0]~q": 8831, "i_array_out[2][0]~q": 8832, "i_array_out[3][15]~q": 8833, "tdl_arr[11][2]~q": 8834, "butterfly_st2[1][1][1]~q": 8835, "reg_no_twiddle[5][1][3]~q": 8836, "butterfly_st2[3][0][7]~q": 8837, "master_sink_ena~q": 8838, "reg_no_twiddle[0][1][12]~q": 8839, "lpp_ram_data_out_sw[0][19]~q": 8840, "w249w[24]": 8841, "i_array_out[1][9]~q": 8842, "butterfly_st2[2][1][11]~q": 8843, "reg_no_twiddle[6][1][4]~q": 8844, "lpp_ram_data_out_sw[1][23]~q": 8845, "twad_tdle[5][6]~q": 8846, "lpp_ram_data_out[7][23]~q": 8847, "lpp_ram_data_out_sw[2][28]~q": 8848, "butterfly_st1[0][0][8]~q": 8849, "reg_no_twiddle[6][1][11]~q": 8850, "butterfly_st1[1][0][4]~q": 8851, "butterfly_st1[0][0][4]~q": 8852, "lpp_ram_data_out[5][13]~q": 8853, "lpp_ram_data_out[4][13]~q": 8854, "lpp_ram_data_out[6][13]~q": 8855, "sw_2_arr[0][6]~q": 8856, "lpp_ram_data_out[7][1]~q": 8857, "twiddle_data_y[0][1][7]~q": 8858, "twad_tdle[3][5]~q": 8859, "reg_no_twiddle[4][0][2]~q": 8860, "twiddle_data_y[0][0][8]~q": 8861, "p_tdl[12][1]~q": 8862, "tdl_arr[11][3]~q": 8863, "tdl_arr[12][3]~q": 8864, "reg_no_twiddle[1][1][4]~q": 8865, "reg_no_twiddle[2][1][4]~q": 8866, "tdl_arr[6][3]~q": 8867, "butterfly_st2[1][0][6]~q": 8868, "mac_result[9]": 8869, "reg_no_twiddle[0][0][2]~q": 8870, "twiddle_data_x[1][0][17]~q": 8871, "twiddle_data_x[1][0][16]~q": 8872, "twiddle_data_x[1][0][14]~q": 8873, "twiddle_data_x[1][0][13]~q": 8874, "twiddle_data_x[1][0][12]~q": 8875, "twiddle_data_x[1][0][11]~q": 8876, "twiddle_data_x[1][0][10]~q": 8877, "twiddle_data_x[1][0][9]~q": 8878, "twiddle_data_x[1][0][8]~q": 8879, "twiddle_data_x[1][0][6]~q": 8880, "twiddle_data_x[1][0][5]~q": 8881, "twiddle_data_x[1][0][4]~q": 8882, "twiddle_data_x[1][0][3]~q": 8883, "twiddle_data_x[1][0][2]~q": 8884, "twiddle_data_x[1][0][1]~q": 8885, "twiddle_data_x[1][0][0]~q": 8886, "en_d~q": 8887, "lpp_ram_data_out_sw[0][31]~q": 8888, "reg_no_twiddle[0][0][14]~q": 8889, "twiddle_data_x[2][1][12]~q": 8890, "lpp_ram_data_out[7][32]~q": 8891, "butterfly_st2[0][1][10]~q": 8892, "lpp_ram_data_out_sw[0][28]~q": 8893, "twad_tdlo[0][1]~q": 8894, "lpp_ram_data_out_sw[1][5]~q": 8895, "reg_no_twiddle[3][1][7]~q": 8896, "lpp_ram_data_out[0][3]~q": 8897, "butterfly_st2[3][1][10]~q": 8898, "sink_imag[1]": 8899, "tdl_arr[12][4]~q": 8900, "tdl_arr[13][4]~q": 8901, "lpp_ram_data_out[1][1]~q": 8902, "lpp_ram_data_out[3][1]~q": 8903, "lpp_ram_data_out[2][1]~q": 8904, "lpp_ram_data_out[0][1]~q": 8905, "q_a[3]": 8906, "twad_tdlo[2][3]~q": 8907, "i_array_out[2][4]~q": 8908, "i_array_out[0][4]~q": 8909, "twad_tdlo[3][0]~q": 8910, "twad_tdlo[4][8]~q": 8911, "tdl_arr[14][8]~q": 8912, "butterfly_st2[3][1][12]~q": 8913, "twad_tdle[1][7]~q": 8914, "twad_tdlo[2][7]~q": 8915, "butterfly_st2[1][0][16]~q": 8916, "butterfly_st2[3][0][15]~q": 8917, "reg_no_twiddle[3][0][11]~q": 8918, "lpp_ram_data_out[5][31]~q": 8919, "rd_ptr_lsb~q": 8920, "r_array_out[2][9]~q": 8921, "r_array_out[0][9]~q": 8922, "next_block_d2~q": 8923, "next_block_d3~q": 8924, "lpp_ram_data_out[5][34]~q": 8925, "lpp_ram_data_out[4][34]~q": 8926, "lpp_ram_data_out[6][34]~q": 8927, "lpp_ram_data_out[7][34]~q": 8928, "lpp_ram_data_out[4][21]~q": 8929, "lpp_ram_data_out[6][21]~q": 8930, "lpp_ram_data_out[7][21]~q": 8931, "sink_real[16]": 8932, "mac_result[6]": 8933, "butterfly_st2[0][0][8]~q": 8934, "butterfly_st2[0][0][1]~q": 8935, "butterfly_st1[0][1][0]~q": 8936, "twad_tdlo[4][3]~q": 8937, "twad_tdle[5][3]~q": 8938, "lpp_ram_data_out[3][14]~q": 8939, "butterfly_st2[0][0][4]~q": 8940, "r_array_out[2][16]~q": 8941, "wd_i~q": 8942, "tdl_arr[5][1]~q": 8943, "butterfly_st2[3][0][17]~q": 8944, "twiddle_data_y[0][0][0]~q": 8945, "q_a[10]": 8946, "butterfly_st2[1][0][10]~q": 8947, "lpp_ram_data_out_sw[1][20]~q": 8948, "lpp_ram_data_out_sw[1][25]~q": 8949, "twiddle_data_x[0][0][7]~q": 8950, "twiddle_data_x[0][0][6]~q": 8951, "r_array_out[0][4]~q": 8952, "mac_result[1]": 8953, "butterfly_st2[2][1][10]~q": 8954, "reg_no_twiddle[4][1][3]~q": 8955, "reg_no_twiddle[1][1][9]~q": 8956, "reg_no_twiddle[2][1][9]~q": 8957, "reg_no_twiddle[5][0][9]~q": 8958, "twiddle_data_x[0][1][5]~q": 8959, "fft_s1_cur.CHECK_DAV~q": 8960, "i_array_out[0][12]~q": 8961, "reg_no_twiddle[0][1][8]~q": 8962, "reg_no_twiddle[5][0][7]~q": 8963, "reg_no_twiddle[6][0][7]~q": 8964, "lpp_ram_data_out_sw[3][13]~q": 8965, "butterfly_st1[3][0][13]~q": 8966, "lpp_ram_data_out_sw[1][16]~q": 8967, "mac_mult1~DATAOUT35": 8968, "mac_mult1~DATAOUT34": 8969, "mac_mult1~DATAOUT33": 8970, "mac_mult1~DATAOUT32": 8971, "mac_mult1~DATAOUT31": 8972, "mac_mult1~DATAOUT30": 8973, "mac_mult1~DATAOUT29": 8974, "mac_mult1~DATAOUT28": 8975, "mac_mult1~DATAOUT27": 8976, "mac_mult1~DATAOUT26": 8977, "mac_mult1~DATAOUT25": 8978, "mac_mult1~DATAOUT24": 8979, "mac_mult1~DATAOUT23": 8980, "mac_mult1~DATAOUT22": 8981, "mac_mult1~DATAOUT21": 8982, "mac_mult1~DATAOUT20": 8983, "mac_mult1~DATAOUT19": 8984, "mac_mult1~DATAOUT18": 8985, "mac_mult1~DATAOUT17": 8986, "mac_mult1~DATAOUT16": 8987, "mac_mult1~DATAOUT15": 8988, "mac_mult1~DATAOUT14": 8989, "mac_mult1~DATAOUT13": 8990, "mac_mult1~DATAOUT12": 8991, "mac_mult1~DATAOUT11": 8992, "mac_mult1~DATAOUT10": 8993, "mac_mult1~DATAOUT9": 8994, "mac_mult1~DATAOUT8": 8995, "mac_mult1~DATAOUT7": 8996, "mac_mult1~DATAOUT6": 8997, "mac_mult1~DATAOUT5": 8998, "mac_mult1~DATAOUT4": 8999, "mac_mult1~DATAOUT3": 9000, "mac_mult1~DATAOUT2": 9001, "mac_mult1~DATAOUT1": 9002, "mac_mult1~dataout": 9003, "mac_mult2~DATAOUT35": 9004, "mac_mult2~DATAOUT34": 9005, "mac_mult2~DATAOUT33": 9006, "mac_mult2~DATAOUT32": 9007, "mac_mult2~DATAOUT31": 9008, "mac_mult2~DATAOUT30": 9009, "mac_mult2~DATAOUT29": 9010, "mac_mult2~DATAOUT28": 9011, "mac_mult2~DATAOUT27": 9012, "mac_mult2~DATAOUT26": 9013, "mac_mult2~DATAOUT25": 9014, "mac_mult2~DATAOUT24": 9015, "mac_mult2~DATAOUT23": 9016, "mac_mult2~DATAOUT22": 9017, "mac_mult2~DATAOUT21": 9018, "mac_mult2~DATAOUT20": 9019, "mac_mult2~DATAOUT19": 9020, "mac_mult2~DATAOUT18": 9021, "mac_mult2~DATAOUT17": 9022, "mac_mult2~DATAOUT16": 9023, "mac_mult2~DATAOUT15": 9024, "mac_mult2~DATAOUT14": 9025, "mac_mult2~DATAOUT13": 9026, "mac_mult2~DATAOUT12": 9027, "mac_mult2~DATAOUT11": 9028, "mac_mult2~DATAOUT10": 9029, "mac_mult2~DATAOUT9": 9030, "mac_mult2~DATAOUT8": 9031, "mac_mult2~DATAOUT7": 9032, "mac_mult2~DATAOUT6": 9033, "mac_mult2~DATAOUT5": 9034, "mac_mult2~DATAOUT4": 9035, "mac_mult2~DATAOUT3": 9036, "mac_mult2~DATAOUT2": 9037, "mac_mult2~DATAOUT1": 9038, "mac_mult2~dataout": 9039, "1'b0": 9040, "lpp_ram_data_out_sw[1][10]~q": 9041, "butterfly_st1[1][1][0]~q": 9042, "butterfly_st2[0][0][9]~q": 9043, "twiddle_data_x[2][0][14]~q": 9044, "r_array_out[0][7]~q": 9045, "r_array_out[2][7]~q": 9046, "r_array_out[1][16]~q": 9047, "butterfly_st1[1][1][15]~q": 9048, "butterfly_st1[0][1][15]~q": 9049, "twad_tdlo[0][8]~q": 9050, "twad_tdlo[1][8]~q": 9051, "twiddle_data_x[0][1][9]~q": 9052, "i_array_out[1][6]~q": 9053, "r_array_out[0][16]~q": 9054, "butterfly_st1[1][0][6]~q": 9055, "reg_no_twiddle[1][0][9]~q": 9056, "butterfly_st1[1][1][3]~q": 9057, "reg_no_twiddle[2][0][9]~q": 9058, "tdl_arr[13][3]~q": 9059, "butterfly_st2[2][0][3]~q": 9060, "lpp_ram_data_out_sw[2][2]~q": 9061, "butterfly_st2[1][1][6]~q": 9062, "reg_no_twiddle[6][0][9]~q": 9063, "twiddle_data_y[0][1][5]~q": 9064, "lpp_ram_data_out_sw[1][31]~q": 9065, "lpp_ram_data_out_sw[3][14]~q": 9066, "p_tdl[0][0]~q": 9067, "sink_state.end1~q": 9068, "butterfly_st2[2][0][11]~q": 9069, "i_array_out[1][13]~q": 9070, "r_array_out[0][12]~q": 9071, "butterfly_st2[2][0][15]~q": 9072, "butterfly_st1[0][1][3]~q": 9073, "p_tdl[9][0]~q": 9074, "reg_no_twiddle[1][0][12]~q": 9075, "butterfly_st2[1][0][1]~q": 9076, "lpp_ram_data_out_sw[1][0]~q": 9077, "butterfly_st2[1][0][8]~q": 9078, "twad_tdlo[3][8]~q": 9079, "source_stall_int_d~q": 9080, "twiddle_data_x[2][1][14]~q": 9081, "butterfly_st2[0][1][12]~q": 9082, "reg_no_twiddle[5][1][13]~q": 9083, "i_array_out[2][10]~q": 9084, "k_state.NEXT_PASS_UPD~q": 9085, "reg_no_twiddle[6][1][3]~q": 9086, "reg_no_twiddle[3][0][2]~q": 9087, "twiddle_data_x[2][0][17]~q": 9088, "twiddle_data_x[2][0][16]~q": 9089, "twiddle_data_x[2][0][15]~q": 9090, "twiddle_data_x[2][0][12]~q": 9091, "twiddle_data_x[2][0][11]~q": 9092, "twiddle_data_x[2][0][10]~q": 9093, "twiddle_data_x[2][0][9]~q": 9094, "twiddle_data_x[2][0][8]~q": 9095, "twiddle_data_x[2][0][7]~q": 9096, "twiddle_data_x[2][0][6]~q": 9097, "twiddle_data_x[2][0][4]~q": 9098, "twiddle_data_x[2][0][3]~q": 9099, "twiddle_data_x[2][0][2]~q": 9100, "twiddle_data_x[2][0][1]~q": 9101, "twiddle_data_x[2][0][0]~q": 9102, "i_array_out[0][10]~q": 9103, "butterfly_st2[2][0][10]~q": 9104, "lpp_ram_data_out_sw[1][14]~q": 9105, "p_tdl[7][2]~q": 9106, "mac_result[15]": 9107, "tdl_arr[4][2]~q": 9108, "sink_real[13]": 9109, "lpp_ram_data_out[5][26]~q": 9110, "tdl_arr[10][6]~q": 9111, "tdl_arr[11][6]~q": 9112, "twad_tdle[3][3]~q": 9113, "tdl_arr[4][8]~q": 9114, "lpp_ram_data_out_sw[0][1]~q": 9115, "tdl_arr[9][5]~q": 9116, "tdl_arr[10][5]~q": 9117, "tdl_arr[3][7]~q": 9118, "lpp_ram_data_out[1][17]~q": 9119, "q_b[2]": 9120, "butterfly_st2[2][1][19]~q": 9121, "reg_no_twiddle[4][1][10]~q": 9122, "twad_tdlo[0][5]~q": 9123, "reg_no_twiddle[3][0][7]~q": 9124, "butterfly_st1[0][1][10]~q": 9125, "lpp_ram_data_out[2][33]~q": 9126, "lpp_ram_data_out[0][33]~q": 9127, "lpp_ram_data_out[3][33]~q": 9128, "lpp_ram_data_out[1][33]~q": 9129, "lpp_ram_data_out_sw[3][31]~q": 9130, "reg_no_twiddle[1][0][3]~q": 9131, "str_count_en~q": 9132, "lpp_ram_data_out[4][27]~q": 9133, "butterfly_st1[3][1][4]~q": 9134, "lpp_ram_data_out[1][3]~q": 9135, "lpp_ram_data_out[2][3]~q": 9136, "mac_result[24]": 9137, "twad_tdle[5][4]~q": 9138, "reg_no_twiddle[3][1][3]~q": 9139, "tdl_arr[13][7]~q": 9140, "twiddle_data_y[0][1][8]~q": 9141, "reg_no_twiddle[4][1][9]~q": 9142, "reg_no_twiddle[5][1][9]~q": 9143, "twiddle_data_y[0][0][15]~q": 9144, "lpp_ram_data_out_sw[2][31]~q": 9145, "sw_1_arr[0][5]~q": 9146, "twiddle_data_y[0][0][5]~q": 9147, "sink_imag[5]": 9148, "butterfly_st1[2][0][2]~q": 9149, "butterfly_st1[3][0][8]~q": 9150, "w249w[30]": 9151, "tdl_arr[7][6]~q": 9152, "source_ready": 9153, "reg_no_twiddle[4][1][6]~q": 9154, "butterfly_st2[0][0][7]~q": 9155, "butterfly_st1[2][1][2]~q": 9156, "butterfly_st1[3][0][2]~q": 9157, "butterfly_st2[2][1][18]~q": 9158, "lpp_ram_data_out_sw[3][20]~q": 9159, "reg_no_twiddle[3][1][8]~q": 9160, "reg_no_twiddle[4][1][8]~q": 9161, "q_a[13]": 9162, "twiddle_data_x[2][1][13]~q": 9163, "butterfly_st1[0][0][6]~q": 9164, "tdl_arr[5][5]~q": 9165, "tdl_arr[6][5]~q": 9166, "tdl_arr[11][7]~q": 9167, "tdl_arr[12][7]~q": 9168, "twad_tdle[3][7]~q": 9169, "p_tdl[12][0]~q": 9170, "reg_no_twiddle[1][0][10]~q": 9171, "lpp_ram_data_out[7][9]~q": 9172, "reg_no_twiddle[3][0][17]~q": 9173, "twad_tdle[1][3]~q": 9174, "lpp_ram_data_out[4][12]~q": 9175, "reg_no_twiddle[2][0][11]~q": 9176, "lpp_ram_data_out_sw[0][17]~q": 9177, "lpp_ram_data_out[3][22]~q": 9178, "butterfly_st2[3][0][0]~q": 9179, "reg_no_twiddle[3][0][4]~q": 9180, "reg_no_twiddle[4][0][4]~q": 9181, "w249w[13]": 9182, "p_tdl[7][1]~q": 9183, "p_tdl[8][1]~q": 9184, "lpp_ram_data_out[1][26]~q": 9185, "lpp_ram_data_out_sw[0][33]~q": 9186, "sw_3_arr[0][1]~q": 9187, "sw_1_arr[0][1]~q": 9188, "lpp_ram_data_out[4][31]~q": 9189, "lpp_ram_data_out[6][31]~q": 9190, "w249w[14]": 9191, "tdl_arr[10][2]~q": 9192, "tdl_arr[10][0]~q": 9193, "twiddle_data_y[0][0][14]~q": 9194, "twad_tdle[0][6]~q": 9195, "butterfly_st1[2][1][8]~q": 9196, "lpp_ram_data_out_sw[1][29]~q": 9197, "en_i~q": 9198, "k_state.IDLE~q": 9199, "lpp_ram_data_out_sw[1][15]~q": 9200, "r_array_out[3][8]~q": 9201, "twiddle_data_x[0][1][8]~q": 9202, "sink_imag[7]": 9203, "lpp_ram_data_out[7][0]~q": 9204, "lpp_ram_data_out[5][0]~q": 9205, "butterfly_st2[3][1][9]~q": 9206, "butterfly_st2[1][0][18]~q": 9207, "w249w[8]": 9208, "butterfly_st2[0][0][6]~q": 9209, "twad_tdlo[4][1]~q": 9210, "twad_tdlo[1][6]~q": 9211, "twiddle_data_y[0][0][10]~q": 9212, "butterfly_st2[0][1][4]~q": 9213, "reg_no_twiddle[0][0][12]~q": 9214, "r_array_out[0][10]~q": 9215, "r_array_out[2][10]~q": 9216, "tdl_arr[5][7]~q": 9217, "lpp_ram_data_out_sw[3][22]~q": 9218, "lpp_ram_data_out[3][30]~q": 9219, "r_array_out[2][12]~q": 9220, "reg_no_twiddle[2][1][1]~q": 9221, "tdl_arr[2][3]~q": 9222, "twad_tdlo[0][0]~q": 9223, "lpp_ram_data_out_sw[2][8]~q": 9224, "stall_reg~q": 9225, "next_block_d4~q": 9226, "reg_no_twiddle[1][1][14]~q": 9227, "lpp_ram_data_out[7][33]~q": 9228, "lpp_ram_data_out[4][33]~q": 9229, "tdl_arr[10][3]~q": 9230, "butterfly_st2[3][1][5]~q": 9231, "lpp_ram_data_out[0][26]~q": 9232, "tdl_arr[7][1]~q": 9233, "tdl_arr[8][1]~q": 9234, "twiddle_data_x[0][0][1]~q": 9235, "lpp_ram_data_out_sw[0][29]~q": 9236, "butterfly_st1[0][0][2]~q": 9237, "lpp_ram_data_out[7][28]~q": 9238, "lpp_ram_data_out[4][28]~q": 9239, "lpp_ram_data_out[6][28]~q": 9240, "butterfly_st2[1][0][3]~q": 9241, "butterfly_st1[1][0][5]~q": 9242, "twad_tdle[0][8]~q": 9243, "butterfly_st2[3][0][11]~q": 9244, "twiddle_data_x[2][1][9]~q": 9245, "reg_no_twiddle[3][0][6]~q": 9246, "butterfly_st2[3][0][8]~q": 9247, "p_tdl[4][1]~q": 9248, "butterfly_st2[2][1][15]~q": 9249, "twiddle_data_y[0][1][6]~q": 9250, "butterfly_st2[1][1][13]~q": 9251, "tdl_arr[6][7]~q": 9252, "butterfly_st2[0][0][17]~q": 9253, "lpp_ram_data_out_sw[1][35]~q": 9254, "butterfly_st2[3][1][16]~q": 9255, "butterfly_st2[3][1][11]~q": 9256, "p_tdl[11][1]~q": 9257, "butterfly_st1[0][0][1]~q": 9258, "butterfly_st2[2][0][12]~q": 9259, "w249w[2]": 9260, "inverse": 9261, "reg_no_twiddle[0][0][7]~q": 9262, "tdl_arr[7][7]~q": 9263, "tdl_arr[2][5]~q": 9264, "twiddle_data_x[2][1][2]~q": 9265, "r_array_out[1][7]~q": 9266, "lpp_ram_data_out_sw[2][34]~q": 9267, "lpp_ram_data_out[0][21]~q": 9268, "lpp_ram_data_out[2][12]~q": 9269, "lpp_ram_data_out[0][12]~q": 9270, "lpp_ram_data_out[1][12]~q": 9271, "lpp_ram_data_out[3][12]~q": 9272, "lpp_ram_data_out[6][27]~q": 9273, "lpp_ram_data_out[7][27]~q": 9274, "lpp_ram_data_out[5][27]~q": 9275, "lpp_ram_data_out[2][25]~q": 9276, "twad_tdle[2][8]~q": 9277, "reg_no_twiddle[3][0][9]~q": 9278, "reg_no_twiddle[3][0][8]~q": 9279, "reg_no_twiddle[4][0][8]~q": 9280, "tdl_arr[13][5]~q": 9281, "tdl_arr[14][5]~q": 9282, "lpp_ram_data_out[0][32]~q": 9283, "lpp_ram_data_out_sw[2][11]~q": 9284, "tdl_arr[7][2]~q": 9285, "reg_no_twiddle[2][0][13]~q": 9286, "lpp_ram_data_out[4][23]~q": 9287, "reg_no_twiddle[5][1][15]~q": 9288, "twiddle_data_x[0][1][0]~q": 9289, "butterfly_st2[2][1][3]~q": 9290, "lpp_ram_data_out[2][17]~q": 9291, "lpp_ram_data_out[3][17]~q": 9292, "twad_tdlo[5][4]~q": 9293, "r_array_out[3][7]~q": 9294, "butterfly_st2[0][0][13]~q": 9295, "load_block~q": 9296, "i_array_out[2][12]~q": 9297, "lpp_ram_data_out[1][21]~q": 9298, "lpp_ram_data_out[3][21]~q": 9299, "lpp_ram_data_out[2][21]~q": 9300, "tdl_arr[6][8]~q": 9301, "butterfly_st2[1][1][14]~q": 9302, "lpp_ram_data_out[6][32]~q": 9303, "lpp_ram_data_out_sw[0][20]~q": 9304, "lpp_ram_data_out_sw[0][23]~q": 9305, "reg_no_twiddle[2][0][8]~q": 9306, "lpp_ram_data_out[5][1]~q": 9307, "lpp_ram_data_out[6][1]~q": 9308, "lpp_ram_data_out[4][1]~q": 9309, "lpp_ram_data_out[2][27]~q": 9310, "lpp_ram_data_out[0][27]~q": 9311, "lpp_ram_data_out[1][27]~q": 9312, "lpp_ram_data_out[3][27]~q": 9313, "which_ram_set~q": 9314, "twiddle_data_y[0][1][16]~q": 9315, "lpp_ram_data_out[2][14]~q": 9316, "lpp_ram_data_out[5][2]~q": 9317, "lpp_ram_data_out[7][2]~q": 9318, "lpp_ram_data_out[6][2]~q": 9319, "send_eop_s~q": 9320, "reg_no_twiddle[6][1][8]~q": 9321, "twiddle_data_x[0][1][3]~q": 9322, "sink_imag[14]": 9323, "butterfly_st2[3][1][17]~q": 9324, "reg_no_twiddle[1][0][4]~q": 9325, "i_array_out[2][17]~q": 9326, "i_array_out[0][17]~q": 9327, "reg_no_twiddle[4][0][5]~q": 9328, "twad_tdlo[2][4]~q": 9329, "reg_no_twiddle[1][1][1]~q": 9330, "p_tdl[11][2]~q": 9331, "tdl_arr[7][5]~q": 9332, "tdl_arr[8][5]~q": 9333, "next_pass_id~q": 9334, "lpp_ram_data_out[1][22]~q": 9335, "lpp_ram_data_out[2][22]~q": 9336, "butterfly_st2[0][1][0]~q": 9337, "butterfly_st2[1][1][0]~q": 9338, "lpp_ram_data_out[6][25]~q": 9339, "lpp_ram_data_out[3][6]~q": 9340, "lpp_ram_data_out_sw[2][30]~q": 9341, "wc_i~q": 9342, "q_a[15]": 9343, "twiddle_data_x[0][1][15]~q": 9344, "lpp_ram_data_out_sw[1][26]~q": 9345, "at_source_sop_s~q": 9346, "twiddle_data_x[0][0][3]~q": 9347, "reg_no_twiddle[3][0][3]~q": 9348, "twiddle_data_x[0][1][11]~q": 9349, "butterfly_st2[2][0][1]~q": 9350, "twiddle_data_x[0][1][17]~q": 9351, "lpp_ram_data_out[2][18]~q": 9352, "lpp_ram_data_out[0][18]~q": 9353, "lpp_ram_data_out[1][18]~q": 9354, "lpp_ram_data_out[3][18]~q": 9355, "twiddle_data_x[2][1][10]~q": 9356, "twiddle_data_x[0][1][12]~q": 9357, "tdl_arr[2][6]~q": 9358, "sink_real[6]": 9359, "reg_no_twiddle[5][1][12]~q": 9360, "reg_no_twiddle[4][0][11]~q": 9361, "butterfly_st1[1][1][14]~q": 9362, "lpp_ram_data_out[4][26]~q": 9363, "lpp_ram_data_out[7][26]~q": 9364, "butterfly_st1[2][0][4]~q": 9365, "tdl_arr[9][1]~q": 9366, "lpp_ram_data_out_sw[3][6]~q": 9367, "twad_tdlo[3][6]~q": 9368, "lpp_ram_data_out_sw[2][13]~q": 9369, "w249w[22]": 9370, "reg_no_twiddle[2][1][3]~q": 9371, "lpp_ram_data_out_sw[0][26]~q": 9372, "lpp_ram_data_out_sw[3][30]~q": 9373, "lpp_ram_data_out[6][20]~q": 9374, "butterfly_st2[2][1][16]~q": 9375, "twad_tdlo[4][2]~q": 9376, "lpp_ram_data_out_sw[3][21]~q": 9377, "reg_no_twiddle[0][0][17]~q": 9378, "lpp_ram_data_out[5][32]~q": 9379, "lpp_ram_data_out[4][32]~q": 9380, "tdl_arr[14][7]~q": 9381, "lpp_ram_data_out[1][30]~q": 9382, "lpp_ram_data_out[0][30]~q": 9383, "lpp_ram_data_out[2][30]~q": 9384, "sink_real[15]": 9385, "lpp_ram_data_out[4][20]~q": 9386, "tdl_arr[13][6]~q": 9387, "tdl_arr[14][6]~q": 9388, "lpp_ram_data_out_sw[2][33]~q": 9389, "lpp_ram_data_out[4][25]~q": 9390, "r_array_out[2][4]~q": 9391, "reg_no_twiddle[3][1][17]~q": 9392, "butterfly_st2[0][0][19]~q": 9393, "reg_no_twiddle[0][0][16]~q": 9394, "tdl_arr[5][8]~q": 9395, "lpp_ram_data_out_sw[0][7]~q": 9396, "reg_no_twiddle[1][0][13]~q": 9397, "lpp_ram_data_out[7][12]~q": 9398, "p_tdl[12][2]~q": 9399, "i_array_out[0][2]~q": 9400, "lpp_ram_data_out_sw[1][28]~q": 9401, "reg_no_twiddle[1][0][17]~q": 9402, "lpp_ram_data_out_sw[3][8]~q": 9403, "clk": 9404, "dffe_af~q": 9405, "reg_no_twiddle[2][0][17]~q": 9406, "tdl_arr[6][1]~q": 9407, "lpp_ram_data_out_sw[3][18]~q": 9408, "twiddle_data_y[0][0][9]~q": 9409, "reg_no_twiddle[3][1][11]~q": 9410, "butterfly_st1[0][1][14]~q": 9411, "butterfly_st2[2][0][4]~q": 9412, "butterfly_st2[2][1][12]~q": 9413, "butterfly_st2[1][1][17]~q": 9414, "butterfly_st2[3][0][1]~q": 9415, "sw_2_arr[0][4]~q": 9416, "twiddle_data_x[2][1][0]~q": 9417, "twiddle_data_y[0][1][10]~q": 9418, "i_array_out[2][5]~q": 9419, "twiddle_data_y[0][1][3]~q": 9420, "lpp_ram_data_out_sw[2][10]~q": 9421, "sw_1_arr[0][3]~q": 9422, "lpp_ram_data_out_sw[2][15]~q": 9423, "reg_no_twiddle[4][1][17]~q": 9424, "tdl_arr[9][0]~q": 9425, "twiddle_data_x[0][0][16]~q": 9426, "twiddle_data_x[0][0][14]~q": 9427, "twiddle_data_x[0][0][13]~q": 9428, "twiddle_data_x[0][0][11]~q": 9429, "twiddle_data_x[0][0][10]~q": 9430, "twiddle_data_x[0][0][9]~q": 9431, "twiddle_data_x[0][0][8]~q": 9432, "twiddle_data_x[0][0][5]~q": 9433, "twiddle_data_x[0][0][2]~q": 9434, "twiddle_data_x[0][0][0]~q": 9435, "lpp_ram_data_out_sw[0][30]~q": 9436, "lpp_ram_data_out[5][18]~q": 9437, "lpp_ram_data_out_sw[2][35]~q": 9438, "lpp_ram_data_out_sw[1][3]~q": 9439, "tdl_arr[11][0]~q": 9440, "lpp_ram_data_out[1][32]~q": 9441, "lpp_ram_data_out[2][32]~q": 9442, "lpp_ram_data_out[3][32]~q": 9443, "lpp_ram_data_out_sw[2][9]~q": 9444, "butterfly_st1[0][1][7]~q": 9445, "next_pass_i~q": 9446, "twiddle_data_x[0][1][16]~q": 9447, "r_array_out[2][2]~q": 9448, "butterfly_st2[3][0][5]~q": 9449, "lpp_ram_data_out[3][5]~q": 9450, "lpp_ram_data_out[0][5]~q": 9451, "lpp_ram_data_out[1][5]~q": 9452, "lpp_ram_data_out[2][5]~q": 9453, "twad_tdlo[3][2]~q": 9454, "lpp_ram_data_out[1][25]~q": 9455, "lpp_ram_data_out[6][18]~q": 9456, "lpp_ram_data_out[4][18]~q": 9457, "lpp_ram_data_out[7][18]~q": 9458, "lpp_ram_data_out_sw[2][12]~q": 9459, "sink_real[11]": 9460, "sw_2_arr[0][2]~q": 9461, "reg_no_twiddle[3][0][13]~q": 9462, "reg_no_twiddle[1][0][11]~q": 9463, "fft_dirn_held_o2~q": 9464, "reg_no_twiddle[5][1][5]~q": 9465, "p_tdl[5][2]~q": 9466, "twiddle_data_x[0][1][2]~q": 9467, "twad_tdle[1][2]~q": 9468, "lpp_ram_data_out[2][29]~q": 9469, "lpp_ram_data_out[1][29]~q": 9470, "lpp_ram_data_out_sw[2][6]~q": 9471, "twiddle_data_y[0][1][15]~q": 9472, "reg_no_twiddle[4][0][15]~q": 9473, "lpp_ram_data_out[0][8]~q": 9474, "reg_no_twiddle[3][1][0]~q": 9475, "butterfly_st2[0][1][7]~q": 9476, "reg_no_twiddle[5][0][5]~q": 9477, "lpp_ram_data_out[2][6]~q": 9478, "lpp_ram_data_out_sw[2][14]~q": 9479, "twad_tdlo[0][7]~q": 9480, "twiddle_data_x[2][1][5]~q": 9481, "reg_no_twiddle[1][1][16]~q": 9482, "lpp_ram_data_out[0][19]~q": 9483, "lpp_ram_data_out_sw[2][1]~q": 9484, "i_array_out[2][3]~q": 9485, "butterfly_st1[1][1][7]~q": 9486, "butterfly_st2[1][0][5]~q": 9487, "twad_tdlo[1][4]~q": 9488, "lpp_ram_data_out_sw[2][16]~q": 9489, "lpp_ram_data_out[3][10]~q": 9490, "twiddle_data_x[2][1][17]~q": 9491, "twiddle_data_x[2][1][15]~q": 9492, "twiddle_data_x[2][1][11]~q": 9493, "twiddle_data_x[2][1][8]~q": 9494, "twiddle_data_x[2][1][6]~q": 9495, "twiddle_data_x[2][1][3]~q": 9496, "p_tdl[8][0]~q": 9497, "tdl_arr[3][4]~q": 9498, "twiddle_data_y[0][1][14]~q": 9499, "twiddle_data_y[0][1][13]~q": 9500, "twiddle_data_y[0][1][12]~q": 9501, "twiddle_data_y[0][1][11]~q": 9502, "twiddle_data_y[0][1][9]~q": 9503, "twiddle_data_y[0][1][2]~q": 9504, "twiddle_data_y[0][1][1]~q": 9505, "lpp_ram_data_out[4][24]~q": 9506, "reg_no_twiddle[1][1][2]~q": 9507, "tdl_arr[13][2]~q": 9508, "tdl_arr[13][1]~q": 9509, "twad_tdlo[4][7]~q": 9510, "twad_tdlo[0][3]~q": 9511, "master_source_ena~q": 9512, "q_a[11]": 9513, "tdl_arr[10][7]~q": 9514, "butterfly_st1[0][0][14]~q": 9515, "butterfly_st1[1][0][14]~q": 9516, "butterfly_st1[3][0][7]~q": 9517, "sw_3_arr[0][5]~q": 9518, "reg_no_twiddle[0][0][1]~q": 9519, "reset_n": 9520, "butterfly_st2[1][1][15]~q": 9521, "sink_error[0]": 9522, "twad_tdlo[4][4]~q": 9523, "twiddle_data_y[0][0][7]~q": 9524, "lpp_ram_data_out_sw[1][7]~q": 9525, "twiddle_data_x[0][1][14]~q": 9526, "twiddle_data_x[0][1][13]~q": 9527, "twiddle_data_x[0][1][7]~q": 9528, "twiddle_data_x[0][1][1]~q": 9529, "twiddle_data_y[0][0][16]~q": 9530, "lpp_ram_data_out[1][19]~q": 9531, "lpp_ram_data_out[2][19]~q": 9532, "lpp_ram_data_out_sw[3][27]~q": 9533, "tdl_arr[4][7]~q": 9534, "sink_real[10]": 9535, "sink_imag[12]": 9536, "sink_real[9]": 9537, "lpp_ram_data_out[7][25]~q": 9538, "butterfly_st2[2][1][14]~q": 9539, "butterfly_st2[2][0][18]~q": 9540, "twad_tdlo[5][0]~q": 9541, "anb~q": 9542, "reg_no_twiddle[1][1][6]~q": 9543, "twad_tdlo[0][9]~q": 9544, "r_array_out[1][0]~q": 9545, "reg_no_twiddle[2][1][13]~q": 9546, "twad_tdle[5][8]~q": 9547, "lpp_ram_data_out_sw[3][34]~q": 9548, "lpp_ram_data_out_sw[2][18]~q": 9549, "reg_no_twiddle[3][1][14]~q": 9550, "lpp_ram_data_out_sw[2][23]~q": 9551, "p_tdl[7][0]~q": 9552, "lpp_ram_data_out[4][19]~q": 9553, "lpp_ram_data_out[7][19]~q": 9554, "twiddle_data_y[0][0][17]~q": 9555, "twiddle_data_y[0][0][13]~q": 9556, "twiddle_data_y[0][0][12]~q": 9557, "twiddle_data_y[0][0][11]~q": 9558, "twiddle_data_y[0][0][6]~q": 9559, "twiddle_data_y[0][0][4]~q": 9560, "twiddle_data_y[0][0][3]~q": 9561, "twiddle_data_y[0][0][2]~q": 9562, "reg_no_twiddle[2][1][7]~q": 9563, "lpp_ram_data_out[0][6]~q": 9564, "lpp_ram_data_out[1][6]~q": 9565, "sink_imag[8]": 9566, "butterfly_st2[0][0][11]~q": 9567, "lpp_ram_data_out_sw[0][11]~q": 9568, "twad_tdlo[2][6]~q": 9569, "p_tdl[5][1]~q": 9570, "twad_tdlo[3][4]~q": 9571, "twad_tdle[3][9]~q": 9572, "lpp_ram_data_out_sw[3][26]~q": 9573, "tdl_arr[6][6]~q": 9574, "sink_imag[15]": 9575, "tdl_arr[5][0]~q": 9576, "lpp_ram_data_out_sw[2][4]~q": 9577, "sink_imag[0]": 9578, "sdetd.IDLE~q": 9579, "p_tdl[4][2]~q": 9580, "sink_valid": 9581, "twad_tdle[0][4]~q": 9582, "lpp_ram_data_out[2][10]~q": 9583, "lpp_ram_data_out_sw[0][35]~q": 9584, "lpp_ram_data_out[5][24]~q": 9585, "lpp_ram_data_out_sw[2][25]~q": 9586, "tdl_arr[2][7]~q": 9587, "tdl_arr[3][3]~q": 9588, "reg_no_twiddle[4][0][7]~q": 9589, "lpp_ram_data_out_sw[2][22]~q": 9590, "butterfly_st2[0][1][9]~q": 9591, "reg_no_twiddle[4][0][9]~q": 9592, "tdl_arr[9][6]~q": 9593, "butterfly_st2[0][0][2]~q": 9594, "lpp_ram_data_out_sw[3][33]~q": 9595, "p_tdl[3][1]~q": 9596, "lpp_ram_data_out[0][10]~q": 9597, "lpp_ram_data_out_sw[2][20]~q": 9598, "reg_no_twiddle[0][1][4]~q": 9599, "p_tdl[2][1]~q": 9600, "tdl_arr[14][4]~q": 9601, "lpp_ram_data_out_sw[0][9]~q": 9602, "reg_no_twiddle[2][1][10]~q": 9603, "lpp_ram_data_out_sw[0][15]~q": 9604, "sink_imag[2]": 9605, "butterfly_st2[1][1][16]~q": 9606, "tdl_arr[2][2]~q": 9607, "tdl_arr[3][2]~q": 9608, "lpp_ram_data_out_sw[1][32]~q": 9609, "p_tdl[6][2]~q": 9610, "tdl_arr[2][4]~q": 9611, "tdl_arr[8][7]~q": 9612, "tdl_arr[5][2]~q": 9613, "tdl_arr[6][2]~q": 9614, "sink_imag[17]": 9615, "sink_real[3]": 9616, "sink_imag[13]": 9617, "lpp_ram_data_out[6][24]~q": 9618, "lpp_ram_data_out[7][24]~q": 9619, "tdl_arr[9][4]~q": 9620, "tdl_arr[10][4]~q": 9621, "lpp_ram_data_out[3][2]~q": 9622, "lpp_ram_data_out[3][8]~q": 9623, "sink_real[5]": 9624, "sink_real[4]": 9625, "p_tdl[3][0]~q": 9626, "sink_real[12]": 9627, "tdl_arr[4][4]~q": 9628, "lpp_ram_data_out_sw[1][27]~q": 9629, "lpp_ram_data_out[2][34]~q": 9630, "lpp_ram_data_out[5][9]~q": 9631, "lpp_ram_data_out[3][25]~q": 9632, "twad_tdle[5][7]~q": 9633, "lpp_ram_data_out[1][10]~q": 9634, "tdl_arr[11][4]~q": 9635, "36'b000000000000000000000000000000000000": 9636, "sink_real[17]": 9637, "sink_real[1]": 9638, "lpp_ram_data_out[0][2]~q": 9639, "lpp_ram_data_out_sw[1][24]~q": 9640, "sink_sop": 9641, "sink_imag[3]": 9642, "lpp_ram_data_out_sw[0][32]~q": 9643, "sink_imag[6]": 9644, "sink_real[2]": 9645}