#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct  2 22:26:59 2024
# Process ID: 5232
# Current directory: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10836 D:\pcb\15_EISLER_A7\ELSLER_FPGA\EISLER_A7_TEST\project_1.xpr
# Log file: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/vivado.log
# Journal file: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.xpr
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.2/data/boards/board_files/pineS7/1.0/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/pcb/15_EISLER_A7/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/pcb/15_EISLER_A7/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.074 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/pcb/15_EISLER_A7/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/pcb/15_EISLER_A7/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct  2 22:38:00 2024] Launched synth_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct  3 11:07:34 2024] Launched synth_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
[Thu Oct  3 11:07:34 2024] Launched impl_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes {D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/TMDS_encoder.vhd D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/dvid.vhd}
import_files -norecurse {D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/TMDS_encoder.vhd D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/dvid.vhd}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_PHASE {180.000} CONFIG.MMCM_CLKFBOUT_MULT_F {8.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {35} CONFIG.MMCM_CLKOUT2_DIVIDE {73} CONFIG.MMCM_CLKOUT3_DIVIDE {7} CONFIG.MMCM_CLKOUT3_PHASE {180.000} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {130.483} CONFIG.CLKOUT1_PHASE_ERROR {106.803} CONFIG.CLKOUT2_JITTER {181.660} CONFIG.CLKOUT2_PHASE_ERROR {106.803} CONFIG.CLKOUT3_JITTER {209.842} CONFIG.CLKOUT3_PHASE_ERROR {106.803} CONFIG.CLKOUT4_JITTER {130.483} CONFIG.CLKOUT4_PHASE_ERROR {106.803}] [get_ips design_1_clk_wiz_0_0]
generate_target all [get_files  D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci] -no_script -sync -force -quiet
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs design_1_clk_wiz_0_0_synth_1 -jobs 4
[Thu Oct  3 11:32:48 2024] Launched design_1_clk_wiz_0_0_synth_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci] -directory D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files -ipstatic_source_dir D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/modelsim} {questa=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/questa} {riviera=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/riviera} {activehdl=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.160 ; gain = 20.988
update_compile_order -fileset sources_1
close_project
open_project D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.793 ; gain = 22.867
update_compile_order -fileset sources_1
current_project project_1
close_project
open_bd_design {D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file <D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1523.078 ; gain = 28.285
close_project
open_project D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.688 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlconstant_0/dout]
endgroup
set_property name cec [get_bd_ports dout_0]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper: Time (s): cpu = 00:00:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1891.234 ; gain = 204.023
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
Exporting to file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_regslice_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 15f4ca5814b1023a; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 55e6fddb421545e6; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_m00_regslice_0, cache-ID = 3876a60101ee3d13; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_regslice_0, cache-ID = d89918fbcb4536d6; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_regslice_0, cache-ID = b95b62396801f837; cache size = 29.235 MB.
[Thu Oct  3 13:12:48 2024] Launched synth_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/synth_1/runme.log
[Thu Oct  3 13:12:48 2024] Launched impl_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.828 ; gain = 47.594
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct  3 13:17:46 2024] Launched synth_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/synth_1/runme.log
[Thu Oct  3 13:17:46 2024] Launched impl_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.742 ; gain = 130.914
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
Exporting to file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_regslice_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 15f4ca5814b1023a; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 55e6fddb421545e6; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_m00_regslice_0, cache-ID = 3876a60101ee3d13; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_regslice_0, cache-ID = d89918fbcb4536d6; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_regslice_0, cache-ID = b95b62396801f837; cache size = 29.235 MB.
[Thu Oct  3 13:52:22 2024] Launched synth_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/synth_1/runme.log
[Thu Oct  3 13:52:22 2024] Launched impl_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2069.742 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.496 ; gain = 57.754
close_project
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.719 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_111M1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:dvi_top:1.0 - dvi_top_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:module_ref:vga:1.0 - vga_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pix_clk
Successfully read diagram <design_1> from block design file <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd>
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct  3 15:48:52 2024] Launched impl_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/impl_1/runme.log
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_project D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.180 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <design_1> from block design file <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.180 ; gain = 0.000
current_project project_7
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_ethernetlite_0_MII] [get_bd_intf_nets axi_ethernetlite_0_MDIO] [get_bd_nets axi_ethernetlite_0_ip2intc_irpt] [get_bd_cells axi_ethernetlite_0]
delete_bd_objs [get_bd_intf_ports mii_rtl_0]
delete_bd_objs [get_bd_intf_ports mdio_rtl_0]
delete_bd_objs [get_bd_nets util_vector_logic_1_Res] [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_pxl_x5] [get_bd_nets clk_wiz_0_clk_pxl_x5_180] [get_bd_nets dvi_top_0_tmdsb] [get_bd_nets rst_pix_clk_peripheral_reset] [get_bd_nets dvi_top_0_tmds] [get_bd_cells dvi_top_0]
delete_bd_objs [get_bd_ports TMDS_Data_p]
delete_bd_objs [get_bd_ports TMDS_Data_n]
update_compile_order -fileset sources_1
current_project project_1
current_project project_7
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_nets vga_0_red] [get_bd_nets vga_0_green] [get_bd_nets vga_0_blue] [get_bd_cells vga_0]
delete_bd_objs [get_bd_ports green_0] [get_bd_ports red_0] [get_bd_ports blue_0]
update_compile_order -fileset sources_1
current_project project_1
current_project project_7
set_property  ip_repo_paths  D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_ports vid_hsync_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_ports vid_vsync_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {7 2548 1556} [get_bd_cells rgb2dvi_0]
current_project project_1
current_project project_7
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project project_1
startgroup
current_project project_7
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.1 axi_dynclk_0
endgroup
set_property location {3.5 1028 1470} [get_bd_cells axi_dynclk_0]
set_property location {5.5 1635 1870} [get_bd_cells axi_dynclk_0]
set_property location {5.5 1709 1791} [get_bd_cells axi_dynclk_0]
delete_bd_objs [get_bd_cells rst_pix_clk]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells rst_pix_clk]'
current_project project_1
current_project project_7
set_property location {6 2106 1856} [get_bd_cells axi_vdma_0]
current_project project_1
current_project project_7
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {7 2633 1878} [get_bd_cells axis_subset_converter_0]
set_property location {7 2613 1882} [get_bd_cells axis_subset_converter_0]
current_project project_1
current_project project_7
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {tdata[23:0]}] [get_bd_cells axis_subset_converter_0]
set_property location {6.5 2470 1909} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_HAS_TKEEP.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.S_HAS_TKEEP.VALUE_SRC USER CONFIG.S_HAS_TLAST.VALUE_SRC USER CONFIG.M_HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TUSER_WIDTH {1} CONFIG.M_TUSER_WIDTH {1} CONFIG.S_HAS_TKEEP {1} CONFIG.S_HAS_TLAST {1} CONFIG.M_HAS_TKEEP {1} CONFIG.M_HAS_TLAST {1} CONFIG.TUSER_REMAP {tuser[0:0]} CONFIG.TKEEP_REMAP {tkeep[2:0]} CONFIG.TLAST_REMAP {tlast[0]}] [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/S_AXIS] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.HAS_AXI4_LITE {true}] [get_bd_cells v_tc_0]
endgroup
current_project project_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.754 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3989.156 ; gain = 1505.402
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/210319A28DBCA
close_hw_manager
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_ADDR_WIDTH {12} CONFIG.C_VTG_MASTER_SLAVE {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
endgroup
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins clk_wiz_0/pxl_clk]
current_project project_1
startgroup
current_project project_7
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axis_subset_converter_0/aresetn]
set_property location {6.5 2349 2005} [get_bd_cells xlconstant_1]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins v_axi4s_vid_out_0/aclken]
disconnect_bd_net /rst_clk_wiz_0_111M_2_peripheral_aresetn [get_bd_pins v_axi4s_vid_out_0/aresetn]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
current_project project_1
current_project project_7
startgroup
set_property -dict [list CONFIG.c_num_fstores {4} CONFIG.c_s2mm_genlock_mode {2} CONFIG.c_mm2s_linebuffer_depth {2048} CONFIG.c_s2mm_linebuffer_depth {2048} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_include_s2mm {1}] [get_bd_cells axi_vdma_0]
endgroup
current_project project_1
current_project project_7
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_timer_0/interrupt]
disconnect_bd_net /axi_timer_0_interrupt [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_vdma_0/mm2s_introut]
disconnect_bd_net /axi_vdma_0_mm2s_introut [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins axi_timer_0/interrupt]
disconnect_bd_net /axi_timer_0_interrupt [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_vdma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project project_1
current_project project_7
startgroup
set_property -dict [list CONFIG.NUM_SI {5} CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S04_AXI]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project project_1
current_project project_7
current_project project_1
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_dynclk_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins microblaze_0_axi_periph/S04_ACLK]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S04_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells microblaze_0_axi_periph]
INFO: [Common 17-365] Interrupt caught but 'common::set_property' cannot be canceled. Please wait for command to finish.
INFO: [Common 17-681] Processing pending cancel.
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dynclk_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/s_axi_lite_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
current_project project_1
current_project project_7
current_project project_1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
current_project project_7
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {false} CONFIG.CLKOUT6_USED {false} CONFIG.CLK_OUT4_PORT {clk_150} CONFIG.MMCM_CLKOUT3_DIVIDE {25} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.MMCM_CLKOUT5_DIVIDE {1} CONFIG.NUM_OUT_CLKS {4}] [get_bd_cells clk_wiz_0]
endgroup
current_project project_1
current_project project_7
delete_bd_objs [get_bd_nets rst_clk_wiz_0_111M_2_peripheral_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
current_project project_1
current_project project_7
disconnect_bd_net /v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_tc_0/clken]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out3]
delete_bd_objs [get_bd_cells xlconstant_0]
save_bd_design
WARNING: [BD 41-597] NET <clk_wiz_0_clk_out4> has no source
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M08_AXI] [get_bd_intf_pins v_tc_0/ctrl]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M08_ACLK] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M08_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
save_bd_design
WARNING: [BD 41-597] NET <clk_wiz_0_clk_out4> has no source
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
current_project project_1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
current_project project_7
set_property location {6 1974 291} [get_bd_cells axis_subset_converter_0]
set_property location {5 1482 136} [get_bd_cells axi_vdma_0]
current_project project_1
current_project project_7
current_project project_1
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins axis_subset_converter_0/aclk]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out4]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins axis_subset_converter_0/aclk]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (111 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_pix_clk/slowest_sync_clk]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1363] The clock pins '/microblaze_0_axi_periph/S03_ACLK' (interface '/microblaze_0_axi_periph/S03_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/microblaze_0_axi_periph/S04_ACLK' (interface '/microblaze_0_axi_periph/S04_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
ERROR: [xilinx.com:ip:axi_vdma:6.3-5] /axi_vdma_0 
                    AXI-VDMA clocks must fulfill the below in terms of clock frequencies.
                    Ensure 's_axi_lite_aclk' is less than equal to slower of ('m_axi_mm2s_aclk' and 'm_axi_s2mm_aclk').
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /microblaze_0_axi_periph/s03_mmu/S_AXI(100000000) and /axi_vdma_0/M_AXI_MM2S(83333333)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /microblaze_0_axi_periph/s03_mmu/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(design_1_mig_7series_0_1_ui_clk)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /microblaze_0_axi_periph/s04_mmu/S_AXI(100000000) and /axi_vdma_0/M_AXI_S2MM(83333333)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /microblaze_0_axi_periph/s04_mmu/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(design_1_mig_7series_0_1_ui_clk)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mig_7series_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_0_100M_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mig_7series_0_1, cache-ID = ade9539153ba1cdc; cache size = 91.800 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/S03_ACLK]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/S04_ACLK]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S03_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S04_ACLK] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S03_ARESETN (associated clock /microblaze_0_axi_periph/S03_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S04_ARESETN (associated clock /microblaze_0_axi_periph/S04_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
ERROR: [xilinx.com:ip:axi_vdma:6.3-5] /axi_vdma_0 
                    AXI-VDMA clocks must fulfill the below in terms of clock frequencies.
                    Ensure 's_axi_lite_aclk' is less than equal to slower of ('m_axi_mm2s_aclk' and 'm_axi_s2mm_aclk').
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mig_7series_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_0_100M_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mig_7series_0_1, cache-ID = ade9539153ba1cdc; cache size = 91.800 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins mig_7series_0/ui_clk]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/M06_ACLK]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S03_ARESETN (associated clock /microblaze_0_axi_periph/S03_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S04_ARESETN (associated clock /microblaze_0_axi_periph/S04_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_pix_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s03_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_mmu .
Exporting to file D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mig_7series_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_0_100M_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s02_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s03_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s04_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_1, cache-ID = 556f564847c9dbe2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = c550705e1141b25e; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_7, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = 568a3dd79765febd; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mig_7series_0_1, cache-ID = ade9539153ba1cdc; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_5, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_7, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_4, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_8, cache-ID = 0c1dad59a7316f36; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_5, cache-ID = f358d2373ebf02b2; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 80996edeca11e11c; cache size = 91.800 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = c550705e1141b25e; cache size = 91.800 MB.
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4727.219 ; gain = 11.406
[Fri Oct  4 15:09:17 2024] Launched design_1_axi_dynclk_0_0_synth_1, design_1_axi_intc_0_0_synth_1, design_1_clk_wiz_0_1_synth_1, design_1_xbar_0_synth_1, design_1_rst_clk_wiz_0_100M_2_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_rgb2dvi_0_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_ds_6_synth_1, design_1_auto_us_4_synth_1, design_1_s04_mmu_0_synth_1, design_1_auto_cc_3_synth_1, design_1_s03_mmu_0_synth_1, design_1_auto_us_3_synth_1, design_1_auto_cc_2_synth_1, design_1_auto_pc_6_synth_1, design_1_s00_mmu_0_synth_1, design_1_s01_mmu_0_synth_1, design_1_s02_mmu_0_synth_1...
Run output will be captured here:
design_1_axi_dynclk_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_axi_intc_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_axi_intc_0_0_synth_1/runme.log
design_1_clk_wiz_0_1_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_clk_wiz_0_100M_2_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_rst_clk_wiz_0_100M_2_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_rgb2dvi_0_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_rgb2dvi_0_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_ds_6_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_ds_6_synth_1/runme.log
design_1_auto_us_4_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_us_4_synth_1/runme.log
design_1_s04_mmu_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s04_mmu_0_synth_1/runme.log
design_1_auto_cc_3_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_cc_3_synth_1/runme.log
design_1_s03_mmu_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s03_mmu_0_synth_1/runme.log
design_1_auto_us_3_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_us_3_synth_1/runme.log
design_1_auto_cc_2_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_cc_2_synth_1/runme.log
design_1_auto_pc_6_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_auto_pc_6_synth_1/runme.log
design_1_s00_mmu_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_s01_mmu_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_s02_mmu_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s02_mmu_0_synth_1/runme.log
[Fri Oct  4 15:09:18 2024] Launched synth_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4729.180 ; gain = 146.391
reset_run synth_1
reset_run design_1_auto_ds_6_synth_1
reset_run design_1_s02_mmu_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_s02_mmu_0_synth_1

assign_bd_address
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x8000_0000 [ 256M ]>.
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg does not match the usage memory of address space /axi_vdma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A1_0000 [ 64K ]>.
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/microblaze_0/Instruction' at <0x44A1_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x4000_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_0/S_AXI/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x4001_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_1/S_AXI/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_1/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x4120_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_intc_0/S_AXI/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x41C0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_timer_0/S_AXI/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x4060_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_uartlite_0/S_AXI/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /axi_vdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A2_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /v_tc_0/ctrl/Reg does not match the usage memory of address space /axi_vdma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A2_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /v_tc_0/ctrl/Reg does not match the usage memory of address space /axi_vdma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A2_0000 [ 64K ]>.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x44A2_0000 [ 64K ]>.
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S03_ARESETN (associated clock /microblaze_0_axi_periph/S03_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S04_ARESETN (associated clock /microblaze_0_axi_periph/S04_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_DC segment 0x80000000-0x8FFFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x44A10000 and high address C_DCACHE_HIGHADDR to 0x44A1FFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_IC segment 0x80000000-0x8FFFFFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x44A10000 and high address C_ICACHE_HIGHADDR to 0x44A1FFFF.
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
Exporting to file D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_cc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mig_7series_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 53de2ec0084e2975; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = c550705e1141b25e; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_1, cache-ID = 556f564847c9dbe2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_6, cache-ID = 6550954a90c3da45; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = 568a3dd79765febd; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_2, cache-ID = 498312bb42ed9173; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_3, cache-ID = 1785a39fb121fb51; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_6, cache-ID = 33efedee94acbacf; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_7, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_7, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = c550705e1141b25e; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_3, cache-ID = 2cb912bd303fbf31; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mig_7series_0_1, cache-ID = ade9539153ba1cdc; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_4, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_5, cache-ID = 80996edeca11e11c; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_4, cache-ID = 4bed8c626929ae7a; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_5, cache-ID = f358d2373ebf02b2; cache size = 123.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_8, cache-ID = 0c1dad59a7316f36; cache size = 123.341 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4881.328 ; gain = 11.461
[Fri Oct  4 15:40:42 2024] Launched design_1_xbar_0_synth_1, design_1_microblaze_0_2_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_xbar_0_synth_1/runme.log
design_1_microblaze_0_2_synth_1: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/design_1_microblaze_0_2_synth_1/runme.log
[Fri Oct  4 15:40:42 2024] Launched synth_1...
Run output will be captured here: D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:02:41 . Memory (MB): peak = 4882.707 ; gain = 117.234
startgroup
current_project project_1
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
Wrote  : <D:\nish\Zinky\Zybo-Z7-20-HDMI-hw.xpr\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
Exporting to file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_regslice_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 369eb828fbb72a35; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 15f4ca5814b1023a; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 55e6fddb421545e6; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_m00_regslice_0, cache-ID = 3876a60101ee3d13; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_regslice_0, cache-ID = b95b62396801f837; cache size = 29.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_regslice_0, cache-ID = d89918fbcb4536d6; cache size = 29.235 MB.
[Fri Oct  4 15:47:28 2024] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/synth_1/runme.log
[Fri Oct  4 15:47:28 2024] Launched impl_1...
Run output will be captured here: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 5052.613 ; gain = 109.359
current_project project_7
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_S2MM] [get_bd_intf_nets microblaze_0_axi_periph_M06_AXI] [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_nets axi_vdma_0_mm2s_introut] [get_bd_nets axi_vdma_0_s2mm_introut] [get_bd_cells axi_vdma_0]
save_bd_design
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S03_ARESETN (associated clock /microblaze_0_axi_periph/S03_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S04_ARESETN (associated clock /microblaze_0_axi_periph/S04_ACLK) is connected to reset source /rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out3).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_0_111M1/peripheral_aresetn.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_DC segment 0x80000000-0x8FFFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x44A10000 and high address C_DCACHE_HIGHADDR to 0x44A1FFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_IC segment 0x80000000-0x8FFFFFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x44A10000 and high address C_ICACHE_HIGHADDR to 0x44A1FFFF.
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [filemgmt 20-1667] Failed to open file "D:/pcb/15_EISLER_A7/ELSLER_FPGA/sw/test_all/Debug/test_all.elf"
Wrote  : <D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:23 ; elapsed = 00:01:53 . Memory (MB): peak = 5101.586 ; gain = 0.000
WARNING: [Vivado 12-818] No files matched 'D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
current_project project_1
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 5220.090 ; gain = 118.504
current_project project_7
open_bd_design {D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd}
close_project
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 5263.711 ; gain = 0.000
