$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:42:19 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 L clock $end
  $var wire  1 M reset $end
  $scope module ThingsPassThroughTester $end
   $var wire  1 L clock $end
   $var wire  1 L q_clock $end
   $var wire  4 ( q_io_deq_bits [3:0] $end
   $var wire  1 & q_io_deq_ready $end
   $var wire  8 ; q_io_deq_ready_lo [7:0] $end
   $var wire  1 L q_io_deq_ready_prng_clock $end
   $var wire  1 ) q_io_deq_ready_prng_io_out_0 $end
   $var wire  1 * q_io_deq_ready_prng_io_out_1 $end
   $var wire  1 3 q_io_deq_ready_prng_io_out_10 $end
   $var wire  1 4 q_io_deq_ready_prng_io_out_11 $end
   $var wire  1 5 q_io_deq_ready_prng_io_out_12 $end
   $var wire  1 6 q_io_deq_ready_prng_io_out_13 $end
   $var wire  1 7 q_io_deq_ready_prng_io_out_14 $end
   $var wire  1 8 q_io_deq_ready_prng_io_out_15 $end
   $var wire  1 + q_io_deq_ready_prng_io_out_2 $end
   $var wire  1 , q_io_deq_ready_prng_io_out_3 $end
   $var wire  1 - q_io_deq_ready_prng_io_out_4 $end
   $var wire  1 . q_io_deq_ready_prng_io_out_5 $end
   $var wire  1 / q_io_deq_ready_prng_io_out_6 $end
   $var wire  1 0 q_io_deq_ready_prng_io_out_7 $end
   $var wire  1 1 q_io_deq_ready_prng_io_out_8 $end
   $var wire  1 2 q_io_deq_ready_prng_io_out_9 $end
   $var wire  1 M q_io_deq_ready_prng_reset $end
   $var wire  1 ' q_io_deq_valid $end
   $var wire  4 % q_io_enq_bits [3:0] $end
   $var wire  1 # q_io_enq_ready $end
   $var wire  1 $ q_io_enq_valid $end
   $var wire  1 M q_reset $end
   $var wire  1 M reset $end
   $var wire  5 9 value [4:0] $end
   $var wire  5 : value_1 [4:0] $end
   $var wire  1 < wrap $end
   $var wire  1 = wrap_1 $end
   $scope module q $end
    $var wire  1 L clock $end
    $var wire  2 E deq_ptr_value [1:0] $end
    $var wire  1 K do_deq $end
    $var wire  1 J do_enq $end
    $var wire  1 H empty $end
    $var wire  2 C enq_ptr_value [1:0] $end
    $var wire  1 I full $end
    $var wire  4 ( io_deq_bits [3:0] $end
    $var wire  1 & io_deq_ready $end
    $var wire  1 ' io_deq_valid $end
    $var wire  4 % io_enq_bits [3:0] $end
    $var wire  1 # io_enq_ready $end
    $var wire  1 $ io_enq_valid $end
    $var wire  1 F maybe_full $end
    $var wire  1 G ptr_match $end
    $var wire  4 > ram(0) [3:0] $end
    $var wire  4 ? ram(1) [3:0] $end
    $var wire  4 @ ram(2) [3:0] $end
    $var wire  4 A ram(3) [3:0] $end
    $var wire  2 C ram_MPORT_addr [1:0] $end
    $var wire  4 % ram_MPORT_data [3:0] $end
    $var wire  1 D ram_MPORT_en $end
    $var wire  1 N ram_MPORT_mask $end
    $var wire  2 B ram_io_deq_bits_MPORT_addr [1:0] $end
    $var wire  2 B ram_io_deq_bits_MPORT_addr_pipe_0 [1:0] $end
    $var wire  4 ( ram_io_deq_bits_MPORT_data [3:0] $end
    $var wire  1 N ram_io_deq_bits_MPORT_en $end
    $var wire  1 M reset $end
   $upscope $end
   $scope module q_io_deq_ready_prng $end
    $var wire  1 L clock $end
    $var wire  1 ) io_out_0 $end
    $var wire  1 * io_out_1 $end
    $var wire  1 3 io_out_10 $end
    $var wire  1 4 io_out_11 $end
    $var wire  1 5 io_out_12 $end
    $var wire  1 6 io_out_13 $end
    $var wire  1 7 io_out_14 $end
    $var wire  1 8 io_out_15 $end
    $var wire  1 + io_out_2 $end
    $var wire  1 , io_out_3 $end
    $var wire  1 - io_out_4 $end
    $var wire  1 . io_out_5 $end
    $var wire  1 / io_out_6 $end
    $var wire  1 0 io_out_7 $end
    $var wire  1 1 io_out_8 $end
    $var wire  1 2 io_out_9 $end
    $var wire  1 M reset $end
    $var wire  1 ) state_0 $end
    $var wire  1 * state_1 $end
    $var wire  1 3 state_10 $end
    $var wire  1 4 state_11 $end
    $var wire  1 5 state_12 $end
    $var wire  1 6 state_13 $end
    $var wire  1 7 state_14 $end
    $var wire  1 8 state_15 $end
    $var wire  1 + state_2 $end
    $var wire  1 , state_3 $end
    $var wire  1 - state_4 $end
    $var wire  1 . state_5 $end
    $var wire  1 / state_6 $end
    $var wire  1 0 state_7 $end
    $var wire  1 1 state_8 $end
    $var wire  1 2 state_9 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b1100 %
0&
0'
b0000 (
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
b00000 9
b00000 :
b00000000 ;
0<
0=
b0000 >
b0000 ?
b0000 @
b0000 A
b00 B
b00 C
1D
b00 E
0F
1G
1H
0I
1J
0K
0L
1M
1N
#1
1&
b1100 (
1)
b00000001 ;
b1100 >
1L
#2
#3
#4
#5
#6
0L
#7
#8
#9
#10
0M
#11
b1001 %
0&
1'
0)
1*
b00001 9
b00000010 ;
b01 C
1F
0G
0H
1L
#12
#13
#14
#15
#16
0L
#17
#18
#19
#20
#21
b1110 %
0*
1+
b00010 9
b00000100 ;
b1001 ?
b10 C
1L
#22
#23
#24
#25
#26
0L
#27
#28
#29
#30
#31
b0100 %
0+
1,
b00011 9
b00001000 ;
b1110 @
b11 C
1L
#32
#33
#34
#35
#36
0L
#37
#38
#39
#40
#41
0#
b1001 %
0,
1-
b00100 9
b00010000 ;
b0100 A
b00 C
0D
1G
1I
0J
1L
#42
#43
#44
#45
#46
0L
#47
#48
#49
#50
#51
0-
1.
b00100000 ;
1L
#52
#53
#54
#55
#56
0L
#57
#58
#59
#60
#61
0.
1/
b01000000 ;
1L
#62
#63
#64
#65
#66
0L
#67
#68
#69
#70
#71
0/
10
b10000000 ;
1L
#72
#73
#74
#75
#76
0L
#77
#78
#79
#80
#81
00
11
b00000000 ;
1L
#82
#83
#84
#85
#86
0L
#87
#88
#89
#90
#91
01
12
1L
#92
#93
#94
#95
#96
0L
#97
#98
#99
#100
#101
02
13
1L
#102
#103
#104
#105
#106
0L
#107
#108
#109
#110
#111
1&
1)
03
14
b00000001 ;
1K
1L
#112
#113
#114
#115
#116
0L
#117
#118
#119
#120
#121
1#
0&
b1001 (
0)
1*
04
15
b00001 :
b00000010 ;
b01 B
1D
b01 E
0F
0G
0I
1J
0K
1L
#122
#123
#124
#125
#126
0L
#127
#128
#129
#130
#131
0#
b1010 %
1&
1)
0*
1+
05
16
b00101 9
b00000101 ;
b1001 >
b01 C
0D
1F
1G
1I
0J
1K
1L
#132
#133
#134
#135
#136
0L
#137
#138
#139
#140
#141
1#
b1110 (
1*
0+
1,
06
17
b00010 :
b00001011 ;
b10 B
1D
b10 E
0F
0G
0I
1J
1L
#142
#143
#144
#145
#146
0L
#147
#148
#149
#150
#151
b0000 %
0&
b0100 (
0)
1+
0,
1-
07
18
b00110 9
b00011 :
b00010110 ;
b1010 ?
b11 B
b10 C
b11 E
0K
1L
#152
#153
#154
#155
#156
0L
#157
#158
#159
#160
#161
0#
b1001 %
1&
1)
0*
1,
0-
1.
08
b00111 9
b00101101 ;
b0000 @
b11 C
0D
1F
1G
1I
0J
1K
1L
#162
#163
#164
#165
#166
0L
#167
#168
#169
#170
#171
1#
0&
b1001 (
0)
1*
0+
1-
0.
1/
b00100 :
b01011010 ;
b00 B
1D
b00 E
0F
0G
0I
1J
0K
1L
#172
#173
#174
#175
#176
0L
#177
#178
#179
#180
#181
0#
b1101 %
0*
1+
0,
1.
0/
10
b01000 9
b10110100 ;
b1001 A
b00 C
0D
1F
1G
1I
0J
1L
#182
#183
#184
#185
#186
0L
#187
#188
#189
#190
#191
0+
1,
0-
1/
00
11
b01101000 ;
1L
#192
#193
#194
#195
#196
0L
#197
#198
#199
#200
#201
0,
1-
0.
10
01
12
b11010000 ;
1L
#202
#203
#204
#205
#206
0L
#207
#208
#209
#210
#211
0-
1.
0/
11
02
13
b10100000 ;
1L
#212
#213
#214
#215
#216
0L
#217
#218
#219
#220
#221
1&
1)
0.
1/
00
12
03
14
b01000001 ;
1K
1L
#222
#223
#224
#225
#226
0L
#227
#228
#229
#230
#231
1#
0&
b1010 (
0)
1*
0/
10
01
13
04
15
b00101 :
b10000010 ;
b01 B
1D
b01 E
0F
0G
0I
1J
0K
1L
#232
#233
#234
#235
#236
0L
#237
#238
#239
#240
#241
0#
b0101 %
0*
1+
00
11
02
14
05
16
b01001 9
b00000100 ;
b1101 >
b01 C
0D
1F
1G
1I
0J
1L
#242
#243
#244
#245
#246
0L
#247
#248
#249
#250
#251
0+
1,
01
12
03
15
06
17
b00001000 ;
1L
#252
#253
#254
#255
#256
0L
#257
#258
#259
#260
#261
1&
1)
0,
1-
02
13
04
16
07
18
b00010001 ;
1K
1L
#262
#263
#264
#265
#266
0L
#267
#268
#269
#270
#271
1#
0&
b0000 (
0)
1*
0-
1.
03
14
05
17
08
b00110 :
b00100010 ;
b10 B
1D
b10 E
0F
0G
0I
1J
0K
1L
#272
#273
#274
#275
#276
0L
#277
#278
#279
#280
#281
0#
b1110 %
1&
1)
0*
1+
0.
1/
04
15
06
18
b01010 9
b01000101 ;
b0101 ?
b10 C
0D
1F
1G
1I
0J
1K
1L
#282
#283
#284
#285
#286
0L
#287
#288
#289
#290
#291
1#
0&
b1001 (
0)
1*
0+
1,
0/
10
05
16
07
b00111 :
b10001010 ;
b11 B
1D
b11 E
0F
0G
0I
1J
0K
1L
#292
#293
#294
#295
#296
0L
#297
#298
#299
#300
#301
0#
b1011 %
0*
1+
0,
1-
00
11
06
17
08
b01011 9
b00010100 ;
b1110 @
b11 C
0D
1F
1G
1I
0J
1L
#302
#303
#304
#305
#306
0L
#307
#308
#309
#310
#311
0+
1,
0-
1.
01
12
07
18
b00101000 ;
1L
#312
#313
#314
#315
#316
0L
#317
#318
#319
#320
#321
1&
1)
0,
1-
0.
1/
02
13
08
b01010001 ;
1K
1L
#322
#323
#324
#325
#326
0L
#327
#328
#329
#330
#331
1#
b1101 (
1*
0-
1.
0/
10
03
14
b01000 :
b10100011 ;
b00 B
1D
b00 E
0F
0G
0I
1J
1L
#332
#333
#334
#335
#336
0L
#337
#338
#339
#340
#341
b0011 %
0&
b0101 (
0)
1+
0.
1/
00
11
04
15
b01100 9
b01001 :
b01000110 ;
b1011 A
b01 B
b00 C
b01 E
0K
1L
#342
#343
#344
#345
#346
0L
#347
#348
#349
#350
#351
0#
b1111 %
1&
1)
0*
1,
0/
10
01
12
05
16
b01101 9
b10001101 ;
b0011 >
b01 C
0D
1F
1G
1I
0J
1K
1L
#352
#353
#354
#355
#356
0L
#357
#358
#359
#360
#361
1#
b1110 (
1*
0+
1-
00
11
02
13
06
17
b01010 :
b00011011 ;
b10 B
1D
b10 E
0F
0G
0I
1J
1L
#362
#363
#364
#365
#366
0L
#367
#368
#369
#370
#371
b0100 %
b1011 (
1+
0,
1.
01
12
03
14
07
18
b01110 9
b01011 :
b00110111 ;
b1111 ?
b11 B
b10 C
b11 E
1L
#372
#373
#374
#375
#376
0L
#377
#378
#379
#380
#381
b0111 %
b0011 (
1,
0-
1/
02
13
04
15
08
b01111 9
b01100 :
b01101111 ;
b0100 @
b00 B
b11 C
b00 E
1L
#382
#383
#384
#385
#386
0L
#387
#388
#389
#390
#391
b1111 %
0&
b1111 (
0)
1-
0.
10
03
14
05
16
b10000 9
b01101 :
b11011110 ;
b0111 A
b01 B
b00 C
b01 E
0K
1L
#392
#393
#394
#395
#396
0L
#397
#398
#399
#400
#401
0#
b0100 %
1&
1)
0*
1.
0/
11
04
15
06
17
b10001 9
b10111101 ;
b1111 >
b01 C
0D
1F
1G
1I
0J
1K
1L
#402
#403
#404
#405
#406
0L
#407
#408
#409
#410
#411
1#
b0100 (
1*
0+
1/
00
12
05
16
07
18
b01110 :
b01111011 ;
b10 B
1D
b10 E
0F
0G
0I
1J
1L
#412
#413
#414
#415
#416
0L
#417
#418
#419
#420
#421
b1100 %
0&
b0111 (
0)
1+
0,
10
01
13
06
17
08
b10010 9
b01111 :
b11110110 ;
b0100 ?
b11 B
b10 C
b11 E
0K
1L
#422
#423
#424
#425
#426
0L
#427
#428
#429
#430
#431
0#
b1011 %
1&
1)
0*
1,
0-
11
02
14
07
18
b10011 9
b11101101 ;
b1100 @
b11 C
0D
1F
1G
1I
0J
1K
1L
#432
#433
#434
#435
#436
0L
#437
#438
#439
#440
#441
1#
0&
b1111 (
0)
1*
0+
1-
0.
12
03
15
08
b10000 :
b11011010 ;
b00 B
1D
b00 E
0F
0G
0I
1J
0K
1L
#442
#443
#444
#445
#446
0L
#447
#448
#449
#450
#451
0#
0$
b1100 %
1&
1)
0*
1+
0,
1.
0/
13
04
16
b10100 9
b10110101 ;
1<
b1011 A
b00 C
0D
1F
1G
1I
0J
1K
1L
#452
#453
#454
#455
#456
0L
#457
#458
#459
#460
#461
1#
b0100 (
1*
0+
1,
0-
1/
00
14
05
17
b10001 :
b01101011 ;
b01 B
b01 E
0F
0G
0I
1L
#462
#463
#464
#465
#466
0L
#467
#468
#469
#470
#471
0&
b1100 (
0)
1+
0,
1-
0.
10
01
15
06
18
b10010 :
b11010110 ;
b10 B
b10 E
0K
1L
#472
#473
#474
#475
#476
0L
#477
#478
#479
#480
#481
1&
1)
0*
1,
0-
1.
0/
11
02
16
07
b10101101 ;
1K
1L
#482
#483
#484
#485
#486
0L
#487
#488
#489
#490
#491
0&
b1011 (
0)
1*
0+
1-
0.
1/
00
12
03
17
08
b10011 :
b01011010 ;
b11 B
b11 E
0K
1L
#492
#493
#494
#495
#496
0L
#497
#498
#499
#500
#501
0*
1+
0,
1.
0/
10
01
13
04
18
b10110100 ;
1L
#502
#503
#504
#505
#506
0L
#507
#508
#509
#510
#511
0+
1,
0-
1/
00
11
02
14
05
b01101000 ;
1L
#512
#513
#514
#515
#516
0L
#517
#518
#519
#520
#521
1&
1)
0,
1-
0.
10
01
12
03
15
06
b11010001 ;
1K
1L
#522
#523
#524
#525
#526
0L
#527
#528
#529
#530
#531
0&
0'
b1111 (
0)
1*
0-
1.
0/
11
02
13
04
16
07
b10100 :
b10100010 ;
1=
b00 B
b00 E
1G
1H
0K
1L
#532
#533
#534
#535
#536
0L
#537
#538
#539
#540
