|TopLevelEntity
BitSelect[0] <= MyLED:inst24.BitSelect[0]
BitSelect[1] <= MyLED:inst24.BitSelect[1]
BitSelect[2] <= MyLED:inst24.BitSelect[2]
CLK => MyLED:inst24.CLK
CLK => CPURegister:inst.CLK
Wt => CPURegister:inst.Wt
Rd => CPURegister:inst.Rd
RST => CPURegister:inst.RST
HLinput => CPURegister:inst.HLInput
DATA[0] => CPURegister:inst.Data[0]
DATA[1] => CPURegister:inst.Data[1]
DATA[2] => CPURegister:inst.Data[2]
DATA[3] => CPURegister:inst.Data[3]
M[0] => CPURegister:inst.M[0]
M[1] => CPURegister:inst.M[1]
RA[0] => CPURegister:inst.RA[0]
RA[1] => CPURegister:inst.RA[1]
LED[0] <= MyLED:inst24.LED7S[0]
LED[1] <= MyLED:inst24.LED7S[1]
LED[2] <= MyLED:inst24.LED7S[2]
LED[3] <= MyLED:inst24.LED7S[3]
LED[4] <= MyLED:inst24.LED7S[4]
LED[5] <= MyLED:inst24.LED7S[5]
LED[6] <= MyLED:inst24.LED7S[6]
LED[7] <= MyLED:inst24.LED7S[7]


|TopLevelEntity|MyLED:inst24
CLK => \P1:Divider[31].CLK
CLK => \P1:Divider[30].CLK
CLK => \P1:Divider[29].CLK
CLK => \P1:Divider[28].CLK
CLK => \P1:Divider[27].CLK
CLK => \P1:Divider[26].CLK
CLK => \P1:Divider[25].CLK
CLK => \P1:Divider[24].CLK
CLK => \P1:Divider[23].CLK
CLK => \P1:Divider[22].CLK
CLK => \P1:Divider[21].CLK
CLK => \P1:Divider[20].CLK
CLK => \P1:Divider[19].CLK
CLK => \P1:Divider[18].CLK
CLK => \P1:Divider[17].CLK
CLK => \P1:Divider[16].CLK
CLK => \P1:Divider[15].CLK
CLK => \P1:Divider[14].CLK
CLK => \P1:Divider[13].CLK
CLK => \P1:Divider[12].CLK
CLK => \P1:Divider[11].CLK
CLK => \P1:Divider[10].CLK
CLK => \P1:Divider[9].CLK
CLK => \P1:Divider[8].CLK
CLK => \P1:Divider[7].CLK
CLK => \P1:Divider[6].CLK
CLK => \P1:Divider[5].CLK
CLK => \P1:Divider[4].CLK
CLK => \P1:Divider[3].CLK
CLK => \P1:Divider[2].CLK
CLK => \P1:Divider[1].CLK
CLK => \P1:Divider[0].CLK
CLK => \P1:LEDDATA[3].CLK
CLK => \P1:LEDDATA[2].CLK
CLK => \P1:LEDDATA[1].CLK
CLK => \P1:LEDDATA[0].CLK
CLK => BitSelect[2]~reg0.CLK
CLK => BitSelect[1]~reg0.CLK
CLK => BitSelect[0]~reg0.CLK
CLK => BitSelect1[2]~reg0.CLK
CLK => BitSelect1[1]~reg0.CLK
CLK => BitSelect1[0]~reg0.CLK
CLK => LED7S[7]~reg0.CLK
CLK => LED7S[6]~reg0.CLK
CLK => LED7S[5]~reg0.CLK
CLK => LED7S[4]~reg0.CLK
CLK => LED7S[3]~reg0.CLK
CLK => LED7S[2]~reg0.CLK
CLK => LED7S[1]~reg0.CLK
CLK => LED7S[0]~reg0.CLK
DataInput[0] => Mux3.IN3
DataInput[1] => Mux2.IN3
DataInput[2] => Mux1.IN3
DataInput[3] => Mux0.IN3
DataInput[4] => Mux3.IN2
DataInput[5] => Mux2.IN2
DataInput[6] => Mux1.IN2
DataInput[7] => Mux0.IN2
DataInput[8] => Mux3.IN1
DataInput[9] => Mux2.IN1
DataInput[10] => Mux1.IN1
DataInput[11] => Mux0.IN1
DataInput[12] => Mux3.IN0
DataInput[13] => Mux2.IN0
DataInput[14] => Mux1.IN0
DataInput[15] => Mux0.IN0
BitSelect[0] <= BitSelect[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect[1] <= BitSelect[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect[2] <= BitSelect[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect1[0] <= BitSelect1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect1[1] <= BitSelect1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect1[2] <= BitSelect1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[0] <= LED7S[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[1] <= LED7S[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[2] <= LED7S[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[3] <= LED7S[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[4] <= LED7S[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[5] <= LED7S[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[6] <= LED7S[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[7] <= LED7S[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevelEntity|CPURegister:inst
CLK => \P2:R0[7].CLK
CLK => \P2:R0[6].CLK
CLK => \P2:R0[5].CLK
CLK => \P2:R0[4].CLK
CLK => \P2:R0[3].CLK
CLK => \P2:R0[2].CLK
CLK => \P2:R0[1].CLK
CLK => \P2:R0[0].CLK
CLK => \P2:R1[7].CLK
CLK => \P2:R1[6].CLK
CLK => \P2:R1[5].CLK
CLK => \P2:R1[4].CLK
CLK => \P2:R1[3].CLK
CLK => \P2:R1[2].CLK
CLK => \P2:R1[1].CLK
CLK => \P2:R1[0].CLK
CLK => \P2:R2[7].CLK
CLK => \P2:R2[6].CLK
CLK => \P2:R2[5].CLK
CLK => \P2:R2[4].CLK
CLK => \P2:R2[3].CLK
CLK => \P2:R2[2].CLK
CLK => \P2:R2[1].CLK
CLK => \P2:R2[0].CLK
CLK => \P2:R3[7].CLK
CLK => \P2:R3[6].CLK
CLK => \P2:R3[5].CLK
CLK => \P2:R3[4].CLK
CLK => \P2:R3[3].CLK
CLK => \P2:R3[2].CLK
CLK => \P2:R3[1].CLK
CLK => \P2:R3[0].CLK
CLK => LEDOutput[7]~reg0.CLK
CLK => LEDOutput[6]~reg0.CLK
CLK => LEDOutput[5]~reg0.CLK
CLK => LEDOutput[4]~reg0.CLK
CLK => LEDOutput[3]~reg0.CLK
CLK => LEDOutput[2]~reg0.CLK
CLK => LEDOutput[1]~reg0.CLK
CLK => LEDOutput[0]~reg0.CLK
CLK => \P1:PC[7].CLK
CLK => \P1:PC[6].CLK
CLK => \P1:PC[5].CLK
CLK => \P1:PC[4].CLK
CLK => \P1:PC[3].CLK
CLK => \P1:PC[2].CLK
CLK => \P1:PC[1].CLK
CLK => \P1:PC[0].CLK
CLK => \P1:Divider[31].CLK
CLK => \P1:Divider[30].CLK
CLK => \P1:Divider[29].CLK
CLK => \P1:Divider[28].CLK
CLK => \P1:Divider[27].CLK
CLK => \P1:Divider[26].CLK
CLK => \P1:Divider[25].CLK
CLK => \P1:Divider[24].CLK
CLK => \P1:Divider[23].CLK
CLK => \P1:Divider[22].CLK
CLK => \P1:Divider[21].CLK
CLK => \P1:Divider[20].CLK
CLK => \P1:Divider[19].CLK
CLK => \P1:Divider[18].CLK
CLK => \P1:Divider[17].CLK
CLK => \P1:Divider[16].CLK
CLK => \P1:Divider[15].CLK
CLK => \P1:Divider[14].CLK
CLK => \P1:Divider[13].CLK
CLK => \P1:Divider[12].CLK
CLK => \P1:Divider[11].CLK
CLK => \P1:Divider[10].CLK
CLK => \P1:Divider[9].CLK
CLK => \P1:Divider[8].CLK
CLK => \P1:Divider[7].CLK
CLK => \P1:Divider[6].CLK
CLK => \P1:Divider[5].CLK
CLK => \P1:Divider[4].CLK
CLK => \P1:Divider[3].CLK
CLK => \P1:Divider[2].CLK
CLK => \P1:Divider[1].CLK
CLK => \P1:Divider[0].CLK
RA[0] => Equal7.IN3
RA[0] => Equal6.IN3
RA[0] => Equal5.IN3
RA[0] => Equal4.IN3
RA[1] => Equal7.IN2
RA[1] => Equal6.IN2
RA[1] => Equal5.IN2
RA[1] => Equal4.IN2
Wt => P2~1.IN0
Wt => P2~0.IN0
Rd => P2~0.IN1
Rd => P2~1.IN1
RST => \P1:PC[7].ACLR
RST => \P1:PC[6].ACLR
RST => \P1:PC[5].ACLR
RST => \P1:PC[4].ACLR
RST => \P1:PC[3].ACLR
RST => \P1:PC[2].ACLR
RST => \P1:PC[1].ACLR
RST => \P1:PC[0].ACLR
RST => \P1:Divider[31].ENA
RST => \P1:Divider[30].ENA
RST => \P1:Divider[29].ENA
RST => \P1:Divider[28].ENA
RST => \P1:Divider[27].ENA
RST => \P1:Divider[26].ENA
RST => \P1:Divider[25].ENA
RST => \P1:Divider[24].ENA
RST => \P1:Divider[23].ENA
RST => \P1:Divider[22].ENA
RST => \P1:Divider[21].ENA
RST => \P1:Divider[20].ENA
RST => \P1:Divider[19].ENA
RST => \P1:Divider[18].ENA
RST => \P1:Divider[17].ENA
RST => \P1:Divider[16].ENA
RST => \P1:Divider[15].ENA
RST => \P1:Divider[14].ENA
RST => \P1:Divider[13].ENA
RST => \P1:Divider[12].ENA
RST => \P1:Divider[11].ENA
RST => \P1:Divider[10].ENA
RST => \P1:Divider[9].ENA
RST => \P1:Divider[8].ENA
RST => \P1:Divider[7].ENA
RST => \P1:Divider[6].ENA
RST => \P1:Divider[5].ENA
RST => \P1:Divider[4].ENA
RST => \P1:Divider[3].ENA
RST => \P1:Divider[2].ENA
RST => \P1:Divider[1].ENA
RST => \P1:Divider[0].ENA
HLInput => R3~0.OUTPUTSELECT
HLInput => R3~1.OUTPUTSELECT
HLInput => R3~2.OUTPUTSELECT
HLInput => R3~3.OUTPUTSELECT
HLInput => R3~4.OUTPUTSELECT
HLInput => R3~5.OUTPUTSELECT
HLInput => R3~6.OUTPUTSELECT
HLInput => R3~7.OUTPUTSELECT
HLInput => R2~0.OUTPUTSELECT
HLInput => R2~1.OUTPUTSELECT
HLInput => R2~2.OUTPUTSELECT
HLInput => R2~3.OUTPUTSELECT
HLInput => R2~4.OUTPUTSELECT
HLInput => R2~5.OUTPUTSELECT
HLInput => R2~6.OUTPUTSELECT
HLInput => R2~7.OUTPUTSELECT
HLInput => R1~0.OUTPUTSELECT
HLInput => R1~1.OUTPUTSELECT
HLInput => R1~2.OUTPUTSELECT
HLInput => R1~3.OUTPUTSELECT
HLInput => R1~4.OUTPUTSELECT
HLInput => R1~5.OUTPUTSELECT
HLInput => R1~6.OUTPUTSELECT
HLInput => R1~7.OUTPUTSELECT
HLInput => R0~0.OUTPUTSELECT
HLInput => R0~1.OUTPUTSELECT
HLInput => R0~2.OUTPUTSELECT
HLInput => R0~3.OUTPUTSELECT
HLInput => R0~4.OUTPUTSELECT
HLInput => R0~5.OUTPUTSELECT
HLInput => R0~6.OUTPUTSELECT
HLInput => R0~7.OUTPUTSELECT
HLInput => PC~7.OUTPUTSELECT
HLInput => PC~6.OUTPUTSELECT
HLInput => PC~5.OUTPUTSELECT
HLInput => PC~4.OUTPUTSELECT
HLInput => PC~3.OUTPUTSELECT
HLInput => PC~2.OUTPUTSELECT
HLInput => PC~1.OUTPUTSELECT
HLInput => PC~0.OUTPUTSELECT
M[0] => Equal2.IN3
M[0] => Equal1.IN3
M[0] => Equal0.IN3
M[1] => Equal2.IN2
M[1] => Equal1.IN2
M[1] => Equal0.IN2
Data[0] => R3~7.DATAB
Data[0] => R3~3.DATAA
Data[0] => R2~7.DATAB
Data[0] => R2~3.DATAA
Data[0] => R1~7.DATAB
Data[0] => R1~3.DATAA
Data[0] => R0~7.DATAB
Data[0] => R0~3.DATAA
Data[0] => PC~7.DATAB
Data[0] => PC~3.DATAA
Data[1] => R3~6.DATAB
Data[1] => R3~2.DATAA
Data[1] => R2~6.DATAB
Data[1] => R2~2.DATAA
Data[1] => R1~6.DATAB
Data[1] => R1~2.DATAA
Data[1] => R0~6.DATAB
Data[1] => R0~2.DATAA
Data[1] => PC~6.DATAB
Data[1] => PC~2.DATAA
Data[2] => R3~5.DATAB
Data[2] => R3~1.DATAA
Data[2] => R2~5.DATAB
Data[2] => R2~1.DATAA
Data[2] => R1~5.DATAB
Data[2] => R1~1.DATAA
Data[2] => R0~5.DATAB
Data[2] => R0~1.DATAA
Data[2] => PC~5.DATAB
Data[2] => PC~1.DATAA
Data[3] => R3~4.DATAB
Data[3] => R3~0.DATAA
Data[3] => R2~4.DATAB
Data[3] => R2~0.DATAA
Data[3] => R1~4.DATAB
Data[3] => R1~0.DATAA
Data[3] => R0~4.DATAB
Data[3] => R0~0.DATAA
Data[3] => PC~4.DATAB
Data[3] => PC~0.DATAA
LEDOutput[0] <= LEDOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[1] <= LEDOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[2] <= LEDOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[3] <= LEDOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[4] <= LEDOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[5] <= LEDOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[6] <= LEDOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[7] <= LEDOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[8] <= \P1:PC[0].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[9] <= \P1:PC[1].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[10] <= \P1:PC[2].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[11] <= \P1:PC[3].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[12] <= \P1:PC[4].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[13] <= \P1:PC[5].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[14] <= \P1:PC[6].DB_MAX_OUTPUT_PORT_TYPE
LEDOutput[15] <= \P1:PC[7].DB_MAX_OUTPUT_PORT_TYPE


