----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 02/11/2025 01:53:08 PM
-- Design Name: 
-- Module Name: Adder - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Adder is
    Port ( 
           a : in STD_LOGIC_VECTOR (15 downto 0);
           b : in STD_LOGIC_VECTOR (15 downto 0);
           enable : in STD_LOGIC;
           c : out STD_LOGIC_VECTOR (15 downto 0);
           carry : out STD_LOGIC);
end Adder;

architecture Behavioral of Adder is
    signal result : unsigned (16 downto 0);
begin
    process(enable)
    begin
        if enable='1' then
            result <= '0' & unsigned(a)+unsigned(b);
            c <= std_logic_vector(result(15 downto 0));
            carry <= result(16);
        else 
            c <= (others => '0');
            carry <= '0';
        end if;
    end process;
end Behavioral;
