{
  "design": {
    "design_info": {
      "boundary_crc": "0x8ADA253D3311EE9D",
      "device": "xc7z045ffg900-2",
      "name": "duc_bank_core",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "fir_compiler_0": "",
      "mixer_duc_0": ""
    },
    "interface_ports": {
      "bw20_data": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "duc_bank_core_clk"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "ant_data": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "bw20_data"
          },
          "ASSOCIATED_RESET": {
            "value": "rstn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "duc_bank_core_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "cfg0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}"
          }
        }
      }
    },
    "components": {
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "duc_bank_core_fir_compiler_0_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "300.0"
          },
          "CoefficientVector": {
            "value": "1055,-3782,7171,24017,7171,-3782,1055"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Symmetric"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "ColumnConfig": {
            "value": "1"
          },
          "Data_Width": {
            "value": "16"
          },
          "Decimation_Rate": {
            "value": "1"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Interpolation"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "2"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Number_Paths": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Symmetric_Rounding_to_Infinity"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "RateSpecification": {
            "value": "Output_Sample_Period"
          },
          "SamplePeriod": {
            "value": "2"
          },
          "Sample_Frequency": {
            "value": "0.001"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "mixer_duc_0": {
        "vlnv": "xilinx.com:hls:mixer_duc:1.0",
        "xci_name": "duc_bank_core_mixer_duc_0_0"
      }
    },
    "interface_nets": {
      "mixer_duc_0_d_o_V": {
        "interface_ports": [
          "ant_data",
          "mixer_duc_0/d_o_V"
        ]
      },
      "bw20_data_1": {
        "interface_ports": [
          "bw20_data",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "mixer_duc_0/d_i0_V",
          "fir_compiler_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "fir_compiler_0/aclk",
          "mixer_duc_0/ap_clk"
        ]
      },
      "rstn_1": {
        "ports": [
          "rstn",
          "fir_compiler_0/aresetn",
          "mixer_duc_0/ap_rst_n"
        ]
      },
      "cfg0_1": {
        "ports": [
          "cfg0",
          "mixer_duc_0/cfg0_V"
        ]
      }
    }
  }
}